// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Sun Apr 27 23:53:28 2025
// Host        : DESKTOP-5RUADSS running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v
// Design      : NTT
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7k70tfbv676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module BU
   (B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_0_o_valid,
    BU_0_out_data_d,
    \shift_registers_d[63].shift_reg_d_reg[63][22] ,
    \shift_registers_d[63].shift_reg_d_reg[63][21] ,
    \shift_registers_d[63].shift_reg_d_reg[63][20] ,
    \shift_registers_d[63].shift_reg_d_reg[63][19] ,
    \shift_registers_d[63].shift_reg_d_reg[63][18] ,
    \shift_registers_d[63].shift_reg_d_reg[63][17] ,
    \shift_registers_d[63].shift_reg_d_reg[63][16] ,
    \shift_registers_d[63].shift_reg_d_reg[63][15] ,
    \shift_registers_d[63].shift_reg_d_reg[63][14] ,
    \shift_registers_d[63].shift_reg_d_reg[63][13] ,
    \shift_registers_d[63].shift_reg_d_reg[63][12] ,
    \shift_registers_d[63].shift_reg_d_reg[63][11] ,
    \shift_registers_d[63].shift_reg_d_reg[63][10] ,
    \shift_registers_d[63].shift_reg_d_reg[63][9] ,
    \shift_registers_d[63].shift_reg_d_reg[63][8] ,
    \shift_registers_d[63].shift_reg_d_reg[63][7] ,
    \shift_registers_d[63].shift_reg_d_reg[63][6] ,
    \shift_registers_d[63].shift_reg_d_reg[63][5] ,
    \shift_registers_d[63].shift_reg_d_reg[63][4] ,
    \shift_registers_d[63].shift_reg_d_reg[63][3] ,
    \shift_registers_d[63].shift_reg_d_reg[63][2] ,
    \shift_registers_d[63].shift_reg_d_reg[63][1] ,
    DI,
    RU_1_out_data_d,
    S,
    A,
    clk_IBUF_BUFG,
    reset_IBUF,
    mode_IBUF,
    i_valid_IBUF,
    \valid_buf_reg[5]_0 ,
    NTT_in_u_IBUF,
    NTT_in_d_IBUF,
    \_inferred__1/i___1_carry__4 ,
    \_inferred__1/i___1_carry__4_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63]_0 ,
    switch,
    RU_1_out_data_u,
    out1_carry,
    out1_carry_0,
    a_mul_b0);
  output [0:0]B;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_0_o_valid;
  output [22:0]BU_0_out_data_d;
  output \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  output [0:0]DI;
  output [22:0]RU_1_out_data_d;
  output [0:0]S;
  output [0:0]A;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input mode_IBUF;
  input i_valid_IBUF;
  input \valid_buf_reg[5]_0 ;
  input [22:0]NTT_in_u_IBUF;
  input [22:0]NTT_in_d_IBUF;
  input \_inferred__1/i___1_carry__4 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  input switch;
  input [1:0]RU_1_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input [0:0]a_mul_b0;

  wire [0:0]A;
  wire [0:0]B;
  wire BU_0_o_valid;
  wire [22:0]BU_0_out_data_d;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [0:0]DI;
  wire [22:0]NTT_in_d_IBUF;
  wire [22:0]NTT_in_u_IBUF;
  wire [0:0]O;
  wire [22:0]RU_1_out_data_d;
  wire [1:0]RU_1_out_data_u;
  wire [0:0]S;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [0:0]a_mul_b0;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire i_valid_IBUF;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_1;
  wire mm_n_10;
  wire mm_n_11;
  wire mm_n_123;
  wire mm_n_125;
  wire mm_n_127;
  wire mm_n_128;
  wire mm_n_129;
  wire mm_n_131;
  wire mm_n_132;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_145;
  wire mm_n_146;
  wire mm_n_147;
  wire mm_n_148;
  wire mm_n_149;
  wire mm_n_150;
  wire mm_n_2;
  wire mm_n_3;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_4;
  wire mm_n_40;
  wire mm_n_41;
  wire mm_n_42;
  wire mm_n_43;
  wire mm_n_44;
  wire mm_n_45;
  wire mm_n_46;
  wire mm_n_47;
  wire mm_n_48;
  wire mm_n_49;
  wire mm_n_5;
  wire mm_n_50;
  wire mm_n_51;
  wire mm_n_52;
  wire mm_n_53;
  wire mm_n_54;
  wire mm_n_55;
  wire mm_n_56;
  wire mm_n_57;
  wire mm_n_58;
  wire mm_n_59;
  wire mm_n_6;
  wire mm_n_60;
  wire mm_n_61;
  wire mm_n_62;
  wire mm_n_63;
  wire mm_n_64;
  wire mm_n_65;
  wire mm_n_66;
  wire mm_n_67;
  wire mm_n_68;
  wire mm_n_69;
  wire mm_n_7;
  wire mm_n_70;
  wire mm_n_71;
  wire mm_n_72;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_8;
  wire mm_n_80;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_9;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mode_IBUF;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire ms_n_43;
  wire ms_n_44;
  wire ms_n_45;
  wire ms_n_46;
  wire [22:0]out;
  wire out1;
  wire out1_carry;
  wire out1_carry_0;
  wire reset_IBUF;
  wire \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  wire [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  wire [22:0]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_u_IBUF[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_0/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(NTT_in_d_IBUF[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_31 ma
       (.\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .O({mm_n_96,mm_n_97,mm_n_98,O}),
        .Q(out),
        .S({mm_n_92,mm_n_93,mm_n_94,mm_n_95}),
        .a_mul_b0({mm_n_127,mm_n_128,mm_n_129,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .mode_IBUF(mode_IBUF),
        .\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 ({mm_n_76,mm_n_77,mm_n_78,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 ({mm_n_123,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 ({mm_n_88,mm_n_89,mm_n_90,mm_n_91}),
        .\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1_0 ({mm_n_84,mm_n_85,mm_n_86,mm_n_87}),
        .\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 ({mm_n_80,mm_n_81,mm_n_82,mm_n_83}),
        .\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1_0 ({mm_n_72,mm_n_73,mm_n_74,mm_n_75}));
  mod_mul_32 mm
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,ms_n_43}),
        .B(B),
        .BU_0_out_data_d(BU_0_out_data_d),
        .CO(out1),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ({mm_n_47,mm_n_48,mm_n_49,mm_n_50}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_80,mm_n_81,mm_n_82,mm_n_83}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_84,mm_n_85,mm_n_86,mm_n_87}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_143,mm_n_144,mm_n_145,mm_n_146}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({mm_n_72,mm_n_73,mm_n_74,mm_n_75}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ({mm_n_76,mm_n_77,mm_n_78,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({mm_n_123,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_55,mm_n_56,mm_n_57,mm_n_58}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({mm_n_127,mm_n_128,mm_n_129,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({mm_n_9,mm_n_10,mm_n_11}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({mm_n_131,mm_n_132,mm_n_133,mm_n_134}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ({mm_n_35,mm_n_36,mm_n_37,mm_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_88,mm_n_89,mm_n_90,mm_n_91}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_92,mm_n_93,mm_n_94,mm_n_95}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ({mm_n_139,mm_n_140,mm_n_141,mm_n_142}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI({mm_n_5,mm_n_6,mm_n_7,mm_n_8}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .\NTT_in_u[15] ({mm_n_39,mm_n_40,mm_n_41,mm_n_42}),
        .\NTT_in_u[15]_0 ({mm_n_43,mm_n_44,mm_n_45,mm_n_46}),
        .\NTT_in_u[17] ({mm_n_63,mm_n_64,mm_n_65,mm_n_66}),
        .\NTT_in_u[19] ({mm_n_67,mm_n_68}),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .O({mm_n_96,mm_n_97,mm_n_98,O}),
        .Q(out),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u),
        .S({mm_n_1,mm_n_2,mm_n_3,mm_n_4}),
        .\_inferred__1/i___1_carry__2 (ms_n_44),
        .\_inferred__1/i___1_carry__3 (ms_n_45),
        .\_inferred__1/i___1_carry__3_0 (ms_n_46),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .\_inferred__1/i___1_carry__4_0 (\_inferred__1/i___1_carry__4_0 ),
        .a_mul_b0_0({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_mul_b0_1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .a_mul_b0_2(a_mul_b0),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .a_plus_b_minus_q_carry({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__0({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .i___1_carry__3_i_17({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .i___1_carry__4_i_12__0({ma_n_43,ma_n_44,ma_n_45}),
        .mode({mm_n_69,mm_n_70,mm_n_71}),
        .mode_IBUF(mode_IBUF),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry__1({mm_n_59,mm_n_60,mm_n_61,mm_n_62}),
        .\out_reg[15] ({mm_n_135,mm_n_136,mm_n_137,mm_n_138}),
        .\out_reg[19] ({mm_n_147,mm_n_148,mm_n_149,mm_n_150}),
        .\out_reg[22] ({mm_n_51,mm_n_52,mm_n_53,mm_n_54}),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[63].shift_reg_d_reg[63][0] (A),
        .\shift_registers_d[63].shift_reg_d_reg[63][10] (\shift_registers_d[63].shift_reg_d_reg[63][10] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][11] (\shift_registers_d[63].shift_reg_d_reg[63][11] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][12] (\shift_registers_d[63].shift_reg_d_reg[63][12] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][13] (\shift_registers_d[63].shift_reg_d_reg[63][13] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][14] (\shift_registers_d[63].shift_reg_d_reg[63][14] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][15] (\shift_registers_d[63].shift_reg_d_reg[63][15] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][16] (\shift_registers_d[63].shift_reg_d_reg[63][16] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][17] (\shift_registers_d[63].shift_reg_d_reg[63][17] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][18] (\shift_registers_d[63].shift_reg_d_reg[63][18] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][19] (\shift_registers_d[63].shift_reg_d_reg[63][19] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][1] (\shift_registers_d[63].shift_reg_d_reg[63][1] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][20] (\shift_registers_d[63].shift_reg_d_reg[63][20] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][21] (\shift_registers_d[63].shift_reg_d_reg[63][21] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][22] (\shift_registers_d[63].shift_reg_d_reg[63][22] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][2] (\shift_registers_d[63].shift_reg_d_reg[63][2] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][3] (\shift_registers_d[63].shift_reg_d_reg[63][3] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][4] (\shift_registers_d[63].shift_reg_d_reg[63][4] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][5] (\shift_registers_d[63].shift_reg_d_reg[63][5] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][6] (\shift_registers_d[63].shift_reg_d_reg[63][6] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][7] (\shift_registers_d[63].shift_reg_d_reg[63][7] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][8] (\shift_registers_d[63].shift_reg_d_reg[63][8] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][9] (\shift_registers_d[63].shift_reg_d_reg[63][9] ),
        .\shift_registers_d[63].shift_reg_d_reg[63]_0 (\shift_registers_d[63].shift_reg_d_reg[63]_0 ),
        .\shift_registers_u[63].shift_reg_u_reg[63][0] (DI),
        .\shift_registers_u[63].shift_reg_u_reg[63][0]_0 (S),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_33 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,ms_n_43}),
        .CO(out1),
        .DI({mm_n_5,mm_n_6,mm_n_7,mm_n_8}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF[19:0]),
        .\NTT_in_u[14] (ms_n_44),
        .\NTT_in_u[16] (ms_n_45),
        .\NTT_in_u[18] (ms_n_46),
        .NTT_in_u_IBUF({NTT_in_u_IBUF[18],NTT_in_u_IBUF[16],NTT_in_u_IBUF[14]}),
        .S({mm_n_1,mm_n_2,mm_n_3,mm_n_4}),
        .a_mul_b0({mm_n_9,mm_n_10,mm_n_11}),
        .a_mul_b0_0({mm_n_131,mm_n_132,mm_n_133,mm_n_134}),
        .a_mul_b0_1({mm_n_35,mm_n_36,mm_n_37,mm_n_38}),
        .a_mul_b0_10({mm_n_69,mm_n_70,mm_n_71}),
        .a_mul_b0_2({mm_n_139,mm_n_140,mm_n_141,mm_n_142}),
        .a_mul_b0_3({mm_n_47,mm_n_48,mm_n_49,mm_n_50}),
        .a_mul_b0_4({mm_n_143,mm_n_144,mm_n_145,mm_n_146}),
        .a_mul_b0_5({mm_n_59,mm_n_60,mm_n_61,mm_n_62}),
        .a_mul_b0_6({mm_n_135,mm_n_136,mm_n_137,mm_n_138}),
        .a_mul_b0_7({mm_n_63,mm_n_64,mm_n_65,mm_n_66}),
        .a_mul_b0_8({mm_n_147,mm_n_148,mm_n_149,mm_n_150}),
        .a_mul_b0_9({mm_n_67,mm_n_68}),
        .i___1_carry_i_7({mm_n_55,mm_n_56,mm_n_57,mm_n_58}),
        .i___1_carry_i_7_0({mm_n_51,mm_n_52,mm_n_53,mm_n_54}),
        .mode_IBUF(mode_IBUF),
        .out1_carry__1_0({mm_n_43,mm_n_44,mm_n_45,mm_n_46}),
        .out1_carry__1_1({mm_n_39,mm_n_40,mm_n_41,mm_n_42}),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_0/valid_buf_reg " *) 
  (* srl_name = "\\BU_0/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(i_valid_IBUF),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_0_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_0
   (CO,
    \shift_registers_u[63].shift_reg_u_reg[63][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_1_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    mode,
    mode_0,
    mode_1,
    Q,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    BU_1_out_data_d,
    \shift_registers_d[31].shift_reg_d_reg[31][22] ,
    \shift_registers_d[31].shift_reg_d_reg[31][21] ,
    \shift_registers_d[31].shift_reg_d_reg[31][20] ,
    \shift_registers_d[31].shift_reg_d_reg[31][19] ,
    \shift_registers_d[31].shift_reg_d_reg[31][18] ,
    \shift_registers_d[31].shift_reg_d_reg[31][17] ,
    \shift_registers_d[31].shift_reg_d_reg[31][16] ,
    \shift_registers_d[31].shift_reg_d_reg[31][15] ,
    \shift_registers_d[31].shift_reg_d_reg[31][14] ,
    \shift_registers_d[31].shift_reg_d_reg[31][13] ,
    \shift_registers_d[31].shift_reg_d_reg[31][12] ,
    \shift_registers_d[31].shift_reg_d_reg[31][11] ,
    \shift_registers_d[31].shift_reg_d_reg[31][10] ,
    \shift_registers_d[31].shift_reg_d_reg[31][9] ,
    \shift_registers_d[31].shift_reg_d_reg[31][8] ,
    \shift_registers_d[31].shift_reg_d_reg[31][7] ,
    \shift_registers_d[31].shift_reg_d_reg[31][6] ,
    \shift_registers_d[31].shift_reg_d_reg[31][5] ,
    \shift_registers_d[31].shift_reg_d_reg[31][4] ,
    \shift_registers_d[31].shift_reg_d_reg[31][3] ,
    \shift_registers_d[31].shift_reg_d_reg[31][2] ,
    \shift_registers_d[31].shift_reg_d_reg[31][1] ,
    \shift_registers_u[31].shift_reg_u_reg[31][2] ,
    RU_2_out_data_d,
    \shift_registers_u[31].shift_reg_u_reg[31][2]_0 ,
    \shift_registers_d[31].shift_reg_d_reg[31][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    B,
    A,
    mode_IBUF,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__0,
    i___1_carry_i_7__0_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    RU_1_o_valid,
    \valid_buf_reg[5]_0 ,
    RU_1_out_data_u,
    RU_1_out_data_d,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[31].shift_reg_d_reg[31]_0 ,
    switch,
    RU_2_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    a_mul_b0_7);
  output [0:0]CO;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_1_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [0:0]mode;
  output [1:0]mode_0;
  output [1:0]mode_1;
  output [2:0]Q;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]BU_1_out_data_d;
  output \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  output [22:0]RU_2_out_data_d;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  output [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [15:0]B;
  input [3:0]A;
  input mode_IBUF;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__0;
  input [2:0]i___1_carry_i_7__0_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]a_mul_b0_5;
  input [2:0]a_mul_b0_6;
  input RU_1_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]RU_1_out_data_u;
  input [22:0]RU_1_out_data_d;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  input switch;
  input [3:0]RU_2_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input [0:0]a_mul_b0_7;

  wire [3:0]A;
  wire [15:0]B;
  wire BU_1_o_valid;
  wire [22:0]BU_1_out_data_d;
  wire [0:0]CO;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_1_o_valid;
  wire [22:0]RU_1_out_data_d;
  wire [22:0]RU_1_out_data_u;
  wire [22:0]RU_2_out_data_d;
  wire [3:0]RU_2_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [1:0]a_mul_b0_5;
  wire [2:0]a_mul_b0_6;
  wire [0:0]a_mul_b0_7;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__0;
  wire [2:0]i___1_carry_i_7__0_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_100;
  wire mm_n_101;
  wire mm_n_102;
  wire mm_n_103;
  wire mm_n_104;
  wire mm_n_129;
  wire mm_n_131;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_145;
  wire mm_n_146;
  wire mm_n_147;
  wire mm_n_148;
  wire mm_n_149;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_40;
  wire mm_n_5;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_80;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire [0:0]mode;
  wire [1:0]mode_0;
  wire [1:0]mode_1;
  wire mode_IBUF;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  wire [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19] ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_u[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_1/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_27 ma
       (.\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_102,mm_n_103,mm_n_104,O}),
        .Q({out,Q}),
        .S({mm_n_98,mm_n_99,mm_n_100,mm_n_101}),
        .a_mul_b0({mm_n_133,mm_n_134,mm_n_135,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .mode_IBUF(mode_IBUF),
        .\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 ({mm_n_82,mm_n_83,mm_n_84,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 ({mm_n_129,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 ({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1_0 ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1_0 ({mm_n_78,mm_n_79,mm_n_80,mm_n_81}));
  mod_mul_28 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .BU_1_out_data_d(BU_1_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_29,mm_n_30,mm_n_31}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_78,mm_n_79,mm_n_80,mm_n_81}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_82,mm_n_83,mm_n_84,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_129,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_133,mm_n_134,mm_n_135,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_149),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_145,mm_n_146,mm_n_147,mm_n_148}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_5),
        .O({mm_n_102,mm_n_103,mm_n_104,O}),
        .Q({out,Q}),
        .RU_1_out_data_d({RU_1_out_data_d[22],RU_1_out_data_d[14:2]}),
        .RU_1_out_data_u({RU_1_out_data_u[22],RU_1_out_data_u[14:2]}),
        .RU_2_out_data_d(RU_2_out_data_d),
        .RU_2_out_data_u(RU_2_out_data_u),
        .S({mm_n_98,mm_n_99,mm_n_100,mm_n_101}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .a_mul_b0_1({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_mul_b0_2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .a_mul_b0_3(a_mul_b0_7),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .a_plus_b_minus_q_carry({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__1({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .i___1_carry__3_i_17__0({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .i___1_carry__4_i_12__1({ma_n_43,ma_n_44,ma_n_45}),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_IBUF(mode_IBUF),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] (\out_reg[22] ),
        .\out_reg[22]_0 (mm_n_137),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 (\shift_registers_u[63].shift_reg_u_reg[63][19] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][0] (\shift_registers_d[31].shift_reg_d_reg[31][0] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][10] (\shift_registers_d[31].shift_reg_d_reg[31][10] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][11] (\shift_registers_d[31].shift_reg_d_reg[31][11] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][12] (\shift_registers_d[31].shift_reg_d_reg[31][12] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][13] (\shift_registers_d[31].shift_reg_d_reg[31][13] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][14] (\shift_registers_d[31].shift_reg_d_reg[31][14] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][15] (\shift_registers_d[31].shift_reg_d_reg[31][15] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][16] (\shift_registers_d[31].shift_reg_d_reg[31][16] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][17] (\shift_registers_d[31].shift_reg_d_reg[31][17] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][18] (\shift_registers_d[31].shift_reg_d_reg[31][18] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][19] (\shift_registers_d[31].shift_reg_d_reg[31][19] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][1] (\shift_registers_d[31].shift_reg_d_reg[31][1] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][20] (\shift_registers_d[31].shift_reg_d_reg[31][20] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][21] (\shift_registers_d[31].shift_reg_d_reg[31][21] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][22] (\shift_registers_d[31].shift_reg_d_reg[31][22] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][2] (\shift_registers_d[31].shift_reg_d_reg[31][2] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][3] (\shift_registers_d[31].shift_reg_d_reg[31][3] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][4] (\shift_registers_d[31].shift_reg_d_reg[31][4] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][5] (\shift_registers_d[31].shift_reg_d_reg[31][5] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][6] (\shift_registers_d[31].shift_reg_d_reg[31][6] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][7] (\shift_registers_d[31].shift_reg_d_reg[31][7] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][8] (\shift_registers_d[31].shift_reg_d_reg[31][8] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][9] (\shift_registers_d[31].shift_reg_d_reg[31][9] ),
        .\shift_registers_d[31].shift_reg_d_reg[31]_0 (\shift_registers_d[31].shift_reg_d_reg[31]_0 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2] (\shift_registers_u[31].shift_reg_u_reg[31][2] ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2]_0 (\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ),
        .\shift_registers_u[63].shift_reg_u_reg[63][10] ({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .\shift_registers_u[63].shift_reg_u_reg[63][14] ({mm_n_138,mm_n_139,mm_n_140}),
        .\shift_registers_u[63].shift_reg_u_reg[63][2] (mm_n_40),
        .\shift_registers_u[63].shift_reg_u_reg[63][6] ({mm_n_36,mm_n_37,mm_n_38,mm_n_39}),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_29 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .CO(CO),
        .DI(DI),
        .RU_1_out_data_d(RU_1_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_40,a_mul_b0}),
        .a_mul_b0_0({mm_n_149,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_36,mm_n_37,mm_n_38,mm_n_39}),
        .a_mul_b0_10(a_mul_b0_6),
        .a_mul_b0_2({mm_n_145,mm_n_146,mm_n_147,mm_n_148}),
        .a_mul_b0_3({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .a_mul_b0_4({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_29,mm_n_30,mm_n_31}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_138,mm_n_139,mm_n_140}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .a_mul_b0_9(a_mul_b0_5),
        .i___1_carry_i_7__0({mm_n_5,i___1_carry_i_7__0}),
        .i___1_carry_i_7__0_0({mm_n_137,i___1_carry_i_7__0_0}),
        .mode_IBUF(mode_IBUF),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_u[63].shift_reg_u_reg[63][19] (\shift_registers_u[63].shift_reg_u_reg[63][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_1/valid_buf_reg " *) 
  (* srl_name = "\\BU_1/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_1_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_1_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_1
   (CO,
    \shift_registers_u[31].shift_reg_u_reg[31][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_2_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    mode,
    Q,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    BU_2_out_data_d,
    \shift_registers_d[15].shift_reg_d_reg[15][22] ,
    \shift_registers_d[15].shift_reg_d_reg[15][21] ,
    \shift_registers_d[15].shift_reg_d_reg[15][20] ,
    \shift_registers_d[15].shift_reg_d_reg[15][19] ,
    \shift_registers_d[15].shift_reg_d_reg[15][18] ,
    \shift_registers_d[15].shift_reg_d_reg[15][17] ,
    \shift_registers_d[15].shift_reg_d_reg[15][16] ,
    \shift_registers_d[15].shift_reg_d_reg[15][15] ,
    \shift_registers_d[15].shift_reg_d_reg[15][14] ,
    \shift_registers_d[15].shift_reg_d_reg[15][13] ,
    \shift_registers_d[15].shift_reg_d_reg[15][12] ,
    \shift_registers_d[15].shift_reg_d_reg[15][11] ,
    \shift_registers_d[15].shift_reg_d_reg[15][10] ,
    \shift_registers_d[15].shift_reg_d_reg[15][9] ,
    \shift_registers_d[15].shift_reg_d_reg[15][8] ,
    \shift_registers_d[15].shift_reg_d_reg[15][7] ,
    \shift_registers_d[15].shift_reg_d_reg[15][6] ,
    \shift_registers_d[15].shift_reg_d_reg[15][5] ,
    \shift_registers_d[15].shift_reg_d_reg[15][4] ,
    \shift_registers_d[15].shift_reg_d_reg[15][3] ,
    \shift_registers_d[15].shift_reg_d_reg[15][2] ,
    \shift_registers_d[15].shift_reg_d_reg[15][1] ,
    \shift_registers_u[15].shift_reg_u_reg[15][4] ,
    RU_3_out_data_d,
    \shift_registers_u[15].shift_reg_u_reg[15][4]_0 ,
    \shift_registers_d[15].shift_reg_d_reg[15][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    B,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__1,
    i___1_carry_i_7__1_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    RU_2_o_valid,
    \valid_buf_reg[5]_0 ,
    RU_2_out_data_u,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    RU_2_out_data_d,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[15].shift_reg_d_reg[15]_0 ,
    switch,
    RU_3_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_7);
  output [0:0]CO;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_2_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [0:0]mode;
  output [2:0]Q;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]BU_2_out_data_d;
  output \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  output [22:0]RU_3_out_data_d;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  output [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [15:0]p_0_in0_out;
  input [1:0]B;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__1;
  input [2:0]i___1_carry_i_7__1_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]a_mul_b0_5;
  input [2:0]a_mul_b0_6;
  input RU_2_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]RU_2_out_data_u;
  input \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  input [22:0]RU_2_out_data_d;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  input switch;
  input [5:0]RU_3_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_7;

  wire [3:0]A;
  wire [1:0]B;
  wire BU_2_o_valid;
  wire [22:0]BU_2_out_data_d;
  wire [0:0]CO;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_2_o_valid;
  wire [22:0]RU_2_out_data_d;
  wire [22:0]RU_2_out_data_u;
  wire [22:0]RU_3_out_data_d;
  wire [5:0]RU_3_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [1:0]a_mul_b0_5;
  wire [2:0]a_mul_b0_6;
  wire [0:0]a_mul_b0_7;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__1;
  wire [2:0]i___1_carry_i_7__1_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_1;
  wire mm_n_100;
  wire mm_n_125;
  wire mm_n_127;
  wire mm_n_129;
  wire mm_n_130;
  wire mm_n_131;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_145;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_80;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire [0:0]mode;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [15:0]p_0_in0_out;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  wire [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19] ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_u[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_2/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_23 ma
       (.B(B[0]),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_98,mm_n_99,mm_n_100,O}),
        .Q({out,Q}),
        .S({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .a_mul_b0({mm_n_129,mm_n_130,mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 ({mm_n_78,mm_n_79,mm_n_80,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 ({mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_127,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1_0 ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 ({mm_n_82,mm_n_83,mm_n_84,mm_n_85}),
        .\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1_0 ({mm_n_74,mm_n_75,mm_n_76,mm_n_77}));
  mod_mul_24 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .BU_2_out_data_d(BU_2_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_82,mm_n_83,mm_n_84,mm_n_85}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_137,mm_n_138,mm_n_139,mm_n_140}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_25,mm_n_26,mm_n_27}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_74,mm_n_75,mm_n_76,mm_n_77}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_78,mm_n_79,mm_n_80,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_127,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_129,mm_n_130,mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_145),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_1),
        .O({mm_n_98,mm_n_99,mm_n_100,O}),
        .Q({out,Q}),
        .RU_2_out_data_d({RU_2_out_data_d[22],RU_2_out_data_d[14:2]}),
        .RU_2_out_data_u({RU_2_out_data_u[22],RU_2_out_data_u[14:2]}),
        .RU_3_out_data_d(RU_3_out_data_d),
        .RU_3_out_data_u(RU_3_out_data_u),
        .S({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .a_mul_b0_1({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_mul_b0_2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .a_mul_b0_3(a_mul_b0_7),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .a_plus_b_minus_q_carry({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__2({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .i___1_carry__3_i_17__1({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .i___1_carry__4_i_12__2({ma_n_43,ma_n_44,ma_n_45}),
        .mode(mode),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] (\out_reg[22] ),
        .\out_reg[22]_0 (mm_n_133),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 (\shift_registers_u[31].shift_reg_u_reg[31][19] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][0] (\shift_registers_d[15].shift_reg_d_reg[15][0] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][10] (\shift_registers_d[15].shift_reg_d_reg[15][10] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][11] (\shift_registers_d[15].shift_reg_d_reg[15][11] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][12] (\shift_registers_d[15].shift_reg_d_reg[15][12] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][13] (\shift_registers_d[15].shift_reg_d_reg[15][13] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][14] (\shift_registers_d[15].shift_reg_d_reg[15][14] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][15] (\shift_registers_d[15].shift_reg_d_reg[15][15] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][16] (\shift_registers_d[15].shift_reg_d_reg[15][16] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][17] (\shift_registers_d[15].shift_reg_d_reg[15][17] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][18] (\shift_registers_d[15].shift_reg_d_reg[15][18] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][19] (\shift_registers_d[15].shift_reg_d_reg[15][19] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][1] (\shift_registers_d[15].shift_reg_d_reg[15][1] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][20] (\shift_registers_d[15].shift_reg_d_reg[15][20] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][21] (\shift_registers_d[15].shift_reg_d_reg[15][21] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][22] (\shift_registers_d[15].shift_reg_d_reg[15][22] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][2] (\shift_registers_d[15].shift_reg_d_reg[15][2] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][3] (\shift_registers_d[15].shift_reg_d_reg[15][3] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][4] (\shift_registers_d[15].shift_reg_d_reg[15][4] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][5] (\shift_registers_d[15].shift_reg_d_reg[15][5] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][6] (\shift_registers_d[15].shift_reg_d_reg[15][6] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][7] (\shift_registers_d[15].shift_reg_d_reg[15][7] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][8] (\shift_registers_d[15].shift_reg_d_reg[15][8] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][9] (\shift_registers_d[15].shift_reg_d_reg[15][9] ),
        .\shift_registers_d[15].shift_reg_d_reg[15]_0 (\shift_registers_d[15].shift_reg_d_reg[15]_0 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][4] (\shift_registers_u[15].shift_reg_u_reg[15][4] ),
        .\shift_registers_u[15].shift_reg_u_reg[15][4]_0 (\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][10] ({mm_n_28,mm_n_29,mm_n_30,mm_n_31}),
        .\shift_registers_u[31].shift_reg_u_reg[31][14] ({mm_n_134,mm_n_135,mm_n_136}),
        .\shift_registers_u[31].shift_reg_u_reg[31][2] (mm_n_36),
        .\shift_registers_u[31].shift_reg_u_reg[31][6] ({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_25 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B[0]),
        .CO(CO),
        .DI(DI),
        .RU_2_out_data_d(RU_2_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_36,a_mul_b0}),
        .a_mul_b0_0({mm_n_145,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .a_mul_b0_10(a_mul_b0_6),
        .a_mul_b0_2({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .a_mul_b0_3({mm_n_28,mm_n_29,mm_n_30,mm_n_31}),
        .a_mul_b0_4({mm_n_137,mm_n_138,mm_n_139,mm_n_140}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_25,mm_n_26,mm_n_27}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_134,mm_n_135,mm_n_136}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .a_mul_b0_9(a_mul_b0_5),
        .i___1_carry_i_7__1({mm_n_1,i___1_carry_i_7__1}),
        .i___1_carry_i_7__1_0({mm_n_133,i___1_carry_i_7__1_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_u[31].shift_reg_u_reg[31][19] (\shift_registers_u[31].shift_reg_u_reg[31][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_2/valid_buf_reg " *) 
  (* srl_name = "\\BU_2/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_2_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_2_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_2
   (CO,
    \shift_registers_u[15].shift_reg_u_reg[15][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_3_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    mode,
    Q,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    BU_3_out_data_d,
    \shift_registers_d[7].shift_reg_d_reg[7][22] ,
    \shift_registers_d[7].shift_reg_d_reg[7][21] ,
    \shift_registers_d[7].shift_reg_d_reg[7][20] ,
    \shift_registers_d[7].shift_reg_d_reg[7][19] ,
    \shift_registers_d[7].shift_reg_d_reg[7][18] ,
    \shift_registers_d[7].shift_reg_d_reg[7][17] ,
    \shift_registers_d[7].shift_reg_d_reg[7][16] ,
    \shift_registers_d[7].shift_reg_d_reg[7][15] ,
    \shift_registers_d[7].shift_reg_d_reg[7][14] ,
    \shift_registers_d[7].shift_reg_d_reg[7][13] ,
    \shift_registers_d[7].shift_reg_d_reg[7][12] ,
    \shift_registers_d[7].shift_reg_d_reg[7][11] ,
    \shift_registers_d[7].shift_reg_d_reg[7][10] ,
    \shift_registers_d[7].shift_reg_d_reg[7][9] ,
    \shift_registers_d[7].shift_reg_d_reg[7][8] ,
    \shift_registers_d[7].shift_reg_d_reg[7][7] ,
    \shift_registers_d[7].shift_reg_d_reg[7][6] ,
    \shift_registers_d[7].shift_reg_d_reg[7][5] ,
    \shift_registers_d[7].shift_reg_d_reg[7][4] ,
    \shift_registers_d[7].shift_reg_d_reg[7][3] ,
    \shift_registers_d[7].shift_reg_d_reg[7][2] ,
    \shift_registers_d[7].shift_reg_d_reg[7][1] ,
    \shift_registers_u[7].shift_reg_u_reg[7][4] ,
    RU_4_out_data_d,
    \shift_registers_u[7].shift_reg_u_reg[7][4]_0 ,
    \shift_registers_d[7].shift_reg_d_reg[7][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__2,
    i___1_carry_i_7__2_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    RU_3_o_valid,
    \valid_buf_reg[5]_0 ,
    RU_3_out_data_u,
    RU_3_out_data_d,
    B,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[7].shift_reg_d_reg[7]_0 ,
    switch,
    RU_4_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_7);
  output [0:0]CO;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_3_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [0:0]mode;
  output [2:0]Q;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]BU_3_out_data_d;
  output \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  output [22:0]RU_4_out_data_d;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  output [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__2;
  input [2:0]i___1_carry_i_7__2_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]a_mul_b0_5;
  input [2:0]a_mul_b0_6;
  input RU_3_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]RU_3_out_data_u;
  input [22:0]RU_3_out_data_d;
  input [0:0]B;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  input switch;
  input [5:0]RU_4_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_7;

  wire [3:0]A;
  wire [0:0]B;
  wire BU_3_o_valid;
  wire [22:0]BU_3_out_data_d;
  wire [0:0]CO;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_3_o_valid;
  wire [22:0]RU_3_out_data_d;
  wire [22:0]RU_3_out_data_u;
  wire [22:0]RU_4_out_data_d;
  wire [5:0]RU_4_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [1:0]a_mul_b0_5;
  wire [2:0]a_mul_b0_6;
  wire [0:0]a_mul_b0_7;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__2;
  wire [2:0]i___1_carry_i_7__2_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_1;
  wire mm_n_100;
  wire mm_n_125;
  wire mm_n_127;
  wire mm_n_129;
  wire mm_n_130;
  wire mm_n_131;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_145;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_80;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire [0:0]mode;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  wire [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_u[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_3/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_19 ma
       (.B(B),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_98,mm_n_99,mm_n_100,O}),
        .Q({out,Q}),
        .S({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .a_mul_b0({mm_n_129,mm_n_130,mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 ({mm_n_78,mm_n_79,mm_n_80,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 ({mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_127,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1_0 ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 ({mm_n_82,mm_n_83,mm_n_84,mm_n_85}),
        .\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1_0 ({mm_n_74,mm_n_75,mm_n_76,mm_n_77}));
  mod_mul_20 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .BU_3_out_data_d(BU_3_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_82,mm_n_83,mm_n_84,mm_n_85}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_86,mm_n_87,mm_n_88,mm_n_89}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_137,mm_n_138,mm_n_139,mm_n_140}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_25,mm_n_26,mm_n_27}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_74,mm_n_75,mm_n_76,mm_n_77}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_78,mm_n_79,mm_n_80,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_125,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_127,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_129,mm_n_130,mm_n_131,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_145),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_90,mm_n_91,mm_n_92,mm_n_93}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_1),
        .O({mm_n_98,mm_n_99,mm_n_100,O}),
        .Q({out,Q}),
        .RU_3_out_data_d({RU_3_out_data_d[22],RU_3_out_data_d[14:2]}),
        .RU_3_out_data_u({RU_3_out_data_u[22],RU_3_out_data_u[14:2]}),
        .RU_4_out_data_d(RU_4_out_data_d),
        .RU_4_out_data_u(RU_4_out_data_u),
        .S({mm_n_94,mm_n_95,mm_n_96,mm_n_97}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .a_mul_b0_1({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_mul_b0_2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .a_mul_b0_3(a_mul_b0_7),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .a_plus_b_minus_q_carry({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__3({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .i___1_carry__3_i_17__2({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .i___1_carry__4_i_12__3({ma_n_43,ma_n_44,ma_n_45}),
        .mode(mode),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] (\out_reg[22] ),
        .\out_reg[22]_0 (mm_n_133),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 (\shift_registers_u[15].shift_reg_u_reg[15][19] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][0] (\shift_registers_d[7].shift_reg_d_reg[7][0] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][10] (\shift_registers_d[7].shift_reg_d_reg[7][10] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][11] (\shift_registers_d[7].shift_reg_d_reg[7][11] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][12] (\shift_registers_d[7].shift_reg_d_reg[7][12] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][13] (\shift_registers_d[7].shift_reg_d_reg[7][13] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][14] (\shift_registers_d[7].shift_reg_d_reg[7][14] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][15] (\shift_registers_d[7].shift_reg_d_reg[7][15] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][16] (\shift_registers_d[7].shift_reg_d_reg[7][16] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][17] (\shift_registers_d[7].shift_reg_d_reg[7][17] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][18] (\shift_registers_d[7].shift_reg_d_reg[7][18] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][19] (\shift_registers_d[7].shift_reg_d_reg[7][19] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][1] (\shift_registers_d[7].shift_reg_d_reg[7][1] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][20] (\shift_registers_d[7].shift_reg_d_reg[7][20] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][21] (\shift_registers_d[7].shift_reg_d_reg[7][21] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][22] (\shift_registers_d[7].shift_reg_d_reg[7][22] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][2] (\shift_registers_d[7].shift_reg_d_reg[7][2] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][3] (\shift_registers_d[7].shift_reg_d_reg[7][3] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][4] (\shift_registers_d[7].shift_reg_d_reg[7][4] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][5] (\shift_registers_d[7].shift_reg_d_reg[7][5] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][6] (\shift_registers_d[7].shift_reg_d_reg[7][6] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][7] (\shift_registers_d[7].shift_reg_d_reg[7][7] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][8] (\shift_registers_d[7].shift_reg_d_reg[7][8] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][9] (\shift_registers_d[7].shift_reg_d_reg[7][9] ),
        .\shift_registers_d[7].shift_reg_d_reg[7]_0 (\shift_registers_d[7].shift_reg_d_reg[7]_0 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][10] ({mm_n_28,mm_n_29,mm_n_30,mm_n_31}),
        .\shift_registers_u[15].shift_reg_u_reg[15][14] ({mm_n_134,mm_n_135,mm_n_136}),
        .\shift_registers_u[15].shift_reg_u_reg[15][2] (mm_n_36),
        .\shift_registers_u[15].shift_reg_u_reg[15][6] ({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .\shift_registers_u[7].shift_reg_u_reg[7][4] (\shift_registers_u[7].shift_reg_u_reg[7][4] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][4]_0 (\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_21 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B),
        .CO(CO),
        .DI(DI),
        .RU_3_out_data_d(RU_3_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_36,a_mul_b0}),
        .a_mul_b0_0({mm_n_145,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_32,mm_n_33,mm_n_34,mm_n_35}),
        .a_mul_b0_10(a_mul_b0_6),
        .a_mul_b0_2({mm_n_141,mm_n_142,mm_n_143,mm_n_144}),
        .a_mul_b0_3({mm_n_28,mm_n_29,mm_n_30,mm_n_31}),
        .a_mul_b0_4({mm_n_137,mm_n_138,mm_n_139,mm_n_140}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_25,mm_n_26,mm_n_27}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_134,mm_n_135,mm_n_136}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .a_mul_b0_9(a_mul_b0_5),
        .i___1_carry_i_7__2({mm_n_1,i___1_carry_i_7__2}),
        .i___1_carry_i_7__2_0({mm_n_133,i___1_carry_i_7__2_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_u[15].shift_reg_u_reg[15][19] (\shift_registers_u[15].shift_reg_u_reg[15][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_3/valid_buf_reg " *) 
  (* srl_name = "\\BU_3/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_3_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_3_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_3
   (CO,
    \shift_registers_u[7].shift_reg_u_reg[7][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_4_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    Q,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    BU_4_out_data_d,
    \shift_registers_d[3].shift_reg_d_reg[3][22] ,
    \shift_registers_d[3].shift_reg_d_reg[3][21] ,
    \shift_registers_d[3].shift_reg_d_reg[3][20] ,
    \shift_registers_d[3].shift_reg_d_reg[3][19] ,
    \shift_registers_d[3].shift_reg_d_reg[3][18] ,
    \shift_registers_d[3].shift_reg_d_reg[3][17] ,
    \shift_registers_d[3].shift_reg_d_reg[3][16] ,
    \shift_registers_d[3].shift_reg_d_reg[3][15] ,
    \shift_registers_d[3].shift_reg_d_reg[3][14] ,
    \shift_registers_d[3].shift_reg_d_reg[3][13] ,
    \shift_registers_d[3].shift_reg_d_reg[3][12] ,
    \shift_registers_d[3].shift_reg_d_reg[3][11] ,
    \shift_registers_d[3].shift_reg_d_reg[3][10] ,
    \shift_registers_d[3].shift_reg_d_reg[3][9] ,
    \shift_registers_d[3].shift_reg_d_reg[3][8] ,
    \shift_registers_d[3].shift_reg_d_reg[3][7] ,
    \shift_registers_d[3].shift_reg_d_reg[3][6] ,
    \shift_registers_d[3].shift_reg_d_reg[3][5] ,
    \shift_registers_d[3].shift_reg_d_reg[3][4] ,
    \shift_registers_d[3].shift_reg_d_reg[3][3] ,
    \shift_registers_d[3].shift_reg_d_reg[3][2] ,
    \shift_registers_d[3].shift_reg_d_reg[3][1] ,
    \shift_registers_u[3].shift_reg_u_reg[3][4] ,
    RU_5_out_data_d,
    \shift_registers_u[3].shift_reg_u_reg[3][4]_0 ,
    \shift_registers_d[3].shift_reg_d_reg[3][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__3,
    i___1_carry_i_7__3_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    RU_4_o_valid,
    \valid_buf_reg[5]_0 ,
    RU_4_out_data_u,
    RU_4_out_data_d,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ,
    B,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[3].shift_reg_d_reg[3]_0 ,
    switch,
    RU_5_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_7);
  output [0:0]CO;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_4_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [2:0]Q;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]BU_4_out_data_d;
  output \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  output [22:0]RU_5_out_data_d;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  output [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__3;
  input [2:0]i___1_carry_i_7__3_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]a_mul_b0_5;
  input [2:0]a_mul_b0_6;
  input RU_4_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]RU_4_out_data_u;
  input [22:0]RU_4_out_data_d;
  input \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ;
  input [0:0]B;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  input switch;
  input [5:0]RU_5_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_7;

  wire [3:0]A;
  wire [0:0]B;
  wire BU_4_o_valid;
  wire [22:0]BU_4_out_data_d;
  wire [0:0]CO;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_4_o_valid;
  wire [22:0]RU_4_out_data_d;
  wire [22:0]RU_4_out_data_u;
  wire [22:0]RU_5_out_data_d;
  wire [5:0]RU_5_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [1:0]a_mul_b0_5;
  wire [2:0]a_mul_b0_6;
  wire [0:0]a_mul_b0_7;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__3;
  wire [2:0]i___1_carry_i_7__3_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_0;
  wire mm_n_124;
  wire mm_n_126;
  wire mm_n_128;
  wire mm_n_129;
  wire mm_n_130;
  wire mm_n_132;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  wire [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19] ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_u[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_4/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_15 ma
       (.B(B),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({out,Q}),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .a_mul_b0({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1_0 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}));
  mod_mul_16 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .BU_4_out_data_d(BU_4_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_24,mm_n_25,mm_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_144),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_0),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({out,Q}),
        .RU_4_out_data_d({RU_4_out_data_d[22],RU_4_out_data_d[14:2]}),
        .RU_4_out_data_u({RU_4_out_data_u[22],RU_4_out_data_u[14:2]}),
        .RU_5_out_data_d(RU_5_out_data_d),
        .RU_5_out_data_u(RU_5_out_data_u),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .a_mul_b0_1({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_mul_b0_2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .a_mul_b0_3(a_mul_b0_7),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .a_plus_b_minus_q_carry({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__4({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .i___1_carry__3_i_17__3({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .i___1_carry__4_i_12__4({ma_n_43,ma_n_44,ma_n_45}),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] (\out_reg[22] ),
        .\out_reg[22]_0 (mm_n_132),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 (\shift_registers_u[7].shift_reg_u_reg[7][19] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][0] (\shift_registers_d[3].shift_reg_d_reg[3][0] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][10] (\shift_registers_d[3].shift_reg_d_reg[3][10] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][11] (\shift_registers_d[3].shift_reg_d_reg[3][11] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][12] (\shift_registers_d[3].shift_reg_d_reg[3][12] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][13] (\shift_registers_d[3].shift_reg_d_reg[3][13] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][14] (\shift_registers_d[3].shift_reg_d_reg[3][14] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][15] (\shift_registers_d[3].shift_reg_d_reg[3][15] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][16] (\shift_registers_d[3].shift_reg_d_reg[3][16] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][17] (\shift_registers_d[3].shift_reg_d_reg[3][17] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][18] (\shift_registers_d[3].shift_reg_d_reg[3][18] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][19] (\shift_registers_d[3].shift_reg_d_reg[3][19] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][1] (\shift_registers_d[3].shift_reg_d_reg[3][1] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][20] (\shift_registers_d[3].shift_reg_d_reg[3][20] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][21] (\shift_registers_d[3].shift_reg_d_reg[3][21] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][22] (\shift_registers_d[3].shift_reg_d_reg[3][22] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][2] (\shift_registers_d[3].shift_reg_d_reg[3][2] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][3] (\shift_registers_d[3].shift_reg_d_reg[3][3] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][4] (\shift_registers_d[3].shift_reg_d_reg[3][4] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][5] (\shift_registers_d[3].shift_reg_d_reg[3][5] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][6] (\shift_registers_d[3].shift_reg_d_reg[3][6] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][7] (\shift_registers_d[3].shift_reg_d_reg[3][7] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][8] (\shift_registers_d[3].shift_reg_d_reg[3][8] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][9] (\shift_registers_d[3].shift_reg_d_reg[3][9] ),
        .\shift_registers_d[3].shift_reg_d_reg[3]_0 (\shift_registers_d[3].shift_reg_d_reg[3]_0 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][4] (\shift_registers_u[3].shift_reg_u_reg[3][4] ),
        .\shift_registers_u[3].shift_reg_u_reg[3][4]_0 (\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ),
        .\shift_registers_u[7].shift_reg_u_reg[7][10] ({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .\shift_registers_u[7].shift_reg_u_reg[7][14] ({mm_n_133,mm_n_134,mm_n_135}),
        .\shift_registers_u[7].shift_reg_u_reg[7][2] (mm_n_35),
        .\shift_registers_u[7].shift_reg_u_reg[7][6] ({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_17 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B),
        .CO(CO),
        .DI(DI),
        .RU_4_out_data_d(RU_4_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_35,a_mul_b0}),
        .a_mul_b0_0({mm_n_144,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .a_mul_b0_10(a_mul_b0_6),
        .a_mul_b0_2({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .a_mul_b0_3({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .a_mul_b0_4({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_24,mm_n_25,mm_n_26}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_133,mm_n_134,mm_n_135}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .a_mul_b0_9(a_mul_b0_5),
        .i___1_carry_i_7__3({mm_n_0,i___1_carry_i_7__3}),
        .i___1_carry_i_7__3_0({mm_n_132,i___1_carry_i_7__3_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_u[7].shift_reg_u_reg[7][19] (\shift_registers_u[7].shift_reg_u_reg[7][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_4/valid_buf_reg " *) 
  (* srl_name = "\\BU_4/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_4_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_4_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_4
   (CO,
    \shift_registers_u[3].shift_reg_u_reg[3][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_5_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    Q,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    D,
    \shift_registers_d[1].shift_reg_d_reg[1][22] ,
    \shift_registers_u[1].shift_reg_u_reg[1][4] ,
    RU_6_out_data_d,
    \shift_registers_u[1].shift_reg_u_reg[1][4]_0 ,
    \shift_registers_d[1].shift_reg_d_reg[1][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__4,
    i___1_carry_i_7__4_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    RU_5_o_valid,
    \valid_buf_reg[5]_0 ,
    RU_5_out_data_u,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    RU_5_out_data_d,
    B,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0_5);
  output [0:0]CO;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_5_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [2:0]Q;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]D;
  output [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  output [22:0]RU_6_out_data_d;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  output [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__4;
  input [2:0]i___1_carry_i_7__4_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  input [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input RU_5_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]RU_5_out_data_u;
  input \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  input [22:0]RU_5_out_data_d;
  input [0:0]B;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0_5;

  wire [3:0]A;
  wire [0:0]B;
  wire BU_5_o_valid;
  wire [0:0]CO;
  wire [22:0]D;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_5_o_valid;
  wire [22:0]RU_5_out_data_d;
  wire [22:0]RU_5_out_data_u;
  wire [22:0]RU_6_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [0:0]a_mul_b0_5;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__4;
  wire [2:0]i___1_carry_i_7__4_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_0;
  wire mm_n_124;
  wire mm_n_126;
  wire mm_n_128;
  wire mm_n_129;
  wire mm_n_130;
  wire mm_n_132;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  wire [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19] ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_u[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_5/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_11 ma
       (.B(B),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({out,Q}),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][12] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\shift_registers_u[0].shift_reg_u_reg[0][16] ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[0].shift_reg_u_reg[0][20] ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] ({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\shift_registers_u[0].shift_reg_u_reg[0][8] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}));
  mod_mul_12 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .CO(CO),
        .D(D),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_24,mm_n_25,mm_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_144),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_0),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({out,Q}),
        .RU_5_out_data_d({RU_5_out_data_d[22],RU_5_out_data_d[14:2]}),
        .RU_5_out_data_u({RU_5_out_data_u[22],RU_5_out_data_u[14:2]}),
        .RU_6_out_data_d(RU_6_out_data_d),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(a_mul_b0_5),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .out1_carry_5(out1_carry_5),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] (\out_reg[22] ),
        .\out_reg[22]_0 (mm_n_132),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_u[3].shift_reg_u_reg[3][19] ),
        .\shift_registers_d[1].shift_reg_d_reg[1][0] (\shift_registers_d[1].shift_reg_d_reg[1][0] ),
        .\shift_registers_d[1].shift_reg_d_reg[1][22] (\shift_registers_d[1].shift_reg_d_reg[1][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\shift_registers_u[0].shift_reg_u_reg[0][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] ({ma_n_43,ma_n_44,ma_n_45}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 (\shift_registers_u[0].shift_reg_u_reg[0][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\shift_registers_u[0].shift_reg_u_reg[0][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\shift_registers_u[1].shift_reg_u_reg[1][4] (\shift_registers_u[1].shift_reg_u_reg[1][4] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][4]_0 (\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][10] ({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .\shift_registers_u[3].shift_reg_u_reg[3][14] ({mm_n_133,mm_n_134,mm_n_135}),
        .\shift_registers_u[3].shift_reg_u_reg[3][2] (mm_n_35),
        .\shift_registers_u[3].shift_reg_u_reg[3][6] ({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_13 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B),
        .CO(CO),
        .DI(DI),
        .RU_5_out_data_d(RU_5_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_35,a_mul_b0}),
        .a_mul_b0_0({mm_n_144,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .a_mul_b0_2({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .a_mul_b0_3({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .a_mul_b0_4({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_24,mm_n_25,mm_n_26}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_133,mm_n_134,mm_n_135}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .i___1_carry_i_7__4({mm_n_0,i___1_carry_i_7__4}),
        .i___1_carry_i_7__4_0({mm_n_132,i___1_carry_i_7__4_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0][22] ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 (\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][19] (\shift_registers_u[3].shift_reg_u_reg[3][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_5/valid_buf_reg " *) 
  (* srl_name = "\\BU_5/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_5_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_5_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_5
   (CO,
    \shift_registers_u[1].shift_reg_u_reg[1][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ,
    BU_6_o_valid,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    \out_reg[2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    D,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \valid_buf_reg[5]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][4] ,
    RU_7_out_data_d,
    \shift_registers_u[0].shift_reg_u_reg[0][4]_0 ,
    \shift_registers_d[0].shift_reg_d_reg[0][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__5,
    i___1_carry_i_7__5_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_1 ,
    RU_6_o_valid,
    \valid_buf_reg[5]_1 ,
    Q,
    RU_6_out_data_d,
    B,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0_5);
  output [0:0]CO;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19] ;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [0:0]O;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  output BU_6_o_valid;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [2:0]\out_reg[2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]D;
  output [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  output \valid_buf_reg[5]_0 ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  output [22:0]RU_7_out_data_d;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  output [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__5;
  input [2:0]i___1_carry_i_7__5_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_1 ;
  input RU_6_o_valid;
  input \valid_buf_reg[5]_1 ;
  input [22:0]Q;
  input [22:0]RU_6_out_data_d;
  input [0:0]B;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0_5;

  wire [3:0]A;
  wire [0:0]B;
  wire BU_6_o_valid;
  wire [0:0]CO;
  wire [22:0]D;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire [1:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [0:0]O;
  wire [22:0]Q;
  wire RU_6_o_valid;
  wire [22:0]RU_6_out_data_d;
  wire [22:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [0:0]a_mul_b0_5;
  wire [22:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__5;
  wire [2:0]i___1_carry_i_7__5_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_0;
  wire mm_n_124;
  wire mm_n_126;
  wire mm_n_128;
  wire mm_n_129;
  wire mm_n_130;
  wire mm_n_132;
  wire mm_n_133;
  wire mm_n_134;
  wire mm_n_135;
  wire mm_n_136;
  wire mm_n_137;
  wire mm_n_138;
  wire mm_n_139;
  wire mm_n_140;
  wire mm_n_141;
  wire mm_n_142;
  wire mm_n_143;
  wire mm_n_144;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire [22:3]out;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [2:0]\out_reg[2] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  wire [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_1 ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19] ;
  wire [19:1]sub_out;
  wire switch;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire \valid_buf_reg[5]_1 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_6/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add_7 ma
       (.B(B),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({out,\out_reg[2] }),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][12] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\shift_registers_u[0].shift_reg_u_reg[0][16] ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\shift_registers_u[0].shift_reg_u_reg[0][20] ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] ({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\shift_registers_u[0].shift_reg_u_reg[0][8] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}));
  mod_mul_8 mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .CO(CO),
        .D(D),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_24,mm_n_25,mm_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_77,mm_n_78,mm_n_79,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_124,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [1],mm_n_126,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 [0]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_128,mm_n_129,mm_n_130,\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 }),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_144),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_0),
        .O({mm_n_97,mm_n_98,mm_n_99,O}),
        .Q({Q[22],Q[14:2]}),
        .RU_6_out_data_d({RU_6_out_data_d[22],RU_6_out_data_d[14:2]}),
        .RU_7_out_data_d(RU_7_out_data_d),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0_0(a_mul_b0_5),
        .a_plus_b_minus_q({a_plus_b_minus_q[22:21],a_plus_b_minus_q[19],a_plus_b_minus_q[17],a_plus_b_minus_q[15:13],a_plus_b_minus_q[11:1]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .out1_carry_5(out1_carry_5),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] ({out,\out_reg[2] }),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (mm_n_132),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][0] (\shift_registers_d[0].shift_reg_d_reg[0][0] ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0][22] ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 (\shift_registers_u[1].shift_reg_u_reg[1][19] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\shift_registers_u[0].shift_reg_u_reg[0][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] ({ma_n_43,ma_n_44,ma_n_45}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 (\shift_registers_u[0].shift_reg_u_reg[0][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\shift_registers_u[0].shift_reg_u_reg[0][4] (\shift_registers_u[0].shift_reg_u_reg[0][4] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][4]_0 (\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\shift_registers_u[1].shift_reg_u_reg[1][10] ({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .\shift_registers_u[1].shift_reg_u_reg[1][14] ({mm_n_133,mm_n_134,mm_n_135}),
        .\shift_registers_u[1].shift_reg_u_reg[1][2] (mm_n_35),
        .\shift_registers_u[1].shift_reg_u_reg[1][6] ({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .sub_out(sub_out),
        .switch(switch));
  mod_sub_9 ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B),
        .CO(CO),
        .DI(DI),
        .RU_6_out_data_d(RU_6_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_35,a_mul_b0}),
        .a_mul_b0_0({mm_n_144,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .a_mul_b0_2({mm_n_140,mm_n_141,mm_n_142,mm_n_143}),
        .a_mul_b0_3({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .a_mul_b0_4({mm_n_136,mm_n_137,mm_n_138,mm_n_139}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_24,mm_n_25,mm_n_26}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_133,mm_n_134,mm_n_135}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .i___1_carry_i_7__5({mm_n_0,i___1_carry_i_7__5}),
        .i___1_carry_i_7__5_0({mm_n_132,i___1_carry_i_7__5_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 (\shift_registers_d[0].shift_reg_d_reg[0][22]_1 ),
        .\shift_registers_u[1].shift_reg_u_reg[1][19] (\shift_registers_u[1].shift_reg_u_reg[1][19] ),
        .sub_out(sub_out));
  LUT2 #(
    .INIT(4'h6)) 
    switch_i_1__5
       (.I0(BU_6_o_valid),
        .I1(switch),
        .O(\valid_buf_reg[5]_0 ));
  (* srl_bus_name = "\\BU_6/valid_buf_reg " *) 
  (* srl_name = "\\BU_6/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_6_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(BU_6_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_1 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_6
   (CO,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    o_valid_OBUF,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ,
    \out_reg[2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    NTT_out_d_OBUF,
    NTT_out_u_OBUF,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    DI,
    S,
    out1_carry__1,
    out1_carry__1_0,
    i___1_carry_i_7__6,
    i___1_carry_i_7__6_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    RU_7_o_valid,
    \valid_buf_reg[5]_0 ,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    RU_7_out_data_d,
    B,
    \_inferred__1/i___1_carry__2 );
  output [0:0]CO;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  output o_valid_OBUF;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  output [2:0]\out_reg[2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [22:0]NTT_out_d_OBUF;
  output [22:0]NTT_out_u_OBUF;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [3:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1;
  input [3:0]out1_carry__1_0;
  input [2:0]i___1_carry_i_7__6;
  input [2:0]i___1_carry_i_7__6_0;
  input [1:0]a_mul_b0;
  input [2:0]a_mul_b0_0;
  input [0:0]a_mul_b0_1;
  input [0:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [1:0]a_mul_b0_5;
  input [2:0]a_mul_b0_6;
  input RU_7_o_valid;
  input \valid_buf_reg[5]_0 ;
  input [22:0]Q;
  input \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  input [22:0]RU_7_out_data_d;
  input [0:0]B;
  input \_inferred__1/i___1_carry__2 ;

  wire [3:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [22:3]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire DELAY_CHAIN_a_gate__0_n_0;
  wire DELAY_CHAIN_a_gate__10_n_0;
  wire DELAY_CHAIN_a_gate__11_n_0;
  wire DELAY_CHAIN_a_gate__12_n_0;
  wire DELAY_CHAIN_a_gate__13_n_0;
  wire DELAY_CHAIN_a_gate__14_n_0;
  wire DELAY_CHAIN_a_gate__15_n_0;
  wire DELAY_CHAIN_a_gate__16_n_0;
  wire DELAY_CHAIN_a_gate__17_n_0;
  wire DELAY_CHAIN_a_gate__18_n_0;
  wire DELAY_CHAIN_a_gate__19_n_0;
  wire DELAY_CHAIN_a_gate__1_n_0;
  wire DELAY_CHAIN_a_gate__20_n_0;
  wire DELAY_CHAIN_a_gate__21_n_0;
  wire DELAY_CHAIN_a_gate__2_n_0;
  wire DELAY_CHAIN_a_gate__3_n_0;
  wire DELAY_CHAIN_a_gate__4_n_0;
  wire DELAY_CHAIN_a_gate__5_n_0;
  wire DELAY_CHAIN_a_gate__6_n_0;
  wire DELAY_CHAIN_a_gate__7_n_0;
  wire DELAY_CHAIN_a_gate__8_n_0;
  wire DELAY_CHAIN_a_gate__9_n_0;
  wire DELAY_CHAIN_a_gate_n_0;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ;
  wire \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire DELAY_CHAIN_b_gate__0_n_0;
  wire DELAY_CHAIN_b_gate__10_n_0;
  wire DELAY_CHAIN_b_gate__11_n_0;
  wire DELAY_CHAIN_b_gate__12_n_0;
  wire DELAY_CHAIN_b_gate__13_n_0;
  wire DELAY_CHAIN_b_gate__14_n_0;
  wire DELAY_CHAIN_b_gate__15_n_0;
  wire DELAY_CHAIN_b_gate__16_n_0;
  wire DELAY_CHAIN_b_gate__17_n_0;
  wire DELAY_CHAIN_b_gate__18_n_0;
  wire DELAY_CHAIN_b_gate__19_n_0;
  wire DELAY_CHAIN_b_gate__1_n_0;
  wire DELAY_CHAIN_b_gate__20_n_0;
  wire DELAY_CHAIN_b_gate__21_n_0;
  wire DELAY_CHAIN_b_gate__2_n_0;
  wire DELAY_CHAIN_b_gate__3_n_0;
  wire DELAY_CHAIN_b_gate__4_n_0;
  wire DELAY_CHAIN_b_gate__5_n_0;
  wire DELAY_CHAIN_b_gate__6_n_0;
  wire DELAY_CHAIN_b_gate__7_n_0;
  wire DELAY_CHAIN_b_gate__8_n_0;
  wire DELAY_CHAIN_b_gate__9_n_0;
  wire DELAY_CHAIN_b_gate_n_0;
  wire [3:0]DI;
  wire [22:0]NTT_out_d_OBUF;
  wire [22:0]NTT_out_u_OBUF;
  wire [22:0]Q;
  wire RU_7_o_valid;
  wire [22:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b0;
  wire [2:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [1:0]a_mul_b0_5;
  wire [2:0]a_mul_b0_6;
  wire [23:1]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [2:0]i___1_carry_i_7__6;
  wire [2:0]i___1_carry_i_7__6_0;
  wire ma_n_23;
  wire ma_n_24;
  wire ma_n_25;
  wire ma_n_26;
  wire ma_n_27;
  wire ma_n_28;
  wire ma_n_29;
  wire ma_n_30;
  wire ma_n_31;
  wire ma_n_32;
  wire ma_n_33;
  wire ma_n_34;
  wire ma_n_35;
  wire ma_n_36;
  wire ma_n_37;
  wire ma_n_38;
  wire ma_n_39;
  wire ma_n_40;
  wire ma_n_41;
  wire ma_n_42;
  wire ma_n_43;
  wire ma_n_44;
  wire ma_n_45;
  wire mm_n_0;
  wire mm_n_100;
  wire mm_n_147;
  wire mm_n_148;
  wire mm_n_149;
  wire mm_n_150;
  wire mm_n_151;
  wire mm_n_152;
  wire mm_n_153;
  wire mm_n_154;
  wire mm_n_155;
  wire mm_n_156;
  wire mm_n_157;
  wire mm_n_158;
  wire mm_n_159;
  wire mm_n_160;
  wire mm_n_161;
  wire mm_n_162;
  wire mm_n_163;
  wire mm_n_164;
  wire mm_n_165;
  wire mm_n_166;
  wire mm_n_167;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_80;
  wire mm_n_81;
  wire mm_n_82;
  wire mm_n_83;
  wire mm_n_84;
  wire mm_n_85;
  wire mm_n_86;
  wire mm_n_87;
  wire mm_n_88;
  wire mm_n_89;
  wire mm_n_90;
  wire mm_n_91;
  wire mm_n_92;
  wire mm_n_93;
  wire mm_n_94;
  wire mm_n_95;
  wire mm_n_96;
  wire mm_n_97;
  wire mm_n_98;
  wire mm_n_99;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire ms_n_33;
  wire ms_n_34;
  wire ms_n_35;
  wire ms_n_36;
  wire ms_n_37;
  wire ms_n_38;
  wire ms_n_39;
  wire ms_n_40;
  wire ms_n_41;
  wire ms_n_42;
  wire o_valid_OBUF;
  wire [22:3]out;
  wire [3:0]out1_carry__1;
  wire [3:0]out1_carry__1_0;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [2:0]\out_reg[2] ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [19:1]sub_out;
  wire \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ;
  wire \valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ;
  wire \valid_buf_reg[5]_0 ;
  wire valid_buf_reg_gate_n_0;

  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[0]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[10]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[11]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[12]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[13]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[14]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[15]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[16]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[17]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[18]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[19]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[1]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[20]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[21]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[22]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[2]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[3]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[4]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[5]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[6]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[7]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[8]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(Q[9]),
        .Q(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_a[3].shift_reg_a_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__21_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__11_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__10_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__9_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__8_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__7_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__6_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__5_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__4_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__3_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__2_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__20_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__1_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__0_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__19_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__18_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__17_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__16_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__15_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__14_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__13_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_a_gate__12_n_0),
        .Q(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__0
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__1
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__10
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__11
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__12
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__13
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__14
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__15
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__16
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__17
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__18
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__19
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__2
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__20
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__21
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__3
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__4
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__5
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__6
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__7
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__8
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_a_gate__9
       (.I0(\DELAY_CHAIN_a[4].shift_reg_a_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_a_gate__9_n_0));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[0]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[10]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[11]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[12]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[13]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[14]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[15]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[16]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[17]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[18]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[19]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[1]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[20]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[21]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[22]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[2]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[3]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[4]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[5]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[6]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[7]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[8]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ));
  (* srl_bus_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3] " *) 
  (* srl_name = "\\BU_7/DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_out_data_d[9]),
        .Q(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__21_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__11_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__10_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__9_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__8_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__7_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__6_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__5_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__4_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__3_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__2_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__20_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__1_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__0_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__19_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__18_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__17_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__16_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__15_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__14_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__13_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DELAY_CHAIN_b_gate__12_n_0),
        .Q(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][22]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(DELAY_CHAIN_b_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__0
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][21]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__1
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][20]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__10
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][11]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__11
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][10]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__12
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][9]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__13
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][8]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__14
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][7]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__15
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][6]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__16
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][5]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__17
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__18
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][3]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__19
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][2]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__2
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][19]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__20
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][1]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__21
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][0]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__3
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][18]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__4
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][17]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__5
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][16]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__6
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][15]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__7
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][14]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__8
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][13]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DELAY_CHAIN_b_gate__9
       (.I0(\DELAY_CHAIN_b[4].shift_reg_b_reg[4][12]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ),
        .O(DELAY_CHAIN_b_gate__9_n_0));
  mod_add ma
       (.B(B),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({ma_n_43,ma_n_44,ma_n_45}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:4]),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 (\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 }),
        .\NTT_out_u_OBUF[13]_inst_i_1 ({mm_n_77,mm_n_78,mm_n_79,mm_n_80}),
        .\NTT_out_u_OBUF[17]_inst_i_1 ({mm_n_151,mm_n_152,mm_n_153,mm_n_154}),
        .\NTT_out_u_OBUF[21]_inst_i_1 ({mm_n_147,mm_n_148,mm_n_149,mm_n_150}),
        .\NTT_out_u_OBUF[5]_inst_i_1 ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\NTT_out_u_OBUF[5]_inst_i_1_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\NTT_out_u_OBUF[9]_inst_i_1 ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\NTT_out_u_OBUF[9]_inst_i_1_0 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .O({mm_n_97,mm_n_98,mm_n_99,mm_n_100}),
        .Q({out,\out_reg[2] }),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .a_plus_b_minus_q(a_plus_b_minus_q));
  mod_mul mm
       (.A({A[3:1],ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42,A[0]}),
        .B(B),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ({mm_n_81,mm_n_82,mm_n_83,mm_n_84}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ({mm_n_85,mm_n_86,mm_n_87,mm_n_88}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ({mm_n_159,mm_n_160,mm_n_161,mm_n_162}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ({mm_n_24,mm_n_25,mm_n_26}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ({mm_n_77,mm_n_78,mm_n_79,mm_n_80}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ({mm_n_151,mm_n_152,mm_n_153,mm_n_154}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ({mm_n_147,mm_n_148,mm_n_149,mm_n_150}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (mm_n_167),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ({mm_n_89,mm_n_90,mm_n_91,mm_n_92}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ({mm_n_163,mm_n_164,mm_n_165,mm_n_166}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(mm_n_0),
        .\NTT_out_d[22] (\shift_registers_u[0].shift_reg_u_reg[0][19] ),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .NTT_out_u_OBUF(NTT_out_u_OBUF),
        .O({mm_n_97,mm_n_98,mm_n_99,mm_n_100}),
        .Q({Q[22],Q[14:2]}),
        .RU_7_out_data_d({RU_7_out_data_d[22],RU_7_out_data_d[14:2]}),
        .S({mm_n_93,mm_n_94,mm_n_95,mm_n_96}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry({ma_n_23,ma_n_24,ma_n_25,ma_n_26}),
        .a_plus_b_minus_q_carry_0({ma_n_27,ma_n_28,ma_n_29,ma_n_30}),
        .a_plus_b_minus_q_carry__0({ma_n_31,ma_n_32,ma_n_33,ma_n_34}),
        .a_plus_b_minus_q_carry__1({ma_n_35,ma_n_36,ma_n_37,ma_n_38}),
        .a_plus_b_minus_q_carry__2({ma_n_39,ma_n_40,ma_n_41,ma_n_42}),
        .a_plus_b_minus_q_carry__3({ma_n_43,ma_n_44,ma_n_45}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry_i_7__6(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 ),
        .\out_reg[11] (\out_reg[11] ),
        .\out_reg[11]_0 (\out_reg[11]_0 ),
        .\out_reg[12] (\out_reg[12] ),
        .\out_reg[13] (\out_reg[13] ),
        .\out_reg[13]_0 (\out_reg[13]_0 ),
        .\out_reg[15] (\out_reg[15] ),
        .\out_reg[15]_0 (\out_reg[15]_0 ),
        .\out_reg[15]_1 (\out_reg[15]_1 ),
        .\out_reg[15]_2 (\out_reg[15]_2 ),
        .\out_reg[17] (\out_reg[17] ),
        .\out_reg[17]_0 (\out_reg[17]_0 ),
        .\out_reg[17]_1 (\out_reg[17]_1 ),
        .\out_reg[17]_2 (\out_reg[17]_2 ),
        .\out_reg[19] (\out_reg[19] ),
        .\out_reg[19]_0 (\out_reg[19]_0 ),
        .\out_reg[19]_1 (\out_reg[19]_1 ),
        .\out_reg[19]_2 (\out_reg[19]_2 ),
        .\out_reg[1] (\out_reg[1] ),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[21] (\out_reg[21] ),
        .\out_reg[21]_0 (\out_reg[21]_0 ),
        .\out_reg[21]_1 (\out_reg[21]_1 ),
        .\out_reg[22] ({out,\out_reg[2] }),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (mm_n_155),
        .\out_reg[3] (\out_reg[3] ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[5] (\out_reg[5] ),
        .\out_reg[5]_0 (\out_reg[5]_0 ),
        .\out_reg[7] (\out_reg[7] ),
        .\out_reg[7]_0 (\out_reg[7]_0 ),
        .\out_reg[9] (\out_reg[9] ),
        .\out_reg[9]_0 (\out_reg[9]_0 ),
        .p_0_in0_out(p_0_in0_out),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_u[0].shift_reg_u_reg[0][10] ({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .\shift_registers_u[0].shift_reg_u_reg[0][14] ({mm_n_156,mm_n_157,mm_n_158}),
        .\shift_registers_u[0].shift_reg_u_reg[0][2] (mm_n_35),
        .\shift_registers_u[0].shift_reg_u_reg[0][6] ({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .sub_out(sub_out));
  mod_sub ms
       (.A({ms_n_24,ms_n_25,ms_n_26,ms_n_27,ms_n_28,ms_n_29,ms_n_30,ms_n_31,ms_n_32,ms_n_33,ms_n_34,ms_n_35,ms_n_36,ms_n_37,ms_n_38,ms_n_39,ms_n_40,ms_n_41,ms_n_42}),
        .B(B),
        .CO(CO),
        .DI(DI),
        .RU_7_out_data_d(RU_7_out_data_d[19:1]),
        .S(S),
        .a_mul_b0({mm_n_35,a_mul_b0}),
        .a_mul_b0_0({mm_n_167,a_mul_b0_0}),
        .a_mul_b0_1({mm_n_31,mm_n_32,mm_n_33,mm_n_34}),
        .a_mul_b0_10(a_mul_b0_6),
        .a_mul_b0_2({mm_n_163,mm_n_164,mm_n_165,mm_n_166}),
        .a_mul_b0_3({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .a_mul_b0_4({mm_n_159,mm_n_160,mm_n_161,mm_n_162}),
        .a_mul_b0_5({a_mul_b0_1,mm_n_24,mm_n_25,mm_n_26}),
        .a_mul_b0_6({a_mul_b0_2,mm_n_156,mm_n_157,mm_n_158}),
        .a_mul_b0_7(a_mul_b0_3),
        .a_mul_b0_8(a_mul_b0_4),
        .a_mul_b0_9(a_mul_b0_5),
        .i___1_carry_i_7__6({mm_n_0,i___1_carry_i_7__6}),
        .i___1_carry_i_7__6_0({mm_n_155,i___1_carry_i_7__6_0}),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_1(out1_carry__1_0),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] (\shift_registers_u[0].shift_reg_u_reg[0][19] ),
        .sub_out(sub_out));
  (* srl_bus_name = "\\BU_7/valid_buf_reg " *) 
  (* srl_name = "\\BU_7/valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(RU_7_o_valid),
        .Q(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[4]_RU_1_valid_buf__r_3 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_reg[3]_srl4___RU_1_valid_buf__r_2_n_0 ),
        .Q(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf_reg_gate_n_0),
        .Q(o_valid_OBUF),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf_reg_gate
       (.I0(\valid_buf_reg[4]_RU_1_valid_buf__r_3_n_0 ),
        .I1(\valid_buf_reg[5]_0 ),
        .O(valid_buf_reg_gate_n_0));
endmodule

module CONTR
   (zeta_addr,
    B,
    reset_IBUF,
    \zeta_addr_reg[0]_0 ,
    clk_IBUF_BUFG,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2);
  output zeta_addr;
  output [14:0]B;
  input reset_IBUF;
  input \zeta_addr_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input [0:0]a_mul_b0;
  input [0:0]a_mul_b0_0;
  input [1:0]a_mul_b0_1;
  input [1:0]a_mul_b0_2;

  wire [14:0]B;
  wire [0:0]a_mul_b0;
  wire [0:0]a_mul_b0_0;
  wire [1:0]a_mul_b0_1;
  wire [1:0]a_mul_b0_2;
  wire a_mul_b0_i_28__5_n_0;
  wire a_mul_b0_i_2__0_n_0;
  wire a_mul_b0_i_2__0_n_1;
  wire a_mul_b0_i_2__0_n_2;
  wire a_mul_b0_i_2__0_n_3;
  wire a_mul_b0_i_33__0_n_0;
  wire a_mul_b0_i_34__4_n_0;
  wire a_mul_b0_i_35_n_0;
  wire a_mul_b0_i_3__0_n_0;
  wire a_mul_b0_i_3__0_n_1;
  wire a_mul_b0_i_3__0_n_2;
  wire a_mul_b0_i_3__0_n_3;
  wire a_mul_b0_i_4__0_n_0;
  wire a_mul_b0_i_4__0_n_1;
  wire a_mul_b0_i_4__0_n_2;
  wire a_mul_b0_i_4__0_n_3;
  wire clk_IBUF_BUFG;
  wire reset_IBUF;
  wire zeta_addr;
  wire \zeta_addr_reg[0]_0 ;
  wire [3:1]NLW_a_mul_b0_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_a_mul_b0_i_1__0_O_UNCONNECTED;

  CARRY4 a_mul_b0_i_1__0
       (.CI(a_mul_b0_i_2__0_n_0),
        .CO({NLW_a_mul_b0_i_1__0_CO_UNCONNECTED[3:1],B[14]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_mul_b0_i_1__0_O_UNCONNECTED[3:2],B[13:12]}),
        .S({1'b0,1'b0,1'b1,a_mul_b0_i_28__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_28__5
       (.I0(a_mul_b0),
        .I1(zeta_addr),
        .O(a_mul_b0_i_28__5_n_0));
  CARRY4 a_mul_b0_i_2__0
       (.CI(a_mul_b0_i_3__0_n_0),
        .CO({a_mul_b0_i_2__0_n_0,a_mul_b0_i_2__0_n_1,a_mul_b0_i_2__0_n_2,a_mul_b0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[11:8]),
        .S({a_mul_b0,a_mul_b0_2[1],a_mul_b0,a_mul_b0_2[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_33__0
       (.I0(zeta_addr),
        .I1(a_mul_b0),
        .O(a_mul_b0_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_34__4
       (.I0(a_mul_b0),
        .I1(zeta_addr),
        .O(a_mul_b0_i_34__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_35
       (.I0(zeta_addr),
        .O(a_mul_b0_i_35_n_0));
  CARRY4 a_mul_b0_i_3__0
       (.CI(a_mul_b0_i_4__0_n_0),
        .CO({a_mul_b0_i_3__0_n_0,a_mul_b0_i_3__0_n_1,a_mul_b0_i_3__0_n_2,a_mul_b0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[7:4]),
        .S({a_mul_b0,a_mul_b0_1,a_mul_b0}));
  CARRY4 a_mul_b0_i_4__0
       (.CI(1'b0),
        .CO({a_mul_b0_i_4__0_n_0,a_mul_b0_i_4__0_n_1,a_mul_b0_i_4__0_n_2,a_mul_b0_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0,1'b0}),
        .O(B[3:0]),
        .S({a_mul_b0_i_33__0_n_0,a_mul_b0_i_34__4_n_0,a_mul_b0_i_35_n_0,a_mul_b0_0}));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr_reg[0]_0 ),
        .Q(zeta_addr),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized0
   (p_0_in0_out,
    B,
    DI,
    RU_2_zeta_trig,
    RU_2_o_valid,
    reset_IBUF,
    clk_IBUF_BUFG);
  output [14:0]p_0_in0_out;
  output [0:0]B;
  input [1:0]DI;
  input RU_2_zeta_trig;
  input RU_2_o_valid;
  input reset_IBUF;
  input clk_IBUF_BUFG;

  wire [0:0]B;
  wire [1:0]DI;
  wire RU_2_o_valid;
  wire RU_2_zeta_trig;
  wire a_mul_b0_i_1__1_n_0;
  wire a_mul_b0_i_1__1_n_1;
  wire a_mul_b0_i_1__1_n_2;
  wire a_mul_b0_i_1__1_n_3;
  wire a_mul_b0_i_2__1_n_0;
  wire a_mul_b0_i_2__1_n_1;
  wire a_mul_b0_i_2__1_n_2;
  wire a_mul_b0_i_2__1_n_3;
  wire a_mul_b0_i_32__4_n_0;
  wire a_mul_b0_i_33_n_0;
  wire a_mul_b0_i_34_n_0;
  wire a_mul_b0_i_35__4_n_0;
  wire a_mul_b0_i_36__4_n_0;
  wire a_mul_b0_i_37__3_n_0;
  wire a_mul_b0_i_38_n_0;
  wire a_mul_b_reg_i_1_n_3;
  wire a_mul_b_reg_i_2_n_0;
  wire a_mul_b_reg_i_3__3_n_0;
  wire a_mul_b_reg_i_4__3_n_0;
  wire clk_IBUF_BUFG;
  wire [14:0]p_0_in0_out;
  wire reset_IBUF;
  wire \zeta_addr[0]_i_1_n_0 ;
  wire \zeta_addr[1]_i_1_n_0 ;
  wire \zeta_addr_reg_n_0_[0] ;
  wire \zeta_addr_reg_n_0_[1] ;
  wire [3:1]NLW_a_mul_b_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_a_mul_b_reg_i_1_O_UNCONNECTED;

  CARRY4 a_mul_b0_i_1__1
       (.CI(a_mul_b0_i_2__1_n_0),
        .CO({a_mul_b0_i_1__1_n_0,a_mul_b0_i_1__1_n_1,a_mul_b0_i_1__1_n_2,a_mul_b0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI[1],1'b0,DI[0]}),
        .O(p_0_in0_out[11:8]),
        .S({1'b1,a_mul_b0_i_32__4_n_0,1'b1,a_mul_b0_i_33_n_0}));
  CARRY4 a_mul_b0_i_2__1
       (.CI(1'b0),
        .CO({a_mul_b0_i_2__1_n_0,a_mul_b0_i_2__1_n_1,a_mul_b0_i_2__1_n_2,a_mul_b0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,a_mul_b0_i_34_n_0,a_mul_b0_i_35__4_n_0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({1'b1,a_mul_b0_i_36__4_n_0,a_mul_b0_i_37__3_n_0,a_mul_b0_i_38_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b0_i_32__4
       (.I0(\zeta_addr_reg_n_0_[1] ),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .O(a_mul_b0_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_33
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .O(a_mul_b0_i_33_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    a_mul_b0_i_34
       (.I0(\zeta_addr_reg_n_0_[1] ),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .I2(DI[0]),
        .O(a_mul_b0_i_34_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    a_mul_b0_i_35__4
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .I2(\zeta_addr_reg_n_0_[1] ),
        .O(a_mul_b0_i_35__4_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    a_mul_b0_i_36__4
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .O(a_mul_b0_i_36__4_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    a_mul_b0_i_37__3
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .O(a_mul_b0_i_37__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    a_mul_b0_i_38
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .I2(\zeta_addr_reg_n_0_[0] ),
        .O(a_mul_b0_i_38_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    a_mul_b0_i_3__1
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .I2(\zeta_addr_reg_n_0_[0] ),
        .O(p_0_in0_out[3]));
  LUT3 #(
    .INIT(8'h65)) 
    a_mul_b0_i_4__6
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .I2(\zeta_addr_reg_n_0_[1] ),
        .O(B));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_5__1
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .O(p_0_in0_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    a_mul_b0_i_6__1
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .I2(\zeta_addr_reg_n_0_[0] ),
        .O(p_0_in0_out[1]));
  LUT3 #(
    .INIT(8'h69)) 
    a_mul_b0_i_7__1
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[0] ),
        .I2(\zeta_addr_reg_n_0_[1] ),
        .O(p_0_in0_out[0]));
  CARRY4 a_mul_b_reg_i_1
       (.CI(a_mul_b0_i_1__1_n_0),
        .CO({NLW_a_mul_b_reg_i_1_CO_UNCONNECTED[3],p_0_in0_out[14],NLW_a_mul_b_reg_i_1_CO_UNCONNECTED[1],a_mul_b_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_reg_i_2_n_0,a_mul_b_reg_i_3__3_n_0}),
        .O({NLW_a_mul_b_reg_i_1_O_UNCONNECTED[3:2],p_0_in0_out[13:12]}),
        .S({1'b0,1'b1,a_mul_b_reg_i_4__3_n_0,1'b0}));
  LUT3 #(
    .INIT(8'h9A)) 
    a_mul_b_reg_i_2
       (.I0(DI[0]),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .I2(\zeta_addr_reg_n_0_[0] ),
        .O(a_mul_b_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    a_mul_b_reg_i_3__3
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .I2(DI[0]),
        .O(a_mul_b_reg_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    a_mul_b_reg_i_4__3
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(\zeta_addr_reg_n_0_[1] ),
        .O(a_mul_b_reg_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zeta_addr[0]_i_1 
       (.I0(RU_2_zeta_trig),
        .I1(RU_2_o_valid),
        .I2(\zeta_addr_reg_n_0_[0] ),
        .O(\zeta_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zeta_addr[1]_i_1 
       (.I0(\zeta_addr_reg_n_0_[0] ),
        .I1(RU_2_o_valid),
        .I2(RU_2_zeta_trig),
        .I3(\zeta_addr_reg_n_0_[1] ),
        .O(\zeta_addr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr[0]_i_1_n_0 ),
        .Q(\zeta_addr_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr[1]_i_1_n_0 ),
        .Q(\zeta_addr_reg_n_0_[1] ),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized1
   (p_0_in0_out,
    DI,
    a_mul_b0,
    RU_3_o_valid,
    RU_3_zeta_trig,
    reset_IBUF,
    clk_IBUF_BUFG);
  output [22:0]p_0_in0_out;
  input [0:0]DI;
  input [0:0]a_mul_b0;
  input RU_3_o_valid;
  input RU_3_zeta_trig;
  input reset_IBUF;
  input clk_IBUF_BUFG;

  wire [0:0]DI;
  wire RU_3_o_valid;
  wire RU_3_zeta_trig;
  wire [0:0]a_mul_b0;
  wire a_mul_b0_i_1__2_n_0;
  wire a_mul_b0_i_1__2_n_1;
  wire a_mul_b0_i_1__2_n_2;
  wire a_mul_b0_i_1__2_n_3;
  wire a_mul_b0_i_29__1_n_0;
  wire a_mul_b0_i_2__2_n_0;
  wire a_mul_b0_i_2__2_n_1;
  wire a_mul_b0_i_2__2_n_2;
  wire a_mul_b0_i_2__2_n_3;
  wire a_mul_b0_i_30__1_n_0;
  wire a_mul_b0_i_31__1_n_0;
  wire a_mul_b0_i_32__0_n_0;
  wire a_mul_b0_i_33__4_n_0;
  wire a_mul_b0_i_34__3_n_0;
  wire a_mul_b0_i_35__3_n_0;
  wire a_mul_b0_i_36__3_n_0;
  wire a_mul_b0_i_37_n_0;
  wire a_mul_b0_i_38__0_n_0;
  wire a_mul_b0_i_3__2_n_0;
  wire a_mul_b0_i_3__2_n_1;
  wire a_mul_b0_i_3__2_n_2;
  wire a_mul_b0_i_3__2_n_3;
  wire a_mul_b0_i_40__2_n_0;
  wire a_mul_b0_i_41__2_n_0;
  wire a_mul_b0_i_42__2_n_0;
  wire a_mul_b0_i_43_n_0;
  wire a_mul_b0_i_44_n_0;
  wire a_mul_b0_i_45_n_0;
  wire a_mul_b0_i_46_n_0;
  wire a_mul_b0_i_47_n_0;
  wire a_mul_b0_i_48_n_0;
  wire a_mul_b0_i_49_n_0;
  wire a_mul_b0_i_4__1_n_0;
  wire a_mul_b0_i_4__1_n_1;
  wire a_mul_b0_i_4__1_n_2;
  wire a_mul_b0_i_4__1_n_3;
  wire a_mul_b0_i_50_n_0;
  wire a_mul_b0_i_51_n_0;
  wire a_mul_b0_i_52_n_0;
  wire a_mul_b0_i_53_n_0;
  wire a_mul_b0_i_54_n_0;
  wire a_mul_b0_i_55_n_0;
  wire a_mul_b0_i_5__2_n_0;
  wire a_mul_b0_i_5__2_n_1;
  wire a_mul_b0_i_5__2_n_2;
  wire a_mul_b0_i_5__2_n_3;
  wire a_mul_b_reg_i_1__0_n_2;
  wire a_mul_b_reg_i_1__0_n_3;
  wire a_mul_b_reg_i_2__0_n_0;
  wire a_mul_b_reg_i_3_n_0;
  wire a_mul_b_reg_i_4__2_n_0;
  wire a_mul_b_reg_i_5_n_0;
  wire a_mul_b_reg_i_6__2_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire \zeta_addr[0]_i_1_n_0 ;
  wire \zeta_addr[1]_i_1_n_0 ;
  wire \zeta_addr[2]_i_1_n_0 ;
  wire [0:0]zeta_addr_reg;
  wire [2:1]zeta_addr_reg__0;
  wire [3:2]NLW_a_mul_b_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_reg_i_1__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_1__2
       (.CI(a_mul_b0_i_2__2_n_0),
        .CO({a_mul_b0_i_1__2_n_0,a_mul_b0_i_1__2_n_1,a_mul_b0_i_1__2_n_2,a_mul_b0_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_29__1_n_0,a_mul_b0_i_30__1_n_0,a_mul_b0_i_31__1_n_0,a_mul_b0_i_32__0_n_0}),
        .O(p_0_in0_out[19:16]),
        .S({a_mul_b0_i_33__4_n_0,a_mul_b0_i_34__3_n_0,a_mul_b0_i_35__3_n_0,a_mul_b0_i_36__3_n_0}));
  LUT4 #(
    .INIT(16'h69A9)) 
    a_mul_b0_i_29__1
       (.I0(DI),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_29__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_2__2
       (.CI(a_mul_b0_i_3__2_n_0),
        .CO({a_mul_b0_i_2__2_n_0,a_mul_b0_i_2__2_n_1,a_mul_b0_i_2__2_n_2,a_mul_b0_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_37_n_0,a_mul_b0_i_38__0_n_0,a_mul_b0,1'b0}),
        .O(p_0_in0_out[15:12]),
        .S({a_mul_b0_i_40__2_n_0,a_mul_b0_i_41__2_n_0,a_mul_b0_i_42__2_n_0,a_mul_b0_i_43_n_0}));
  LUT3 #(
    .INIT(8'hA9)) 
    a_mul_b0_i_30__1
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h69AA)) 
    a_mul_b0_i_31__1
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h9A65)) 
    a_mul_b0_i_32__0
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_32__0_n_0));
  LUT3 #(
    .INIT(8'hE0)) 
    a_mul_b0_i_33__4
       (.I0(zeta_addr_reg__0[2]),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg),
        .O(a_mul_b0_i_33__4_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    a_mul_b0_i_34__3
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_34__3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    a_mul_b0_i_35__3
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_35__3_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    a_mul_b0_i_36__3
       (.I0(zeta_addr_reg__0[2]),
        .I1(zeta_addr_reg),
        .O(a_mul_b0_i_36__3_n_0));
  LUT4 #(
    .INIT(16'hA59A)) 
    a_mul_b0_i_37
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_37_n_0));
  LUT4 #(
    .INIT(16'h6959)) 
    a_mul_b0_i_38__0
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_38__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_3__2
       (.CI(a_mul_b0_i_4__1_n_0),
        .CO({a_mul_b0_i_3__2_n_0,a_mul_b0_i_3__2_n_1,a_mul_b0_i_3__2_n_2,a_mul_b0_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[11:8]),
        .S({a_mul_b0_i_44_n_0,a_mul_b0_i_45_n_0,a_mul_b0_i_46_n_0,a_mul_b0_i_47_n_0}));
  LUT3 #(
    .INIT(8'h92)) 
    a_mul_b0_i_40__2
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_40__2_n_0));
  LUT3 #(
    .INIT(8'h7E)) 
    a_mul_b0_i_41__2
       (.I0(zeta_addr_reg__0[1]),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg),
        .O(a_mul_b0_i_41__2_n_0));
  LUT3 #(
    .INIT(8'hC7)) 
    a_mul_b0_i_42__2
       (.I0(zeta_addr_reg__0[2]),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg),
        .O(a_mul_b0_i_42__2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    a_mul_b0_i_43
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_43_n_0));
  LUT4 #(
    .INIT(16'h559A)) 
    a_mul_b0_i_44
       (.I0(DI),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_44_n_0));
  LUT4 #(
    .INIT(16'h65A6)) 
    a_mul_b0_i_45
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_45_n_0));
  LUT4 #(
    .INIT(16'hA69A)) 
    a_mul_b0_i_46
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_46_n_0));
  LUT4 #(
    .INIT(16'h5559)) 
    a_mul_b0_i_47
       (.I0(DI),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg),
        .I3(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_47_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    a_mul_b0_i_48
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_49
       (.I0(DI),
        .I1(zeta_addr_reg),
        .O(a_mul_b0_i_49_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_4__1
       (.CI(a_mul_b0_i_5__2_n_0),
        .CO({a_mul_b0_i_4__1_n_0,a_mul_b0_i_4__1_n_1,a_mul_b0_i_4__1_n_2,a_mul_b0_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({a_mul_b0_i_48_n_0,a_mul_b0_i_49_n_0,a_mul_b0_i_50_n_0,a_mul_b0_i_51_n_0}));
  LUT4 #(
    .INIT(16'h9A99)) 
    a_mul_b0_i_50
       (.I0(DI),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_50_n_0));
  LUT4 #(
    .INIT(16'hA696)) 
    a_mul_b0_i_51
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg),
        .I3(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_51_n_0));
  LUT4 #(
    .INIT(16'h5AA9)) 
    a_mul_b0_i_52
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg__0[2]),
        .I3(zeta_addr_reg),
        .O(a_mul_b0_i_52_n_0));
  LUT4 #(
    .INIT(16'h9A99)) 
    a_mul_b0_i_53
       (.I0(DI),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg),
        .I3(zeta_addr_reg__0[1]),
        .O(a_mul_b0_i_53_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    a_mul_b0_i_54
       (.I0(zeta_addr_reg__0[2]),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg),
        .O(a_mul_b0_i_54_n_0));
  LUT4 #(
    .INIT(16'hA99A)) 
    a_mul_b0_i_55
       (.I0(DI),
        .I1(zeta_addr_reg__0[1]),
        .I2(zeta_addr_reg),
        .I3(zeta_addr_reg__0[2]),
        .O(a_mul_b0_i_55_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_5__2
       (.CI(1'b0),
        .CO({a_mul_b0_i_5__2_n_0,a_mul_b0_i_5__2_n_1,a_mul_b0_i_5__2_n_2,a_mul_b0_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(p_0_in0_out[3:0]),
        .S({a_mul_b0_i_52_n_0,a_mul_b0_i_53_n_0,a_mul_b0_i_54_n_0,a_mul_b0_i_55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_reg_i_1__0
       (.CI(a_mul_b0_i_1__2_n_0),
        .CO({NLW_a_mul_b_reg_i_1__0_CO_UNCONNECTED[3:2],a_mul_b_reg_i_1__0_n_2,a_mul_b_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_reg_i_2__0_n_0,a_mul_b_reg_i_3_n_0}),
        .O({NLW_a_mul_b_reg_i_1__0_O_UNCONNECTED[3],p_0_in0_out[22:20]}),
        .S({1'b0,a_mul_b_reg_i_4__2_n_0,a_mul_b_reg_i_5_n_0,a_mul_b_reg_i_6__2_n_0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    a_mul_b_reg_i_2__0
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .I3(DI),
        .O(a_mul_b_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h599A)) 
    a_mul_b_reg_i_3
       (.I0(DI),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[1]),
        .I3(zeta_addr_reg__0[2]),
        .O(a_mul_b_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    a_mul_b_reg_i_4__2
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg__0[1]),
        .O(a_mul_b_reg_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h5D)) 
    a_mul_b_reg_i_5
       (.I0(zeta_addr_reg__0[1]),
        .I1(zeta_addr_reg__0[2]),
        .I2(zeta_addr_reg),
        .O(a_mul_b_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h42)) 
    a_mul_b_reg_i_6__2
       (.I0(zeta_addr_reg__0[2]),
        .I1(zeta_addr_reg),
        .I2(zeta_addr_reg__0[1]),
        .O(a_mul_b_reg_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    \zeta_addr[0]_i_1 
       (.I0(RU_3_zeta_trig),
        .I1(RU_3_o_valid),
        .I2(zeta_addr_reg),
        .O(\zeta_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zeta_addr[1]_i_1 
       (.I0(zeta_addr_reg),
        .I1(RU_3_o_valid),
        .I2(RU_3_zeta_trig),
        .I3(zeta_addr_reg__0[1]),
        .O(\zeta_addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \zeta_addr[2]_i_1 
       (.I0(zeta_addr_reg),
        .I1(zeta_addr_reg__0[1]),
        .I2(RU_3_o_valid),
        .I3(RU_3_zeta_trig),
        .I4(zeta_addr_reg__0[2]),
        .O(\zeta_addr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr[0]_i_1_n_0 ),
        .Q(zeta_addr_reg),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr[1]_i_1_n_0 ),
        .Q(zeta_addr_reg__0[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_addr[2]_i_1_n_0 ),
        .Q(zeta_addr_reg__0[2]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized2
   (p_0_in0_out,
    DI,
    reset_IBUF,
    E,
    clk_IBUF_BUFG);
  output [22:0]p_0_in0_out;
  input [0:0]DI;
  input reset_IBUF;
  input [0:0]E;
  input clk_IBUF_BUFG;

  wire [0:0]DI;
  wire [0:0]E;
  wire a_mul_b0_i_1__3_n_0;
  wire a_mul_b0_i_1__3_n_1;
  wire a_mul_b0_i_1__3_n_2;
  wire a_mul_b0_i_1__3_n_3;
  wire a_mul_b0_i_29__2_n_0;
  wire a_mul_b0_i_2__3_n_0;
  wire a_mul_b0_i_2__3_n_1;
  wire a_mul_b0_i_2__3_n_2;
  wire a_mul_b0_i_2__3_n_3;
  wire a_mul_b0_i_30__2_n_0;
  wire a_mul_b0_i_31__2_n_0;
  wire a_mul_b0_i_32__1_n_0;
  wire a_mul_b0_i_33__3_n_0;
  wire a_mul_b0_i_34__2_n_0;
  wire a_mul_b0_i_35__2_n_0;
  wire a_mul_b0_i_36__2_n_0;
  wire a_mul_b0_i_37__0_n_0;
  wire a_mul_b0_i_38__1_n_0;
  wire a_mul_b0_i_39__0_n_0;
  wire a_mul_b0_i_3__3_n_0;
  wire a_mul_b0_i_3__3_n_1;
  wire a_mul_b0_i_3__3_n_2;
  wire a_mul_b0_i_3__3_n_3;
  wire a_mul_b0_i_40__1_n_0;
  wire a_mul_b0_i_41__1_n_0;
  wire a_mul_b0_i_42__1_n_0;
  wire a_mul_b0_i_43__0_n_0;
  wire a_mul_b0_i_44__0_n_0;
  wire a_mul_b0_i_45__0_n_0;
  wire a_mul_b0_i_46__0_n_0;
  wire a_mul_b0_i_47__0_n_0;
  wire a_mul_b0_i_48__0_n_0;
  wire a_mul_b0_i_49__0_n_0;
  wire a_mul_b0_i_4__2_n_0;
  wire a_mul_b0_i_4__2_n_1;
  wire a_mul_b0_i_4__2_n_2;
  wire a_mul_b0_i_4__2_n_3;
  wire a_mul_b0_i_50__0_n_0;
  wire a_mul_b0_i_51__0_n_0;
  wire a_mul_b0_i_52__0_n_0;
  wire a_mul_b0_i_53__0_n_0;
  wire a_mul_b0_i_54__0_n_0;
  wire a_mul_b0_i_55__0_n_0;
  wire a_mul_b0_i_5__3_n_0;
  wire a_mul_b0_i_5__3_n_1;
  wire a_mul_b0_i_5__3_n_2;
  wire a_mul_b0_i_5__3_n_3;
  wire a_mul_b_reg_i_1__1_n_2;
  wire a_mul_b_reg_i_1__1_n_3;
  wire a_mul_b_reg_i_2__1_n_0;
  wire a_mul_b_reg_i_3__0_n_0;
  wire a_mul_b_reg_i_4_n_0;
  wire a_mul_b_reg_i_5__0_n_0;
  wire a_mul_b_reg_i_6__1_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]p_0_in0_out;
  wire [3:1]p_0_in__0;
  wire reset_IBUF;
  wire \zeta_addr[0]_i_1__1_n_0 ;
  wire [3:0]zeta_addr_reg;
  wire [3:2]NLW_a_mul_b_reg_i_1__1_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_reg_i_1__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_1__3
       (.CI(a_mul_b0_i_2__3_n_0),
        .CO({a_mul_b0_i_1__3_n_0,a_mul_b0_i_1__3_n_1,a_mul_b0_i_1__3_n_2,a_mul_b0_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_29__2_n_0,a_mul_b0_i_30__2_n_0,a_mul_b0_i_31__2_n_0,a_mul_b0_i_32__1_n_0}),
        .O(p_0_in0_out[19:16]),
        .S({a_mul_b0_i_33__3_n_0,a_mul_b0_i_34__2_n_0,a_mul_b0_i_35__2_n_0,a_mul_b0_i_36__2_n_0}));
  LUT5 #(
    .INIT(32'h99A59AA9)) 
    a_mul_b0_i_29__2
       (.I0(DI),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[1]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_29__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_2__3
       (.CI(a_mul_b0_i_3__3_n_0),
        .CO({a_mul_b0_i_2__3_n_0,a_mul_b0_i_2__3_n_1,a_mul_b0_i_2__3_n_2,a_mul_b0_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_37__0_n_0,a_mul_b0_i_38__1_n_0,a_mul_b0_i_39__0_n_0,1'b0}),
        .O(p_0_in0_out[15:12]),
        .S({a_mul_b0_i_40__1_n_0,a_mul_b0_i_41__1_n_0,a_mul_b0_i_42__1_n_0,a_mul_b0_i_43__0_n_0}));
  LUT5 #(
    .INIT(32'h5965596A)) 
    a_mul_b0_i_30__2
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_30__2_n_0));
  LUT5 #(
    .INIT(32'h9AA65A9A)) 
    a_mul_b0_i_31__2
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_31__2_n_0));
  LUT5 #(
    .INIT(32'h6A69A99A)) 
    a_mul_b0_i_32__1
       (.I0(DI),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h8105)) 
    a_mul_b0_i_33__3
       (.I0(zeta_addr_reg[1]),
        .I1(zeta_addr_reg[3]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[0]),
        .O(a_mul_b0_i_33__3_n_0));
  LUT4 #(
    .INIT(16'h32D6)) 
    a_mul_b0_i_34__2
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .O(a_mul_b0_i_34__2_n_0));
  LUT4 #(
    .INIT(16'h4011)) 
    a_mul_b0_i_35__2
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .O(a_mul_b0_i_35__2_n_0));
  LUT4 #(
    .INIT(16'h343D)) 
    a_mul_b0_i_36__2
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[1]),
        .O(a_mul_b0_i_36__2_n_0));
  LUT5 #(
    .INIT(32'h66665659)) 
    a_mul_b0_i_37__0
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_37__0_n_0));
  LUT5 #(
    .INIT(32'h96966A95)) 
    a_mul_b0_i_38__1
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_38__1_n_0));
  LUT5 #(
    .INIT(32'h4BB1B44E)) 
    a_mul_b0_i_39__0
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .I4(DI),
        .O(a_mul_b0_i_39__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_3__3
       (.CI(a_mul_b0_i_4__2_n_0),
        .CO({a_mul_b0_i_3__3_n_0,a_mul_b0_i_3__3_n_1,a_mul_b0_i_3__3_n_2,a_mul_b0_i_3__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[11:8]),
        .S({a_mul_b0_i_44__0_n_0,a_mul_b0_i_45__0_n_0,a_mul_b0_i_46__0_n_0,a_mul_b0_i_47__0_n_0}));
  LUT4 #(
    .INIT(16'hAB0C)) 
    a_mul_b0_i_40__1
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .O(a_mul_b0_i_40__1_n_0));
  LUT4 #(
    .INIT(16'h4A1F)) 
    a_mul_b0_i_41__1
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[1]),
        .O(a_mul_b0_i_41__1_n_0));
  LUT4 #(
    .INIT(16'h4BB1)) 
    a_mul_b0_i_42__1
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .O(a_mul_b0_i_42__1_n_0));
  LUT5 #(
    .INIT(32'h65A56569)) 
    a_mul_b0_i_43__0
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_43__0_n_0));
  LUT5 #(
    .INIT(32'h666569AA)) 
    a_mul_b0_i_44__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_44__0_n_0));
  LUT5 #(
    .INIT(32'hA6A96AAA)) 
    a_mul_b0_i_45__0
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_45__0_n_0));
  LUT5 #(
    .INIT(32'h96A99A59)) 
    a_mul_b0_i_46__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_46__0_n_0));
  LUT5 #(
    .INIT(32'hA5596A9A)) 
    a_mul_b0_i_47__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_47__0_n_0));
  LUT5 #(
    .INIT(32'h56565955)) 
    a_mul_b0_i_48__0
       (.I0(DI),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_48__0_n_0));
  LUT5 #(
    .INIT(32'h6A9A569A)) 
    a_mul_b0_i_49__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[2]),
        .O(a_mul_b0_i_49__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_4__2
       (.CI(a_mul_b0_i_5__3_n_0),
        .CO({a_mul_b0_i_4__2_n_0,a_mul_b0_i_4__2_n_1,a_mul_b0_i_4__2_n_2,a_mul_b0_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({a_mul_b0_i_48__0_n_0,a_mul_b0_i_49__0_n_0,a_mul_b0_i_50__0_n_0,a_mul_b0_i_51__0_n_0}));
  LUT5 #(
    .INIT(32'h995A959A)) 
    a_mul_b0_i_50__0
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_50__0_n_0));
  LUT5 #(
    .INIT(32'h55959A95)) 
    a_mul_b0_i_51__0
       (.I0(DI),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_51__0_n_0));
  LUT5 #(
    .INIT(32'hA9599A6A)) 
    a_mul_b0_i_52__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_52__0_n_0));
  LUT5 #(
    .INIT(32'h55559A55)) 
    a_mul_b0_i_53__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[1]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_53__0_n_0));
  LUT4 #(
    .INIT(16'h3F98)) 
    a_mul_b0_i_54__0
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[1]),
        .O(a_mul_b0_i_54__0_n_0));
  LUT5 #(
    .INIT(32'h559569AA)) 
    a_mul_b0_i_55__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b0_i_55__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_5__3
       (.CI(1'b0),
        .CO({a_mul_b0_i_5__3_n_0,a_mul_b0_i_5__3_n_1,a_mul_b0_i_5__3_n_2,a_mul_b0_i_5__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(p_0_in0_out[3:0]),
        .S({a_mul_b0_i_52__0_n_0,a_mul_b0_i_53__0_n_0,a_mul_b0_i_54__0_n_0,a_mul_b0_i_55__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_reg_i_1__1
       (.CI(a_mul_b0_i_1__3_n_0),
        .CO({NLW_a_mul_b_reg_i_1__1_CO_UNCONNECTED[3:2],a_mul_b_reg_i_1__1_n_2,a_mul_b_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_reg_i_2__1_n_0,a_mul_b_reg_i_3__0_n_0}),
        .O({NLW_a_mul_b_reg_i_1__1_O_UNCONNECTED[3],p_0_in0_out[22:20]}),
        .S({1'b0,a_mul_b_reg_i_4_n_0,a_mul_b_reg_i_5__0_n_0,a_mul_b_reg_i_6__1_n_0}));
  LUT5 #(
    .INIT(32'hA966A6AA)) 
    a_mul_b_reg_i_2__1
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[2]),
        .I4(zeta_addr_reg[3]),
        .O(a_mul_b_reg_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h9A596559)) 
    a_mul_b_reg_i_3__0
       (.I0(DI),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[1]),
        .O(a_mul_b_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h5C68)) 
    a_mul_b_reg_i_4
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[1]),
        .O(a_mul_b_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h455D)) 
    a_mul_b_reg_i_5__0
       (.I0(zeta_addr_reg[1]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[0]),
        .I3(zeta_addr_reg[3]),
        .O(a_mul_b_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9720)) 
    a_mul_b_reg_i_6__1
       (.I0(zeta_addr_reg[3]),
        .I1(zeta_addr_reg[2]),
        .I2(zeta_addr_reg[1]),
        .I3(zeta_addr_reg[0]),
        .O(a_mul_b_reg_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_addr[0]_i_1__1 
       (.I0(zeta_addr_reg[0]),
        .O(\zeta_addr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zeta_addr[1]_i_1 
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zeta_addr[2]_i_1 
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \zeta_addr[3]_i_2 
       (.I0(zeta_addr_reg[1]),
        .I1(zeta_addr_reg[0]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\zeta_addr[0]_i_1__1_n_0 ),
        .Q(zeta_addr_reg[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(zeta_addr_reg[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(zeta_addr_reg[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(zeta_addr_reg[3]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized3
   (p_0_in0_out,
    reset_IBUF,
    \zeta_addr_reg[4]_0 ,
    clk_IBUF_BUFG,
    DI);
  output [22:0]p_0_in0_out;
  input reset_IBUF;
  input \zeta_addr_reg[4]_0 ;
  input clk_IBUF_BUFG;
  input [0:0]DI;

  wire [0:0]DI;
  wire a_mul_b0_i_1__4_n_0;
  wire a_mul_b0_i_1__4_n_1;
  wire a_mul_b0_i_1__4_n_2;
  wire a_mul_b0_i_1__4_n_3;
  wire a_mul_b0_i_2__4_n_0;
  wire a_mul_b0_i_2__4_n_1;
  wire a_mul_b0_i_2__4_n_2;
  wire a_mul_b0_i_2__4_n_3;
  wire a_mul_b0_i_3__4_n_0;
  wire a_mul_b0_i_3__4_n_1;
  wire a_mul_b0_i_3__4_n_2;
  wire a_mul_b0_i_3__4_n_3;
  wire a_mul_b0_i_4__3_n_0;
  wire a_mul_b0_i_4__3_n_1;
  wire a_mul_b0_i_4__3_n_2;
  wire a_mul_b0_i_4__3_n_3;
  wire a_mul_b0_i_5__4_n_0;
  wire a_mul_b0_i_5__4_n_1;
  wire a_mul_b0_i_5__4_n_2;
  wire a_mul_b0_i_5__4_n_3;
  wire a_mul_b_reg_i_1__2_n_2;
  wire a_mul_b_reg_i_1__2_n_3;
  wire clk_IBUF_BUFG;
  wire g0_b0_n_0;
  wire g0_b10_n_0;
  wire g0_b11_n_0;
  wire g0_b12_n_0;
  wire g0_b13__2_n_0;
  wire g0_b13__3_n_0;
  wire g0_b13__4_n_0;
  wire g0_b13_n_0;
  wire g0_b14__2_n_0;
  wire g0_b14_n_0;
  wire g0_b15__2_n_0;
  wire g0_b15_n_0;
  wire g0_b16__2_n_0;
  wire g0_b16_n_0;
  wire g0_b17__2_n_0;
  wire g0_b17_n_0;
  wire g0_b18__2_n_0;
  wire g0_b18_n_0;
  wire g0_b19__2_n_0;
  wire g0_b19_n_0;
  wire g0_b1_n_0;
  wire g0_b20__2_n_0;
  wire g0_b20_n_0;
  wire g0_b21_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire \zeta_addr[0]_i_3_n_0 ;
  wire [4:0]zeta_addr_reg;
  wire \zeta_addr_reg[0]_i_2_n_0 ;
  wire \zeta_addr_reg[0]_i_2_n_1 ;
  wire \zeta_addr_reg[0]_i_2_n_2 ;
  wire \zeta_addr_reg[0]_i_2_n_3 ;
  wire \zeta_addr_reg[0]_i_2_n_4 ;
  wire \zeta_addr_reg[0]_i_2_n_5 ;
  wire \zeta_addr_reg[0]_i_2_n_6 ;
  wire \zeta_addr_reg[0]_i_2_n_7 ;
  wire \zeta_addr_reg[4]_0 ;
  wire \zeta_addr_reg[4]_i_1_n_7 ;
  wire [3:2]NLW_a_mul_b_reg_i_1__2_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]\NLW_zeta_addr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_zeta_addr_reg[4]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_1__4
       (.CI(a_mul_b0_i_2__4_n_0),
        .CO({a_mul_b0_i_1__4_n_0,a_mul_b0_i_1__4_n_1,a_mul_b0_i_1__4_n_2,a_mul_b0_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({g0_b18_n_0,g0_b17_n_0,g0_b16_n_0,g0_b15_n_0}),
        .O(p_0_in0_out[19:16]),
        .S({g0_b18__2_n_0,g0_b17__2_n_0,g0_b16__2_n_0,g0_b15__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_2__4
       (.CI(a_mul_b0_i_3__4_n_0),
        .CO({a_mul_b0_i_2__4_n_0,a_mul_b0_i_2__4_n_1,a_mul_b0_i_2__4_n_2,a_mul_b0_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI({g0_b14_n_0,g0_b13__2_n_0,g0_b13__3_n_0,1'b0}),
        .O(p_0_in0_out[15:12]),
        .S({g0_b14__2_n_0,g0_b13__4_n_0,g0_b13_n_0,g0_b12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_3__4
       (.CI(a_mul_b0_i_4__3_n_0),
        .CO({a_mul_b0_i_3__4_n_0,a_mul_b0_i_3__4_n_1,a_mul_b0_i_3__4_n_2,a_mul_b0_i_3__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[11:8]),
        .S({g0_b11_n_0,g0_b10_n_0,g0_b9_n_0,g0_b8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_4__3
       (.CI(a_mul_b0_i_5__4_n_0),
        .CO({a_mul_b0_i_4__3_n_0,a_mul_b0_i_4__3_n_1,a_mul_b0_i_4__3_n_2,a_mul_b0_i_4__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({g0_b7_n_0,g0_b6_n_0,g0_b5_n_0,g0_b4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_5__4
       (.CI(1'b0),
        .CO({a_mul_b0_i_5__4_n_0,a_mul_b0_i_5__4_n_1,a_mul_b0_i_5__4_n_2,a_mul_b0_i_5__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(p_0_in0_out[3:0]),
        .S({g0_b3_n_0,g0_b2_n_0,g0_b1_n_0,g0_b0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_reg_i_1__2
       (.CI(a_mul_b0_i_1__4_n_0),
        .CO({NLW_a_mul_b_reg_i_1__2_CO_UNCONNECTED[3:2],a_mul_b_reg_i_1__2_n_2,a_mul_b_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,g0_b20_n_0,g0_b19_n_0}),
        .O({NLW_a_mul_b_reg_i_1__2_O_UNCONNECTED[3],p_0_in0_out[22:20]}),
        .S({1'b0,g0_b21_n_0,g0_b20__2_n_0,g0_b19__2_n_0}));
  LUT6 #(
    .INIT(64'hB6B0E523494F1ADC)) 
    g0_b0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b0_n_0));
  LUT5 #(
    .INIT(32'h733A80FF)) 
    g0_b1
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'hB19203B64E6DFC49)) 
    g0_b10
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b10_n_0));
  LUT6 #(
    .INIT(64'h123CC5EFEDC33A10)) 
    g0_b11
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b11_n_0));
  LUT6 #(
    .INIT(64'h7944A35886BB5CA7)) 
    g0_b12
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b12_n_0));
  LUT5 #(
    .INIT(32'h0744C699)) 
    g0_b13
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b13_n_0));
  LUT6 #(
    .INIT(64'hF8BB39660744C699)) 
    g0_b13__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b13__2_n_0));
  LUT6 #(
    .INIT(64'h0744C699F8BB3966)) 
    g0_b13__3
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b13__3_n_0));
  LUT5 #(
    .INIT(32'h5C85F173)) 
    g0_b13__4
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b13__4_n_0));
  LUT6 #(
    .INIT(64'h5BC137EAA43EC815)) 
    g0_b14
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b14_n_0));
  LUT5 #(
    .INIT(32'h4803832D)) 
    g0_b14__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b14__2_n_0));
  LUT6 #(
    .INIT(64'hEC3D4B3813C2B4C7)) 
    g0_b15
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b15_n_0));
  LUT5 #(
    .INIT(32'hA5E11BB4)) 
    g0_b15__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b15__2_n_0));
  LUT6 #(
    .INIT(64'hB623AF7349DC508C)) 
    g0_b16
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b16_n_0));
  LUT5 #(
    .INIT(32'hFF859472)) 
    g0_b16__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b16__2_n_0));
  LUT6 #(
    .INIT(64'hB659C4FE49A63B01)) 
    g0_b17
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b17_n_0));
  LUT5 #(
    .INIT(32'h0618D7FF)) 
    g0_b17__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b17__2_n_0));
  LUT6 #(
    .INIT(64'h4FBEECFEB0411301)) 
    g0_b18
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b18_n_0));
  LUT5 #(
    .INIT(32'hF3A4F6B2)) 
    g0_b18__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b18__2_n_0));
  LUT6 #(
    .INIT(64'h43E5E5B3BC1A1A4C)) 
    g0_b19
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b19_n_0));
  LUT5 #(
    .INIT(32'hA8F2B160)) 
    g0_b19__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b19__2_n_0));
  LUT6 #(
    .INIT(64'hD62680A929D97F56)) 
    g0_b2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h14E8AB2CEB1754D3)) 
    g0_b20
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b20_n_0));
  LUT5 #(
    .INIT(32'h4E9D6B4B)) 
    g0_b20__2
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b20__2_n_0));
  LUT5 #(
    .INIT(32'hA4661780)) 
    g0_b21
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .O(g0_b21_n_0));
  LUT6 #(
    .INIT(64'h8256F9E87DA90617)) 
    g0_b3
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h6A6407A1959BF85E)) 
    g0_b4
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'h11E5B092EE1A4F6D)) 
    g0_b5
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h46CD9D27B93262D8)) 
    g0_b6
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'hEFEB9C1F101463E0)) 
    g0_b7
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'h4BB7A0B8B4485F47)) 
    g0_b8
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b8_n_0));
  LUT6 #(
    .INIT(64'h204B3036DFB4CFC9)) 
    g0_b9
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(DI),
        .O(g0_b9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_addr[0]_i_3 
       (.I0(zeta_addr_reg[0]),
        .O(\zeta_addr[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[4]_0 ),
        .D(\zeta_addr_reg[0]_i_2_n_7 ),
        .Q(zeta_addr_reg[0]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\zeta_addr_reg[0]_i_2_n_0 ,\zeta_addr_reg[0]_i_2_n_1 ,\zeta_addr_reg[0]_i_2_n_2 ,\zeta_addr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\zeta_addr_reg[0]_i_2_n_4 ,\zeta_addr_reg[0]_i_2_n_5 ,\zeta_addr_reg[0]_i_2_n_6 ,\zeta_addr_reg[0]_i_2_n_7 }),
        .S({zeta_addr_reg[3:1],\zeta_addr[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[4]_0 ),
        .D(\zeta_addr_reg[0]_i_2_n_6 ),
        .Q(zeta_addr_reg[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[4]_0 ),
        .D(\zeta_addr_reg[0]_i_2_n_5 ),
        .Q(zeta_addr_reg[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[4]_0 ),
        .D(\zeta_addr_reg[0]_i_2_n_4 ),
        .Q(zeta_addr_reg[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[4]_0 ),
        .D(\zeta_addr_reg[4]_i_1_n_7 ),
        .Q(zeta_addr_reg[4]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[4]_i_1 
       (.CI(\zeta_addr_reg[0]_i_2_n_0 ),
        .CO(\NLW_zeta_addr_reg[4]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zeta_addr_reg[4]_i_1_O_UNCONNECTED [3:1],\zeta_addr_reg[4]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,zeta_addr_reg[4]}));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized4
   (p_0_in0_out,
    reset_IBUF,
    \zeta_addr_reg[5]_0 ,
    clk_IBUF_BUFG,
    DI);
  output [22:0]p_0_in0_out;
  input reset_IBUF;
  input \zeta_addr_reg[5]_0 ;
  input clk_IBUF_BUFG;
  input [0:0]DI;

  wire [0:0]DI;
  wire a_mul_b0_i_1__5_n_0;
  wire a_mul_b0_i_1__5_n_1;
  wire a_mul_b0_i_1__5_n_2;
  wire a_mul_b0_i_1__5_n_3;
  wire a_mul_b0_i_29__3_n_0;
  wire a_mul_b0_i_2__5_n_0;
  wire a_mul_b0_i_2__5_n_1;
  wire a_mul_b0_i_2__5_n_2;
  wire a_mul_b0_i_2__5_n_3;
  wire a_mul_b0_i_30__3_n_0;
  wire a_mul_b0_i_31__3_n_0;
  wire a_mul_b0_i_32__2_n_0;
  wire a_mul_b0_i_33__2_n_0;
  wire a_mul_b0_i_34__1_n_0;
  wire a_mul_b0_i_35__1_n_0;
  wire a_mul_b0_i_36__1_n_0;
  wire a_mul_b0_i_37__1_n_0;
  wire a_mul_b0_i_38__2_n_0;
  wire a_mul_b0_i_39__1_n_0;
  wire a_mul_b0_i_3__5_n_0;
  wire a_mul_b0_i_3__5_n_1;
  wire a_mul_b0_i_3__5_n_2;
  wire a_mul_b0_i_3__5_n_3;
  wire a_mul_b0_i_40__0_n_0;
  wire a_mul_b0_i_41__0_n_0;
  wire a_mul_b0_i_42__0_n_0;
  wire a_mul_b0_i_43__1_n_0;
  wire a_mul_b0_i_44__1_n_0;
  wire a_mul_b0_i_45__1_n_0;
  wire a_mul_b0_i_46__1_n_0;
  wire a_mul_b0_i_47__1_n_0;
  wire a_mul_b0_i_48__1_n_0;
  wire a_mul_b0_i_49__1_n_0;
  wire a_mul_b0_i_4__4_n_0;
  wire a_mul_b0_i_4__4_n_1;
  wire a_mul_b0_i_4__4_n_2;
  wire a_mul_b0_i_4__4_n_3;
  wire a_mul_b0_i_50__1_n_0;
  wire a_mul_b0_i_51__1_n_0;
  wire a_mul_b0_i_52__1_n_0;
  wire a_mul_b0_i_53__1_n_0;
  wire a_mul_b0_i_54__1_n_0;
  wire a_mul_b0_i_5__5_n_0;
  wire a_mul_b0_i_5__5_n_1;
  wire a_mul_b0_i_5__5_n_2;
  wire a_mul_b0_i_5__5_n_3;
  wire a_mul_b_reg_i_1__3_n_2;
  wire a_mul_b_reg_i_1__3_n_3;
  wire a_mul_b_reg_i_2__2_n_0;
  wire a_mul_b_reg_i_3__1_n_0;
  wire a_mul_b_reg_i_4__0_n_0;
  wire a_mul_b_reg_i_5__1_n_0;
  wire a_mul_b_reg_i_6__0_n_0;
  wire clk_IBUF_BUFG;
  wire g0_b1__0_n_0;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire [22:0]zeta_6;
  wire \zeta_addr[0]_i_3__0_n_0 ;
  wire [5:0]zeta_addr_reg;
  wire \zeta_addr_reg[0]_i_2__0_n_0 ;
  wire \zeta_addr_reg[0]_i_2__0_n_1 ;
  wire \zeta_addr_reg[0]_i_2__0_n_2 ;
  wire \zeta_addr_reg[0]_i_2__0_n_3 ;
  wire \zeta_addr_reg[0]_i_2__0_n_4 ;
  wire \zeta_addr_reg[0]_i_2__0_n_5 ;
  wire \zeta_addr_reg[0]_i_2__0_n_6 ;
  wire \zeta_addr_reg[0]_i_2__0_n_7 ;
  wire \zeta_addr_reg[4]_i_1__0_n_3 ;
  wire \zeta_addr_reg[4]_i_1__0_n_6 ;
  wire \zeta_addr_reg[4]_i_1__0_n_7 ;
  wire \zeta_addr_reg[5]_0 ;
  wire [3:2]NLW_a_mul_b_reg_i_1__3_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_reg_i_1__3_O_UNCONNECTED;
  wire [3:1]\NLW_zeta_addr_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_zeta_addr_reg[4]_i_1__0_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_1__5
       (.CI(a_mul_b0_i_2__5_n_0),
        .CO({a_mul_b0_i_1__5_n_0,a_mul_b0_i_1__5_n_1,a_mul_b0_i_1__5_n_2,a_mul_b0_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_29__3_n_0,a_mul_b0_i_30__3_n_0,a_mul_b0_i_31__3_n_0,a_mul_b0_i_32__2_n_0}),
        .O(p_0_in0_out[19:16]),
        .S({a_mul_b0_i_33__2_n_0,a_mul_b0_i_34__1_n_0,a_mul_b0_i_35__1_n_0,a_mul_b0_i_36__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_29__3
       (.I0(DI),
        .I1(zeta_6[18]),
        .O(a_mul_b0_i_29__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_2__5
       (.CI(a_mul_b0_i_3__5_n_0),
        .CO({a_mul_b0_i_2__5_n_0,a_mul_b0_i_2__5_n_1,a_mul_b0_i_2__5_n_2,a_mul_b0_i_2__5_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_37__1_n_0,a_mul_b0_i_38__2_n_0,a_mul_b0_i_39__1_n_0,1'b0}),
        .O(p_0_in0_out[15:12]),
        .S({a_mul_b0_i_40__0_n_0,a_mul_b0_i_41__0_n_0,a_mul_b0_i_42__0_n_0,a_mul_b0_i_43__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_30__3
       (.I0(DI),
        .I1(zeta_6[17]),
        .O(a_mul_b0_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_31__3
       (.I0(DI),
        .I1(zeta_6[16]),
        .O(a_mul_b0_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_32__2
       (.I0(DI),
        .I1(zeta_6[15]),
        .O(a_mul_b0_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_33__2
       (.I0(zeta_6[18]),
        .I1(zeta_6[19]),
        .O(a_mul_b0_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_34__1
       (.I0(zeta_6[17]),
        .I1(zeta_6[18]),
        .O(a_mul_b0_i_34__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_35__1
       (.I0(zeta_6[16]),
        .I1(zeta_6[17]),
        .O(a_mul_b0_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_36__1
       (.I0(zeta_6[15]),
        .I1(zeta_6[16]),
        .O(a_mul_b0_i_36__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_37__1
       (.I0(DI),
        .I1(zeta_6[14]),
        .O(a_mul_b0_i_37__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_38__2
       (.I0(DI),
        .I1(zeta_6[13]),
        .O(a_mul_b0_i_38__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_39__1
       (.I0(zeta_6[13]),
        .I1(DI),
        .O(a_mul_b0_i_39__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_3__5
       (.CI(a_mul_b0_i_4__4_n_0),
        .CO({a_mul_b0_i_3__5_n_0,a_mul_b0_i_3__5_n_1,a_mul_b0_i_3__5_n_2,a_mul_b0_i_3__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[11:8]),
        .S({a_mul_b0_i_44__1_n_0,a_mul_b0_i_45__1_n_0,a_mul_b0_i_46__1_n_0,a_mul_b0_i_47__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_40__0
       (.I0(zeta_6[14]),
        .I1(zeta_6[15]),
        .O(a_mul_b0_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b0_i_41__0
       (.I0(zeta_6[13]),
        .I1(zeta_6[14]),
        .O(a_mul_b0_i_41__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    a_mul_b0_i_42__0
       (.I0(zeta_6[13]),
        .O(a_mul_b0_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_43__1
       (.I0(DI),
        .I1(zeta_6[12]),
        .O(a_mul_b0_i_43__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_44__1
       (.I0(DI),
        .I1(zeta_6[11]),
        .O(a_mul_b0_i_44__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_45__1
       (.I0(DI),
        .I1(zeta_6[10]),
        .O(a_mul_b0_i_45__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_46__1
       (.I0(DI),
        .I1(zeta_6[9]),
        .O(a_mul_b0_i_46__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_47__1
       (.I0(DI),
        .I1(zeta_6[8]),
        .O(a_mul_b0_i_47__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_48__1
       (.I0(DI),
        .I1(zeta_6[7]),
        .O(a_mul_b0_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_49__1
       (.I0(DI),
        .I1(zeta_6[6]),
        .O(a_mul_b0_i_49__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_4__4
       (.CI(a_mul_b0_i_5__5_n_0),
        .CO({a_mul_b0_i_4__4_n_0,a_mul_b0_i_4__4_n_1,a_mul_b0_i_4__4_n_2,a_mul_b0_i_4__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({a_mul_b0_i_48__1_n_0,a_mul_b0_i_49__1_n_0,a_mul_b0_i_50__1_n_0,a_mul_b0_i_51__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_50__1
       (.I0(DI),
        .I1(zeta_6[5]),
        .O(a_mul_b0_i_50__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_51__1
       (.I0(DI),
        .I1(zeta_6[4]),
        .O(a_mul_b0_i_51__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_52__1
       (.I0(DI),
        .I1(zeta_6[3]),
        .O(a_mul_b0_i_52__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_53__1
       (.I0(DI),
        .I1(zeta_6[2]),
        .O(a_mul_b0_i_53__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b0_i_54__1
       (.I0(DI),
        .I1(zeta_6[0]),
        .O(a_mul_b0_i_54__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_5__5
       (.CI(1'b0),
        .CO({a_mul_b0_i_5__5_n_0,a_mul_b0_i_5__5_n_1,a_mul_b0_i_5__5_n_2,a_mul_b0_i_5__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(p_0_in0_out[3:0]),
        .S({a_mul_b0_i_52__1_n_0,a_mul_b0_i_53__1_n_0,g0_b1__0_n_0,a_mul_b0_i_54__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_reg_i_1__3
       (.CI(a_mul_b0_i_1__5_n_0),
        .CO({NLW_a_mul_b_reg_i_1__3_CO_UNCONNECTED[3:2],a_mul_b_reg_i_1__3_n_2,a_mul_b_reg_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_reg_i_2__2_n_0,a_mul_b_reg_i_3__1_n_0}),
        .O({NLW_a_mul_b_reg_i_1__3_O_UNCONNECTED[3],p_0_in0_out[22:20]}),
        .S({1'b0,a_mul_b_reg_i_4__0_n_0,a_mul_b_reg_i_5__1_n_0,a_mul_b_reg_i_6__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_reg_i_2__2
       (.I0(DI),
        .I1(zeta_6[20]),
        .O(a_mul_b_reg_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_reg_i_3__1
       (.I0(DI),
        .I1(zeta_6[19]),
        .O(a_mul_b_reg_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_reg_i_4__0
       (.I0(zeta_6[22]),
        .I1(zeta_6[21]),
        .O(a_mul_b_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_reg_i_5__1
       (.I0(zeta_6[20]),
        .I1(zeta_6[21]),
        .O(a_mul_b_reg_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_reg_i_6__0
       (.I0(zeta_6[19]),
        .I1(zeta_6[20]),
        .O(a_mul_b_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hC6080342F80A50CB)) 
    g0_b0__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[0]));
  LUT6 #(
    .INIT(64'hC692C3A13FBE185A)) 
    g0_b10__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[10]));
  LUT6 #(
    .INIT(64'hF6E8BA6AD19A2146)) 
    g0_b11__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[11]));
  LUT6 #(
    .INIT(64'hDB9D8C88BCF3E6F2)) 
    g0_b12__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[12]));
  LUT6 #(
    .INIT(64'h4C5DE81C9298DAE7)) 
    g0_b13__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[13]));
  LUT6 #(
    .INIT(64'h0FFC8D8E5583F31B)) 
    g0_b14__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[14]));
  LUT6 #(
    .INIT(64'hFAD75381A2EC5EBD)) 
    g0_b15__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[15]));
  LUT6 #(
    .INIT(64'h5D6ABB9EA8578C96)) 
    g0_b16__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[16]));
  LUT6 #(
    .INIT(64'hAE3095867E3BF3BF)) 
    g0_b17__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[17]));
  LUT6 #(
    .INIT(64'h554B66584CD3CF35)) 
    g0_b18__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[18]));
  LUT6 #(
    .INIT(64'hCE947DCF5E80D6B9)) 
    g0_b19__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[19]));
  LUT6 #(
    .INIT(64'hDCE683BA66951628)) 
    g0_b1__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(g0_b1__0_n_0));
  LUT6 #(
    .INIT(64'hCACB909F941DA6DE)) 
    g0_b20__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[20]));
  LUT6 #(
    .INIT(64'h22E4F7508050D199)) 
    g0_b21__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[21]));
  LUT6 #(
    .INIT(64'h7ADA21ED4B9868E4)) 
    g0_b22__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[22]));
  LUT6 #(
    .INIT(64'h35EE2C3364506B98)) 
    g0_b2__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[2]));
  LUT6 #(
    .INIT(64'hDB08EE39B17EB03A)) 
    g0_b3__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[3]));
  LUT6 #(
    .INIT(64'hBE1A61FCD0B67B87)) 
    g0_b4__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[4]));
  LUT6 #(
    .INIT(64'hB0D3D8AA154C45EF)) 
    g0_b5__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[5]));
  LUT6 #(
    .INIT(64'hDA986F7D9D624AF9)) 
    g0_b6__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[6]));
  LUT6 #(
    .INIT(64'h4925C3452F7CFD6B)) 
    g0_b7__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[7]));
  LUT6 #(
    .INIT(64'h3A0E04C422875095)) 
    g0_b8__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[8]));
  LUT6 #(
    .INIT(64'hFFB10E1438F48A6B)) 
    g0_b9__0
       (.I0(zeta_addr_reg[0]),
        .I1(zeta_addr_reg[1]),
        .I2(zeta_addr_reg[2]),
        .I3(zeta_addr_reg[3]),
        .I4(zeta_addr_reg[4]),
        .I5(zeta_addr_reg[5]),
        .O(zeta_6[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_addr[0]_i_3__0 
       (.I0(zeta_addr_reg[0]),
        .O(\zeta_addr[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[0]_i_2__0_n_7 ),
        .Q(zeta_addr_reg[0]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\zeta_addr_reg[0]_i_2__0_n_0 ,\zeta_addr_reg[0]_i_2__0_n_1 ,\zeta_addr_reg[0]_i_2__0_n_2 ,\zeta_addr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\zeta_addr_reg[0]_i_2__0_n_4 ,\zeta_addr_reg[0]_i_2__0_n_5 ,\zeta_addr_reg[0]_i_2__0_n_6 ,\zeta_addr_reg[0]_i_2__0_n_7 }),
        .S({zeta_addr_reg[3:1],\zeta_addr[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[0]_i_2__0_n_6 ),
        .Q(zeta_addr_reg[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[0]_i_2__0_n_5 ),
        .Q(zeta_addr_reg[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[0]_i_2__0_n_4 ),
        .Q(zeta_addr_reg[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[4]_i_1__0_n_7 ),
        .Q(zeta_addr_reg[4]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[4]_i_1__0 
       (.CI(\zeta_addr_reg[0]_i_2__0_n_0 ),
        .CO({\NLW_zeta_addr_reg[4]_i_1__0_CO_UNCONNECTED [3:1],\zeta_addr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zeta_addr_reg[4]_i_1__0_O_UNCONNECTED [3:2],\zeta_addr_reg[4]_i_1__0_n_6 ,\zeta_addr_reg[4]_i_1__0_n_7 }),
        .S({1'b0,1'b0,zeta_addr_reg[5:4]}));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_addr_reg[5]_0 ),
        .D(\zeta_addr_reg[4]_i_1__0_n_6 ),
        .Q(zeta_addr_reg[5]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized5
   (p_0_in0_out,
    DI,
    reset_IBUF,
    RU_7_o_valid,
    clk_IBUF_BUFG);
  output [22:0]p_0_in0_out;
  input [0:0]DI;
  input reset_IBUF;
  input RU_7_o_valid;
  input clk_IBUF_BUFG;

  wire [0:0]DI;
  wire RU_7_o_valid;
  wire a_mul_b0_i_1__6_n_0;
  wire a_mul_b0_i_1__6_n_1;
  wire a_mul_b0_i_1__6_n_2;
  wire a_mul_b0_i_1__6_n_3;
  wire a_mul_b0_i_29__4_n_0;
  wire a_mul_b0_i_2__6_n_0;
  wire a_mul_b0_i_2__6_n_1;
  wire a_mul_b0_i_2__6_n_2;
  wire a_mul_b0_i_2__6_n_3;
  wire a_mul_b0_i_30__4_n_0;
  wire a_mul_b0_i_31__4_n_0;
  wire a_mul_b0_i_32__3_n_0;
  wire a_mul_b0_i_33__1_n_0;
  wire a_mul_b0_i_34__0_n_0;
  wire a_mul_b0_i_35__0_n_0;
  wire a_mul_b0_i_36__0_n_0;
  wire a_mul_b0_i_37__2_n_0;
  wire a_mul_b0_i_38__3_n_0;
  wire a_mul_b0_i_39__2_n_0;
  wire a_mul_b0_i_3__6_n_0;
  wire a_mul_b0_i_3__6_n_1;
  wire a_mul_b0_i_3__6_n_2;
  wire a_mul_b0_i_3__6_n_3;
  wire a_mul_b0_i_40_n_0;
  wire a_mul_b0_i_41_n_0;
  wire a_mul_b0_i_42_n_0;
  wire a_mul_b0_i_43__2_n_0;
  wire a_mul_b0_i_44__2_n_0;
  wire a_mul_b0_i_45__2_n_0;
  wire a_mul_b0_i_46__2_n_0;
  wire a_mul_b0_i_47__2_n_0;
  wire a_mul_b0_i_48__2_n_0;
  wire a_mul_b0_i_49__2_n_0;
  wire a_mul_b0_i_4__5_n_0;
  wire a_mul_b0_i_4__5_n_1;
  wire a_mul_b0_i_4__5_n_2;
  wire a_mul_b0_i_4__5_n_3;
  wire a_mul_b0_i_50__2_n_0;
  wire a_mul_b0_i_51__2_n_0;
  wire a_mul_b0_i_52__2_n_0;
  wire a_mul_b0_i_53__2_n_0;
  wire a_mul_b0_i_54__2_n_0;
  wire a_mul_b0_i_55__1_n_0;
  wire a_mul_b0_i_5__6_n_0;
  wire a_mul_b0_i_5__6_n_1;
  wire a_mul_b0_i_5__6_n_2;
  wire a_mul_b0_i_5__6_n_3;
  wire a_mul_b_reg_i_1__4_n_2;
  wire a_mul_b_reg_i_1__4_n_3;
  wire a_mul_b_reg_i_2__3_n_0;
  wire a_mul_b_reg_i_3__2_n_0;
  wire a_mul_b_reg_i_4__1_n_0;
  wire a_mul_b_reg_i_5__2_n_0;
  wire a_mul_b_reg_i_6_n_0;
  wire clk_IBUF_BUFG;
  wire g0_b0__1_n_0;
  wire g0_b10__1_n_0;
  wire g0_b11__1_n_0;
  wire g0_b12__1_n_0;
  wire g0_b13__1_n_0;
  wire g0_b14__1_n_0;
  wire g0_b15__1_n_0;
  wire g0_b16__1_n_0;
  wire g0_b17__1_n_0;
  wire g0_b18__1_n_0;
  wire g0_b19__1_n_0;
  wire g0_b1__1_n_0;
  wire g0_b20__1_n_0;
  wire g0_b21__1_n_0;
  wire g0_b22__1_n_0;
  wire g0_b2__1_n_0;
  wire g0_b3__1_n_0;
  wire g0_b4__1_n_0;
  wire g0_b5__1_n_0;
  wire g0_b6__1_n_0;
  wire g0_b7__1_n_0;
  wire g0_b8__1_n_0;
  wire g0_b9__1_n_0;
  wire g1_b0_n_0;
  wire g1_b10_n_0;
  wire g1_b11_n_0;
  wire g1_b12_n_0;
  wire g1_b13_n_0;
  wire g1_b14_n_0;
  wire g1_b15_n_0;
  wire g1_b16_n_0;
  wire g1_b17_n_0;
  wire g1_b18_n_0;
  wire g1_b19_n_0;
  wire g1_b1_n_0;
  wire g1_b20_n_0;
  wire g1_b21_n_0;
  wire g1_b22_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g1_b6_n_0;
  wire g1_b7_n_0;
  wire g1_b8_n_0;
  wire g1_b9_n_0;
  wire [6:0]p_0_in;
  wire [22:0]p_0_in0_out;
  wire reset_IBUF;
  wire \zeta_addr[0]_i_2_n_0 ;
  wire [6:0]zeta_addr_reg;
  wire \zeta_addr_reg[0]_i_1_n_0 ;
  wire \zeta_addr_reg[0]_i_1_n_1 ;
  wire \zeta_addr_reg[0]_i_1_n_2 ;
  wire \zeta_addr_reg[0]_i_1_n_3 ;
  wire \zeta_addr_reg[0]_i_1_n_4 ;
  wire \zeta_addr_reg[0]_i_1_n_5 ;
  wire \zeta_addr_reg[0]_i_1_n_6 ;
  wire \zeta_addr_reg[0]_i_1_n_7 ;
  wire \zeta_addr_reg[4]_i_1__1_n_2 ;
  wire \zeta_addr_reg[4]_i_1__1_n_3 ;
  wire \zeta_addr_reg[4]_i_1__1_n_5 ;
  wire \zeta_addr_reg[4]_i_1__1_n_6 ;
  wire \zeta_addr_reg[4]_i_1__1_n_7 ;
  wire \zeta_addr_reg_rep[4]_i_1_n_0 ;
  wire \zeta_addr_reg_rep[4]_i_1_n_1 ;
  wire \zeta_addr_reg_rep[4]_i_1_n_2 ;
  wire \zeta_addr_reg_rep[4]_i_1_n_3 ;
  wire \zeta_addr_reg_rep[6]_i_1_n_3 ;
  wire \zeta_addr_reg_rep_n_0_[0] ;
  wire \zeta_addr_reg_rep_n_0_[1] ;
  wire \zeta_addr_reg_rep_n_0_[2] ;
  wire \zeta_addr_reg_rep_n_0_[3] ;
  wire \zeta_addr_reg_rep_n_0_[4] ;
  wire \zeta_addr_reg_rep_n_0_[5] ;
  wire \zeta_addr_reg_rep_n_0_[6] ;
  wire [3:2]NLW_a_mul_b_reg_i_1__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_reg_i_1__4_O_UNCONNECTED;
  wire [3:2]\NLW_zeta_addr_reg[4]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_zeta_addr_reg[4]_i_1__1_O_UNCONNECTED ;
  wire [3:1]\NLW_zeta_addr_reg_rep[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zeta_addr_reg_rep[6]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_1__6
       (.CI(a_mul_b0_i_2__6_n_0),
        .CO({a_mul_b0_i_1__6_n_0,a_mul_b0_i_1__6_n_1,a_mul_b0_i_1__6_n_2,a_mul_b0_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_29__4_n_0,a_mul_b0_i_30__4_n_0,a_mul_b0_i_31__4_n_0,a_mul_b0_i_32__3_n_0}),
        .O(p_0_in0_out[19:16]),
        .S({a_mul_b0_i_33__1_n_0,a_mul_b0_i_34__0_n_0,a_mul_b0_i_35__0_n_0,a_mul_b0_i_36__0_n_0}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_29__4
       (.I0(DI),
        .I1(g0_b18__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b18_n_0),
        .O(a_mul_b0_i_29__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_2__6
       (.CI(a_mul_b0_i_3__6_n_0),
        .CO({a_mul_b0_i_2__6_n_0,a_mul_b0_i_2__6_n_1,a_mul_b0_i_2__6_n_2,a_mul_b0_i_2__6_n_3}),
        .CYINIT(1'b0),
        .DI({a_mul_b0_i_37__2_n_0,a_mul_b0_i_38__3_n_0,a_mul_b0_i_39__2_n_0,1'b0}),
        .O(p_0_in0_out[15:12]),
        .S({a_mul_b0_i_40_n_0,a_mul_b0_i_41_n_0,a_mul_b0_i_42_n_0,a_mul_b0_i_43__2_n_0}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_30__4
       (.I0(DI),
        .I1(g0_b17__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b17_n_0),
        .O(a_mul_b0_i_30__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_31__4
       (.I0(DI),
        .I1(g0_b16__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b16_n_0),
        .O(a_mul_b0_i_31__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_32__3
       (.I0(DI),
        .I1(g0_b15__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b15_n_0),
        .O(a_mul_b0_i_32__3_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_33__1
       (.I0(g1_b18_n_0),
        .I1(g0_b18__1_n_0),
        .I2(g1_b19_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b19__1_n_0),
        .O(a_mul_b0_i_33__1_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_34__0
       (.I0(g1_b17_n_0),
        .I1(g0_b17__1_n_0),
        .I2(g1_b18_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b18__1_n_0),
        .O(a_mul_b0_i_34__0_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_35__0
       (.I0(g1_b16_n_0),
        .I1(g0_b16__1_n_0),
        .I2(g1_b17_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b17__1_n_0),
        .O(a_mul_b0_i_35__0_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_36__0
       (.I0(g1_b15_n_0),
        .I1(g0_b15__1_n_0),
        .I2(g1_b16_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b16__1_n_0),
        .O(a_mul_b0_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_37__2
       (.I0(DI),
        .I1(g0_b14__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b14_n_0),
        .O(a_mul_b0_i_37__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_38__3
       (.I0(DI),
        .I1(g0_b13__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b13_n_0),
        .O(a_mul_b0_i_38__3_n_0));
  LUT4 #(
    .INIT(16'hB847)) 
    a_mul_b0_i_39__2
       (.I0(g1_b13_n_0),
        .I1(\zeta_addr_reg_rep_n_0_[6] ),
        .I2(g0_b13__1_n_0),
        .I3(DI),
        .O(a_mul_b0_i_39__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_3__6
       (.CI(a_mul_b0_i_4__5_n_0),
        .CO({a_mul_b0_i_3__6_n_0,a_mul_b0_i_3__6_n_1,a_mul_b0_i_3__6_n_2,a_mul_b0_i_3__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[11:8]),
        .S({a_mul_b0_i_44__2_n_0,a_mul_b0_i_45__2_n_0,a_mul_b0_i_46__2_n_0,a_mul_b0_i_47__2_n_0}));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_40
       (.I0(g1_b14_n_0),
        .I1(g0_b14__1_n_0),
        .I2(g1_b15_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b15__1_n_0),
        .O(a_mul_b0_i_40_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b0_i_41
       (.I0(g1_b13_n_0),
        .I1(g0_b13__1_n_0),
        .I2(g1_b14_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b14__1_n_0),
        .O(a_mul_b0_i_41_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_42
       (.I0(g1_b13_n_0),
        .I1(\zeta_addr_reg_rep_n_0_[6] ),
        .I2(g0_b13__1_n_0),
        .O(a_mul_b0_i_42_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_43__2
       (.I0(DI),
        .I1(g0_b12__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b12_n_0),
        .O(a_mul_b0_i_43__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_44__2
       (.I0(DI),
        .I1(g0_b11__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b11_n_0),
        .O(a_mul_b0_i_44__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_45__2
       (.I0(DI),
        .I1(g0_b10__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b10_n_0),
        .O(a_mul_b0_i_45__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_46__2
       (.I0(DI),
        .I1(g0_b9__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b9_n_0),
        .O(a_mul_b0_i_46__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_47__2
       (.I0(DI),
        .I1(g0_b8__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b8_n_0),
        .O(a_mul_b0_i_47__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_48__2
       (.I0(DI),
        .I1(g0_b7__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b7_n_0),
        .O(a_mul_b0_i_48__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_49__2
       (.I0(DI),
        .I1(g0_b6__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b6_n_0),
        .O(a_mul_b0_i_49__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_4__5
       (.CI(a_mul_b0_i_5__6_n_0),
        .CO({a_mul_b0_i_4__5_n_0,a_mul_b0_i_4__5_n_1,a_mul_b0_i_4__5_n_2,a_mul_b0_i_4__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in0_out[7:4]),
        .S({a_mul_b0_i_48__2_n_0,a_mul_b0_i_49__2_n_0,a_mul_b0_i_50__2_n_0,a_mul_b0_i_51__2_n_0}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_50__2
       (.I0(DI),
        .I1(g0_b5__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b5_n_0),
        .O(a_mul_b0_i_50__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_51__2
       (.I0(DI),
        .I1(g0_b4__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b4_n_0),
        .O(a_mul_b0_i_51__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_52__2
       (.I0(DI),
        .I1(g0_b3__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b3_n_0),
        .O(a_mul_b0_i_52__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_53__2
       (.I0(DI),
        .I1(g0_b2__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b2_n_0),
        .O(a_mul_b0_i_53__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_54__2
       (.I0(g1_b1_n_0),
        .I1(\zeta_addr_reg_rep_n_0_[6] ),
        .I2(g0_b1__1_n_0),
        .O(a_mul_b0_i_54__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b0_i_55__1
       (.I0(DI),
        .I1(g0_b0__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b0_n_0),
        .O(a_mul_b0_i_55__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b0_i_5__6
       (.CI(1'b0),
        .CO({a_mul_b0_i_5__6_n_0,a_mul_b0_i_5__6_n_1,a_mul_b0_i_5__6_n_2,a_mul_b0_i_5__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(p_0_in0_out[3:0]),
        .S({a_mul_b0_i_52__2_n_0,a_mul_b0_i_53__2_n_0,a_mul_b0_i_54__2_n_0,a_mul_b0_i_55__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_reg_i_1__4
       (.CI(a_mul_b0_i_1__6_n_0),
        .CO({NLW_a_mul_b_reg_i_1__4_CO_UNCONNECTED[3:2],a_mul_b_reg_i_1__4_n_2,a_mul_b_reg_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_reg_i_2__3_n_0,a_mul_b_reg_i_3__2_n_0}),
        .O({NLW_a_mul_b_reg_i_1__4_O_UNCONNECTED[3],p_0_in0_out[22:20]}),
        .S({1'b0,a_mul_b_reg_i_4__1_n_0,a_mul_b_reg_i_5__2_n_0,a_mul_b_reg_i_6_n_0}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b_reg_i_2__3
       (.I0(DI),
        .I1(g0_b20__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b20_n_0),
        .O(a_mul_b_reg_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_mul_b_reg_i_3__2
       (.I0(DI),
        .I1(g0_b19__1_n_0),
        .I2(\zeta_addr_reg_rep_n_0_[6] ),
        .I3(g1_b19_n_0),
        .O(a_mul_b_reg_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hC3AAC355)) 
    a_mul_b_reg_i_4__1
       (.I0(g0_b22__1_n_0),
        .I1(g1_b22_n_0),
        .I2(g1_b21_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b21__1_n_0),
        .O(a_mul_b_reg_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hAAC355C3)) 
    a_mul_b_reg_i_5__2
       (.I0(g1_b20_n_0),
        .I1(g0_b20__1_n_0),
        .I2(g0_b21__1_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g1_b21_n_0),
        .O(a_mul_b_reg_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hA5CCA533)) 
    a_mul_b_reg_i_6
       (.I0(g1_b19_n_0),
        .I1(g0_b19__1_n_0),
        .I2(g1_b20_n_0),
        .I3(\zeta_addr_reg_rep_n_0_[6] ),
        .I4(g0_b20__1_n_0),
        .O(a_mul_b_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h231306FB5A478D4B)) 
    g0_b0__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b0__1_n_0));
  LUT6 #(
    .INIT(64'h1E81A95C6E6E3EA3)) 
    g0_b10__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b10__1_n_0));
  LUT6 #(
    .INIT(64'h122B8F91CD7A99DC)) 
    g0_b11__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b11__1_n_0));
  LUT6 #(
    .INIT(64'h303920873E613E72)) 
    g0_b12__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b12__1_n_0));
  LUT6 #(
    .INIT(64'hED53C514B15D9468)) 
    g0_b13__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b13__1_n_0));
  LUT6 #(
    .INIT(64'h49683CF68E6D7AC6)) 
    g0_b14__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b14__1_n_0));
  LUT6 #(
    .INIT(64'h8F45946B36926478)) 
    g0_b15__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b15__1_n_0));
  LUT6 #(
    .INIT(64'h7471CBCC3255DE0C)) 
    g0_b16__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b16__1_n_0));
  LUT6 #(
    .INIT(64'hFADEC6C08BCD99C6)) 
    g0_b17__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b17__1_n_0));
  LUT6 #(
    .INIT(64'h948D889A4987E064)) 
    g0_b18__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b18__1_n_0));
  LUT6 #(
    .INIT(64'h9DF5A1E0F62F64D8)) 
    g0_b19__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b19__1_n_0));
  LUT6 #(
    .INIT(64'h22AB4F245420CD28)) 
    g0_b1__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b1__1_n_0));
  LUT6 #(
    .INIT(64'hD584D540C0292144)) 
    g0_b20__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b20__1_n_0));
  LUT6 #(
    .INIT(64'h675DB35E451100FA)) 
    g0_b21__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b21__1_n_0));
  LUT6 #(
    .INIT(64'hEBD488EBDBD9F86E)) 
    g0_b22__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b22__1_n_0));
  LUT6 #(
    .INIT(64'h8FF474022C27EC6E)) 
    g0_b2__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b2__1_n_0));
  LUT6 #(
    .INIT(64'hF9CF50F50A93D6BD)) 
    g0_b3__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b3__1_n_0));
  LUT6 #(
    .INIT(64'h6AB819FAE2F534F5)) 
    g0_b4__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b4__1_n_0));
  LUT6 #(
    .INIT(64'hFA3C6F15F340B7FC)) 
    g0_b5__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b5__1_n_0));
  LUT6 #(
    .INIT(64'h90790CC2130554EB)) 
    g0_b6__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b6__1_n_0));
  LUT6 #(
    .INIT(64'h6041892BD8BCBE6B)) 
    g0_b7__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b7__1_n_0));
  LUT6 #(
    .INIT(64'h5875DF6B4B7B3426)) 
    g0_b8__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b8__1_n_0));
  LUT6 #(
    .INIT(64'h04B7D47704D51D87)) 
    g0_b9__1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g0_b9__1_n_0));
  LUT6 #(
    .INIT(64'h82358E090FE3D455)) 
    g1_b0
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'hE8EA091377859A8F)) 
    g1_b1
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'hD06498AD81AF2B4E)) 
    g1_b10
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b10_n_0));
  LUT6 #(
    .INIT(64'h1C2F3A801DA82A43)) 
    g1_b11
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b11_n_0));
  LUT6 #(
    .INIT(64'hF40430DFA7C3691B)) 
    g1_b12
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b12_n_0));
  LUT6 #(
    .INIT(64'hB6FE4907B7CEA234)) 
    g1_b13
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b13_n_0));
  LUT6 #(
    .INIT(64'h3B9CAD75F8ECD338)) 
    g1_b14
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b14_n_0));
  LUT6 #(
    .INIT(64'hB2F78407610BF83C)) 
    g1_b15
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b15_n_0));
  LUT6 #(
    .INIT(64'h27B61F325669B125)) 
    g1_b16
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b16_n_0));
  LUT6 #(
    .INIT(64'h2D0F4F3E2EE29E85)) 
    g1_b17
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b17_n_0));
  LUT6 #(
    .INIT(64'h9A6B3F8BA72876A1)) 
    g1_b18
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b18_n_0));
  LUT6 #(
    .INIT(64'h11CB934FB97E2B74)) 
    g1_b19
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b19_n_0));
  LUT6 #(
    .INIT(64'hFFD561157D3A76E7)) 
    g1_b2
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'hF399289379334284)) 
    g1_b20
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b20_n_0));
  LUT6 #(
    .INIT(64'hA3E6AB9F072EED2B)) 
    g1_b21
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b21_n_0));
  LUT6 #(
    .INIT(64'hADB98A868493E9AD)) 
    g1_b22
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b22_n_0));
  LUT6 #(
    .INIT(64'h6E90888FC8564FC4)) 
    g1_b3
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h9AA2D7920F2D7E0C)) 
    g1_b4
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h05F634ED13A5CE6C)) 
    g1_b5
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'hABDCD4FCCC29A84F)) 
    g1_b6
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'hAEF15412803CED87)) 
    g1_b7
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'h62E8D9225F15AE8A)) 
    g1_b8
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b8_n_0));
  LUT6 #(
    .INIT(64'hDC0253FCAA8625DB)) 
    g1_b9
       (.I0(\zeta_addr_reg_rep_n_0_[0] ),
        .I1(\zeta_addr_reg_rep_n_0_[1] ),
        .I2(\zeta_addr_reg_rep_n_0_[2] ),
        .I3(\zeta_addr_reg_rep_n_0_[3] ),
        .I4(\zeta_addr_reg_rep_n_0_[4] ),
        .I5(\zeta_addr_reg_rep_n_0_[5] ),
        .O(g1_b9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_addr[0]_i_2 
       (.I0(zeta_addr_reg[0]),
        .O(\zeta_addr[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[0]_i_1_n_7 ),
        .Q(zeta_addr_reg[0]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\zeta_addr_reg[0]_i_1_n_0 ,\zeta_addr_reg[0]_i_1_n_1 ,\zeta_addr_reg[0]_i_1_n_2 ,\zeta_addr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\zeta_addr_reg[0]_i_1_n_4 ,\zeta_addr_reg[0]_i_1_n_5 ,\zeta_addr_reg[0]_i_1_n_6 ,\zeta_addr_reg[0]_i_1_n_7 }),
        .S({zeta_addr_reg[3:1],\zeta_addr[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[0]_i_1_n_6 ),
        .Q(zeta_addr_reg[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[0]_i_1_n_5 ),
        .Q(zeta_addr_reg[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[0]_i_1_n_4 ),
        .Q(zeta_addr_reg[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[4]_i_1__1_n_7 ),
        .Q(zeta_addr_reg[4]),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg[4]_i_1__1 
       (.CI(\zeta_addr_reg[0]_i_1_n_0 ),
        .CO({\NLW_zeta_addr_reg[4]_i_1__1_CO_UNCONNECTED [3:2],\zeta_addr_reg[4]_i_1__1_n_2 ,\zeta_addr_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zeta_addr_reg[4]_i_1__1_O_UNCONNECTED [3],\zeta_addr_reg[4]_i_1__1_n_5 ,\zeta_addr_reg[4]_i_1__1_n_6 ,\zeta_addr_reg[4]_i_1__1_n_7 }),
        .S({1'b0,zeta_addr_reg[6:4]}));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[4]_i_1__1_n_6 ),
        .Q(zeta_addr_reg[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(\zeta_addr_reg[4]_i_1__1_n_5 ),
        .Q(zeta_addr_reg[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[0]),
        .Q(\zeta_addr_reg_rep_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[1]),
        .Q(\zeta_addr_reg_rep_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[2]),
        .Q(\zeta_addr_reg_rep_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[3]),
        .Q(\zeta_addr_reg_rep_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[4]),
        .Q(\zeta_addr_reg_rep_n_0_[4] ),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg_rep[4]_i_1 
       (.CI(1'b0),
        .CO({\zeta_addr_reg_rep[4]_i_1_n_0 ,\zeta_addr_reg_rep[4]_i_1_n_1 ,\zeta_addr_reg_rep[4]_i_1_n_2 ,\zeta_addr_reg_rep[4]_i_1_n_3 }),
        .CYINIT(zeta_addr_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[4:1]),
        .S(zeta_addr_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[5] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[5]),
        .Q(\zeta_addr_reg_rep_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \zeta_addr_reg_rep[6] 
       (.C(clk_IBUF_BUFG),
        .CE(RU_7_o_valid),
        .D(p_0_in[6]),
        .Q(\zeta_addr_reg_rep_n_0_[6] ),
        .R(reset_IBUF));
  CARRY4 \zeta_addr_reg_rep[6]_i_1 
       (.CI(\zeta_addr_reg_rep[4]_i_1_n_0 ),
        .CO({\NLW_zeta_addr_reg_rep[6]_i_1_CO_UNCONNECTED [3:1],\zeta_addr_reg_rep[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zeta_addr_reg_rep[6]_i_1_O_UNCONNECTED [3:2],p_0_in[6:5]}),
        .S({1'b0,1'b0,zeta_addr_reg[6:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_addr_rep[0]_i_1 
       (.I0(zeta_addr_reg[0]),
        .O(p_0_in[0]));
endmodule

module Modular_Reduction
   (DI,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[0].shift_reg_u_reg[0][10] ,
    \shift_registers_u[0].shift_reg_u_reg[0][6] ,
    \shift_registers_u[0].shift_reg_u_reg[0][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    NTT_out_d_OBUF,
    NTT_out_u_OBUF,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[22]_2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    Q,
    RU_7_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    out1_carry_i_7__6,
    \NTT_out_d[22] ,
    sub_out,
    a_plus_b_minus_q,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    \_inferred__1/i___1_carry__2 ,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]\out_reg[22]_0 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][10] ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][6] ;
  output [0:0]\shift_registers_u[0].shift_reg_u_reg[0][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]NTT_out_d_OBUF;
  output [22:0]NTT_out_u_OBUF;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [0:0]\out_reg[22]_2 ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]Q;
  input [13:0]RU_7_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]out1_carry_i_7__6;
  input [3:0]\NTT_out_d[22] ;
  input [18:0]sub_out;
  input [22:0]a_plus_b_minus_q;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry_0;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]a_plus_b_minus_q_carry__1;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [2:0]a_plus_b_minus_q_carry__3;
  input \_inferred__1/i___1_carry__2 ;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]\NTT_out_d[22] ;
  wire [22:0]NTT_out_d_OBUF;
  wire [22:0]NTT_out_u_OBUF;
  wire [3:0]O;
  wire [28:0]P;
  wire [13:0]Q;
  wire [13:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [22:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry_0;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1__6_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__6_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__6_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__6_n_3;
  wire [3:0]a_plus_b_minus_q_carry__1;
  wire a_plus_b_minus_q_carry__1_i_1__6_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__6_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__6_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__6_n_3;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire a_plus_b_minus_q_carry__2_i_1__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__6_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__6_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__6_n_3;
  wire [2:0]a_plus_b_minus_q_carry__3;
  wire a_plus_b_minus_q_carry__3_i_1__6_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__6_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__6_n_3;
  wire a_plus_b_minus_q_carry_i_1__6_n_0;
  wire a_plus_b_minus_q_carry_i_1__6_n_1;
  wire a_plus_b_minus_q_carry_i_1__6_n_2;
  wire a_plus_b_minus_q_carry_i_1__6_n_3;
  wire a_plus_b_minus_q_carry_i_2__6_n_0;
  wire a_plus_b_minus_q_carry_i_2__6_n_1;
  wire a_plus_b_minus_q_carry_i_2__6_n_2;
  wire a_plus_b_minus_q_carry_i_2__6_n_3;
  wire adder_0__6_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__6_n_0;
  wire adder_1__2_carry__0_i_2__6_n_0;
  wire adder_1__2_carry__0_i_3__6_n_0;
  wire adder_1__2_carry__0_i_4__6_n_0;
  wire adder_1__2_carry__0_i_5__6_n_0;
  wire adder_1__2_carry__0_i_6__6_n_0;
  wire adder_1__2_carry__0_i_7__6_n_0;
  wire adder_1__2_carry__0_i_8__6_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__6_n_0;
  wire adder_1__2_carry__1_i_2__6_n_0;
  wire adder_1__2_carry__1_i_3__6_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__6_n_0;
  wire adder_1__2_carry_i_2__6_n_0;
  wire adder_1__2_carry_i_3__6_n_0;
  wire adder_1__2_carry_i_4__6_n_0;
  wire adder_1__2_carry_i_5__6_n_0;
  wire adder_1__2_carry_i_6__6_n_0;
  wire adder_1__2_carry_i_7__6_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__6_n_0;
  wire adder_1__30_carry__0_i_2__6_n_0;
  wire adder_1__30_carry__0_i_3__6_n_0;
  wire adder_1__30_carry__0_i_4__6_n_0;
  wire adder_1__30_carry__0_i_5__6_n_0;
  wire adder_1__30_carry__0_i_6__6_n_0;
  wire adder_1__30_carry__0_i_7__6_n_0;
  wire adder_1__30_carry__0_i_8__6_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__6_n_0;
  wire adder_1__30_carry__1_i_2__6_n_0;
  wire adder_1__30_carry__1_i_3__6_n_0;
  wire adder_1__30_carry__1_i_4__6_n_0;
  wire adder_1__30_carry__1_i_5__6_n_0;
  wire adder_1__30_carry__1_i_6__6_n_0;
  wire adder_1__30_carry__1_i_7__6_n_0;
  wire adder_1__30_carry__1_i_8__6_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__6_n_0;
  wire adder_1__30_carry__2_i_2__6_n_0;
  wire adder_1__30_carry__2_i_3__6_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__6_n_0;
  wire adder_1__30_carry_i_2__6_n_0;
  wire adder_1__30_carry_i_3__6_n_0;
  wire adder_1__30_carry_i_4__6_n_0;
  wire adder_1__30_carry_i_5__6_n_0;
  wire adder_1__30_carry_i_6__6_n_0;
  wire adder_1__30_carry_i_7__6_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__6_n_0;
  wire adder_2__0_carry__0_i_2__6_n_0;
  wire adder_2__0_carry__0_i_3__6_n_0;
  wire adder_2__0_carry__0_i_4__6_n_0;
  wire adder_2__0_carry__0_i_5__6_n_0;
  wire adder_2__0_carry__0_i_6__6_n_0;
  wire adder_2__0_carry__0_i_7__6_n_0;
  wire adder_2__0_carry__0_i_8__6_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__6_n_0;
  wire adder_2__0_carry__1_i_2__6_n_0;
  wire adder_2__0_carry__1_i_3__6_n_0;
  wire adder_2__0_carry__1_i_4__6_n_0;
  wire adder_2__0_carry__1_i_5__6_n_0;
  wire adder_2__0_carry__1_i_6__6_n_0;
  wire adder_2__0_carry__1_i_7__6_n_0;
  wire adder_2__0_carry__1_i_8__6_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__6_n_0;
  wire adder_2__0_carry__2_i_2__6_n_0;
  wire adder_2__0_carry__2_i_3__6_n_0;
  wire adder_2__0_carry__2_i_4__6_n_0;
  wire adder_2__0_carry__2_i_5__6_n_0;
  wire adder_2__0_carry__2_i_6__6_n_0;
  wire adder_2__0_carry__2_i_7__6_n_0;
  wire adder_2__0_carry__2_i_8__6_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__6_n_0;
  wire adder_2__0_carry__3_i_2__6_n_0;
  wire adder_2__0_carry__3_i_3__6_n_0;
  wire adder_2__0_carry__3_i_4__6_n_0;
  wire adder_2__0_carry__3_i_5__6_n_0;
  wire adder_2__0_carry__3_i_6__6_n_0;
  wire adder_2__0_carry__3_i_7__6_n_0;
  wire adder_2__0_carry__3_i_8__6_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__6_n_0;
  wire adder_2__0_carry__4_i_2__6_n_0;
  wire adder_2__0_carry__4_i_3__6_n_0;
  wire adder_2__0_carry__4_i_4__6_n_0;
  wire adder_2__0_carry__4_i_5__6_n_0;
  wire adder_2__0_carry__4_i_6__6_n_0;
  wire adder_2__0_carry__4_i_7__6_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__6_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__6_n_0;
  wire adder_2__0_carry_i_2__6_n_0;
  wire adder_2__0_carry_i_3__6_n_0;
  wire adder_2__0_carry_i_4__6_n_0;
  wire adder_2__0_carry_i_5__6_n_0;
  wire adder_2__0_carry_i_6__6_n_0;
  wire adder_2__0_carry_i_7__6_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__6_n_0;
  wire adder_4__23_carry__0_i_2__6_n_0;
  wire adder_4__23_carry__0_i_3__6_n_0;
  wire adder_4__23_carry__0_i_4__6_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__6_n_0;
  wire adder_4__23_carry__1_i_2__6_n_0;
  wire adder_4__23_carry__1_i_3__6_n_0;
  wire adder_4__23_carry__1_i_4__6_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__6_n_0;
  wire adder_4__23_carry__2_i_2__6_n_0;
  wire adder_4__23_carry__2_i_3__6_n_0;
  wire adder_4__23_carry__2_i_4__6_n_0;
  wire adder_4__23_carry__2_i_5__6_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__6_n_0;
  wire adder_4__23_carry__3_i_2__6_n_0;
  wire adder_4__23_carry__3_i_3__6_n_0;
  wire adder_4__23_carry__3_i_4__6_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__6_n_0;
  wire adder_4__23_carry__4_i_2__6_n_0;
  wire adder_4__23_carry__4_i_3__6_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__6_n_0;
  wire adder_4__23_carry_i_2__6_n_0;
  wire adder_4__23_carry_i_3__6_n_0;
  wire adder_4__23_carry_i_4__6_n_0;
  wire adder_4__23_carry_i_5__6_n_0;
  wire adder_4__23_carry_i_6__6_n_0;
  wire adder_4__23_carry_i_7__6_n_0;
  wire adder_4__23_carry_i_8__6_n_0;
  wire adder_4__23_carry_i_9__6_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__6_n_0;
  wire i___1_carry__2_i_12__5_n_0;
  wire i___1_carry__2_i_13__6_n_0;
  wire i___1_carry__2_i_15__5_n_0;
  wire [2:0]out1_carry_i_7__6;
  wire \out[0]_i_1__6_n_0 ;
  wire \out[10]_i_1__6_n_0 ;
  wire \out[11]_i_1__6_n_0 ;
  wire \out[12]_i_1__6_n_0 ;
  wire \out[13]_i_1__6_n_0 ;
  wire \out[14]_i_1__6_n_0 ;
  wire \out[15]_i_1__6_n_0 ;
  wire \out[16]_i_1__6_n_0 ;
  wire \out[17]_i_1__6_n_0 ;
  wire \out[18]_i_1__6_n_0 ;
  wire \out[19]_i_1__6_n_0 ;
  wire \out[1]_i_1__6_n_0 ;
  wire \out[20]_i_1__6_n_0 ;
  wire \out[21]_i_1__6_n_0 ;
  wire \out[22]_i_1__6_n_0 ;
  wire \out[2]_i_1__6_n_0 ;
  wire \out[3]_i_1__6_n_0 ;
  wire \out[4]_i_1__6_n_0 ;
  wire \out[5]_i_1__6_n_0 ;
  wire \out[6]_i_1__6_n_0 ;
  wire \out[7]_i_1__6_n_0 ;
  wire \out[8]_i_1__6_n_0 ;
  wire \out[9]_i_1__6_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire [22:0]\out_reg[22]_0 ;
  wire \out_reg[22]_1 ;
  wire [0:0]\out_reg[22]_2 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][10] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][14] ;
  wire [0:0]\shift_registers_u[0].shift_reg_u_reg[0][2] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][6] ;
  wire [18:0]sub_out;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__6_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[0]_inst_i_1 
       (.I0(\out_reg[22]_0 [0]),
        .I1(B),
        .I2(\NTT_out_d[22] [0]),
        .O(NTT_out_d_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[10]_inst_i_1 
       (.I0(\out_reg[22]_0 [10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(NTT_out_d_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[11]_inst_i_1 
       (.I0(\out_reg[22]_0 [11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(NTT_out_d_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[12]_inst_i_1 
       (.I0(\out_reg[22]_0 [12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(NTT_out_d_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[13]_inst_i_1 
       (.I0(\out_reg[22]_0 [13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(NTT_out_d_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[14]_inst_i_1 
       (.I0(\out_reg[22]_0 [14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(NTT_out_d_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[15]_inst_i_1 
       (.I0(\out_reg[22]_0 [15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(NTT_out_d_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[16]_inst_i_1 
       (.I0(\out_reg[22]_0 [16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(NTT_out_d_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[17]_inst_i_1 
       (.I0(\out_reg[22]_0 [17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(NTT_out_d_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[18]_inst_i_1 
       (.I0(\out_reg[22]_0 [18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(NTT_out_d_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[19]_inst_i_1 
       (.I0(\out_reg[22]_0 [19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(NTT_out_d_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[1]_inst_i_1 
       (.I0(\out_reg[22]_0 [1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(NTT_out_d_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[20]_inst_i_1 
       (.I0(\out_reg[22]_0 [20]),
        .I1(B),
        .I2(\NTT_out_d[22] [1]),
        .O(NTT_out_d_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[21]_inst_i_1 
       (.I0(\out_reg[22]_0 [21]),
        .I1(B),
        .I2(\NTT_out_d[22] [2]),
        .O(NTT_out_d_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[22]_inst_i_1 
       (.I0(\out_reg[22]_0 [22]),
        .I1(B),
        .I2(\NTT_out_d[22] [3]),
        .O(NTT_out_d_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[2]_inst_i_1 
       (.I0(\out_reg[22]_0 [2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(NTT_out_d_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[3]_inst_i_1 
       (.I0(\out_reg[22]_0 [3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(NTT_out_d_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[4]_inst_i_1 
       (.I0(\out_reg[22]_0 [4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(NTT_out_d_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[5]_inst_i_1 
       (.I0(\out_reg[22]_0 [5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(NTT_out_d_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[6]_inst_i_1 
       (.I0(\out_reg[22]_0 [6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(NTT_out_d_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[7]_inst_i_1 
       (.I0(\out_reg[22]_0 [7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(NTT_out_d_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[8]_inst_i_1 
       (.I0(\out_reg[22]_0 [8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(NTT_out_d_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_d_OBUF[9]_inst_i_1 
       (.I0(\out_reg[22]_0 [9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(NTT_out_d_OBUF[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \NTT_out_u_OBUF[0]_inst_i_1 
       (.I0(a_plus_b_minus_q[22]),
        .I1(O[0]),
        .O(NTT_out_u_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[10]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(NTT_out_u_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[11]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(NTT_out_u_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[12]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .O(NTT_out_u_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[13]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .O(NTT_out_u_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[14]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .O(NTT_out_u_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[15]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .O(NTT_out_u_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[16]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .O(NTT_out_u_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[17]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .O(NTT_out_u_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[18]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .O(NTT_out_u_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[19]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .O(NTT_out_u_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[1]_inst_i_1 
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .O(NTT_out_u_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[20]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .O(NTT_out_u_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[21]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .O(NTT_out_u_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[22]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .O(NTT_out_u_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[2]_inst_i_1 
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .O(NTT_out_u_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[3]_inst_i_1 
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(NTT_out_u_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[4]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(NTT_out_u_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[5]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(NTT_out_u_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[6]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(NTT_out_u_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[7]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .O(NTT_out_u_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[8]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(NTT_out_u_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[9]_inst_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(NTT_out_u_OBUF[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__6
       (.CI(a_plus_b_minus_q_carry_i_2__6_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__6_n_0,a_plus_b_minus_q_carry__0_i_1__6_n_1,a_plus_b_minus_q_carry__0_i_1__6_n_2,a_plus_b_minus_q_carry__0_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__6
       (.CI(a_plus_b_minus_q_carry__0_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__6_n_0,a_plus_b_minus_q_carry__1_i_1__6_n_1,a_plus_b_minus_q_carry__1_i_1__6_n_2,a_plus_b_minus_q_carry__1_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .S(a_plus_b_minus_q_carry__1));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__6
       (.CI(a_plus_b_minus_q_carry__1_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__6_n_0,a_plus_b_minus_q_carry__2_i_1__6_n_1,a_plus_b_minus_q_carry__2_i_1__6_n_2,a_plus_b_minus_q_carry__2_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(a_plus_b_minus_q_carry__2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__6
       (.CI(a_plus_b_minus_q_carry__2_i_1__6_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__6_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__6_n_1,a_plus_b_minus_q_carry__3_i_1__6_n_2,a_plus_b_minus_q_carry__3_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,a_plus_b_minus_q_carry__3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__6
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__6_n_0,a_plus_b_minus_q_carry_i_1__6_n_1,a_plus_b_minus_q_carry_i_1__6_n_2,a_plus_b_minus_q_carry_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],out1_carry_i_7__6}),
        .O(O),
        .S(a_plus_b_minus_q_carry));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__6
       (.CI(a_plus_b_minus_q_carry_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__6_n_0,a_plus_b_minus_q_carry_i_2__6_n_1,a_plus_b_minus_q_carry_i_2__6_n_2,a_plus_b_minus_q_carry_i_2__6_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__6
       (.I0(O[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__6
       (.I0(O[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__6
       (.I0(O[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__6
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__6_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__6_n_0,adder_1__2_carry_i_2__6_n_0,adder_1__2_carry_i_3__6_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__6_n_0,adder_1__2_carry_i_5__6_n_0,adder_1__2_carry_i_6__6_n_0,adder_1__2_carry_i_7__6_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__6_n_0,adder_1__2_carry__0_i_2__6_n_0,adder_1__2_carry__0_i_3__6_n_0,adder_1__2_carry__0_i_4__6_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__6_n_0,adder_1__2_carry__0_i_6__6_n_0,adder_1__2_carry__0_i_7__6_n_0,adder_1__2_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__6
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__6
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__6
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__6
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__6
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__6
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__6_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__6_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__6_n_0,adder_1__2_carry__1_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__6
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__6
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__6
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__6
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__6
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__6_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__6
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__6
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__6
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__6
       (.I0(adder_1__2_carry_i_3__6_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__6
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__6_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__6_n_0,adder_1__30_carry_i_2__6_n_0,adder_1__30_carry_i_3__6_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__6_n_0,adder_1__30_carry_i_5__6_n_0,adder_1__30_carry_i_6__6_n_0,adder_1__30_carry_i_7__6_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__6_n_0,adder_1__30_carry__0_i_2__6_n_0,adder_1__30_carry__0_i_3__6_n_0,adder_1__30_carry__0_i_4__6_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__6_n_0,adder_1__30_carry__0_i_6__6_n_0,adder_1__30_carry__0_i_7__6_n_0,adder_1__30_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__6
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__6
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__6
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__6
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__6
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__6
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__6_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__6_n_0,adder_1__30_carry__1_i_2__6_n_0,adder_1__30_carry__1_i_3__6_n_0,adder_1__30_carry__1_i_4__6_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__6_n_0,adder_1__30_carry__1_i_6__6_n_0,adder_1__30_carry__1_i_7__6_n_0,adder_1__30_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__6
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__6
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__6
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__6
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__6
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__6
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__6
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__6
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__6_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__6_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__6_n_0,adder_1__30_carry__2_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__6
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__6
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__6
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__6_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__6
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__6_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__6
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__6
       (.I0(adder_1__30_carry_i_2__6_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__6_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__6
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__6_n_0,adder_2__0_carry_i_2__6_n_0,adder_2__0_carry_i_3__6_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__6_n_0,adder_2__0_carry_i_5__6_n_0,adder_2__0_carry_i_6__6_n_0,adder_2__0_carry_i_7__6_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__6_n_0,adder_2__0_carry__0_i_2__6_n_0,adder_2__0_carry__0_i_3__6_n_0,adder_2__0_carry__0_i_4__6_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__6_n_0,adder_2__0_carry__0_i_6__6_n_0,adder_2__0_carry__0_i_7__6_n_0,adder_2__0_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__6
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__6
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__6
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__6
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__6
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__6
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__6
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__6_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__6_n_0,adder_2__0_carry__1_i_2__6_n_0,adder_2__0_carry__1_i_3__6_n_0,adder_2__0_carry__1_i_4__6_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__6_n_0,adder_2__0_carry__1_i_6__6_n_0,adder_2__0_carry__1_i_7__6_n_0,adder_2__0_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__6
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__6
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__6
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__6
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__6
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__6
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__6
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__6_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__6_n_0,adder_2__0_carry__2_i_2__6_n_0,adder_2__0_carry__2_i_3__6_n_0,adder_2__0_carry__2_i_4__6_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__6_n_0,adder_2__0_carry__2_i_6__6_n_0,adder_2__0_carry__2_i_7__6_n_0,adder_2__0_carry__2_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__6
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__6
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__6
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__6
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__6
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__6
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__6
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__6_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__6_n_0,adder_2__0_carry__3_i_2__6_n_0,adder_2__0_carry__3_i_3__6_n_0,adder_2__0_carry__3_i_4__6_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__6_n_0,adder_2__0_carry__3_i_6__6_n_0,adder_2__0_carry__3_i_7__6_n_0,adder_2__0_carry__3_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__6
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__6
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__6
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__6
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__6
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__6
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__6
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__6_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__6_n_0,adder_2__0_carry__4_i_2__6_n_0,adder_2__0_carry__4_i_3__6_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__6_n_0,adder_2__0_carry__4_i_5__6_n_0,adder_2__0_carry__4_i_6__6_n_0,adder_2__0_carry__4_i_7__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__6
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__6
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__6
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__6_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__6
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__6
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__6
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__6_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__6
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__6
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__6
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__6_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__6
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__6
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__6
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__6
       (.I0(adder_2__0_carry_i_3__6_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__6_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__6
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__6_n_0,adder_4__23_carry_i_3__6_n_0,adder_4__23_carry_i_4__6_n_0,adder_4__23_carry_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__6_n_0,adder_4__23_carry__0_i_2__6_n_0,adder_4__23_carry__0_i_3__6_n_0,adder_4__23_carry__0_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__6
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__6_n_0,adder_4__23_carry__1_i_2__6_n_0,adder_4__23_carry__1_i_3__6_n_0,adder_4__23_carry__1_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__6
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__6_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__6_n_0,adder_4__23_carry__2_i_3__6_n_0,adder_4__23_carry__2_i_4__6_n_0,adder_4__23_carry__2_i_5__6_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__6_n_0),
        .I4(adder_4__23_carry_i_7__6_n_0),
        .O(adder_4__23_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__6
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__6_n_0),
        .I4(adder_4__23_carry_i_7__6_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__6
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__6_n_0,adder_4__23_carry__3_i_2__6_n_0,adder_4__23_carry__3_i_3__6_n_0,adder_4__23_carry__3_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__6
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__6_n_0,adder_4__23_carry__4_i_2__6_n_0,adder_4__23_carry__4_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__6
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__6_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__6
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__6_n_0),
        .I4(adder_4__23_carry_i_7__6_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__6
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__6
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__6
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__6_n_0),
        .I4(adder_4__23_carry_i_7__6_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__6
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__6_n_0),
        .I4(adder_4__23_carry_i_7__6_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__6
       (.I0(adder_4__23_carry_i_8__6_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__6_n_0),
        .O(adder_4__23_carry_i_6__6_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__6
       (.I0(adder_4__23_carry_i_10__6_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__6
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__6
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__6
       (.I0(Q[4]),
        .I1(RU_7_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(\out_reg[22]_0 [6]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__6
       (.I0(Q[3]),
        .I1(RU_7_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(\out_reg[22]_0 [5]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__6
       (.I0(Q[2]),
        .I1(RU_7_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(\out_reg[22]_0 [4]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__6
       (.I0(Q[1]),
        .I1(RU_7_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(\out_reg[22]_0 [3]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(\out_reg[22]_0 [7]),
        .I3(B),
        .I4(RU_7_out_data_d[5]),
        .I5(Q[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(\out_reg[22]_0 [6]),
        .I3(B),
        .I4(RU_7_out_data_d[4]),
        .I5(Q[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(\out_reg[22]_0 [5]),
        .I3(B),
        .I4(Q[3]),
        .I5(RU_7_out_data_d[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(\out_reg[22]_0 [4]),
        .I3(B),
        .I4(RU_7_out_data_d[2]),
        .I5(Q[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__6
       (.I0(Q[8]),
        .I1(RU_7_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(\out_reg[22]_0 [10]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__6
       (.I0(Q[7]),
        .I1(RU_7_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(\out_reg[22]_0 [9]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__6
       (.I0(Q[6]),
        .I1(RU_7_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(\out_reg[22]_0 [8]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__6
       (.I0(Q[5]),
        .I1(RU_7_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(\out_reg[22]_0 [7]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(\out_reg[22]_0 [11]),
        .I3(B),
        .I4(RU_7_out_data_d[9]),
        .I5(Q[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(\out_reg[22]_0 [10]),
        .I3(B),
        .I4(RU_7_out_data_d[8]),
        .I5(Q[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(\out_reg[22]_0 [9]),
        .I3(B),
        .I4(RU_7_out_data_d[7]),
        .I5(Q[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(\out_reg[22]_0 [8]),
        .I3(B),
        .I4(RU_7_out_data_d[6]),
        .I5(Q[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__6
       (.I0(\out_reg[22]_0 [12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_7_out_data_d[10]),
        .I4(Q[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__6_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__5
       (.I0(Q[12]),
        .I1(RU_7_out_data_d[12]),
        .I2(B),
        .I3(\out_reg[22]_0 [14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(\out_reg[22]_0 [12]),
        .O(i___1_carry__2_i_13__6_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__5
       (.I0(Q[11]),
        .I1(RU_7_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(\out_reg[22]_0 [13]),
        .O(i___1_carry__2_i_15__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__5
       (.I0(\out_reg[22]_0 [12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__5
       (.I0(\out_reg[22]_0 [15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__6
       (.I0(i___1_carry__2_i_10__6_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(B),
        .I4(RU_7_out_data_d[12]),
        .I5(Q[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__6
       (.I0(Q[11]),
        .I1(RU_7_out_data_d[11]),
        .I2(B),
        .I3(\out_reg[22]_0 [13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__6
       (.I0(Q[9]),
        .I1(RU_7_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(\out_reg[22]_0 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__6
       (.I0(i___1_carry__2_i_12__5_n_0),
        .I1(i___1_carry__2_i_13__6_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__5_n_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(Q[10]),
        .I5(RU_7_out_data_d[10]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__6
       (.I0(\out_reg[22]_0 [17]),
        .I1(\out_reg[22]_0 [16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(\out_reg[22]_0 [15]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__6
       (.I0(\out_reg[22]_0 [15]),
        .I1(\out_reg[22]_0 [14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__6
       (.I0(\out_reg[22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__6
       (.I0(\out_reg[22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(\out_reg[22]_0 [17]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(\out_reg[22]_0 [15]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(\out_reg[22]_0 [17]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__6
       (.I0(\out_reg[22]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(\out_reg[22]_0 [21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(\out_reg[22]_0 [20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_1 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__5
       (.I0(\out_reg[22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(\out_reg[22]_0 [19]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(\out_reg[22]_0 [19]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__6
       (.I0(\out_reg[22]_0 [19]),
        .I1(\out_reg[22]_0 [18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__6
       (.I0(Q[0]),
        .I1(RU_7_out_data_d[0]),
        .I2(B),
        .I3(out1_carry_i_7__6[2]),
        .I4(\out_reg[22]_0 [2]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(\out_reg[22]_0 [3]),
        .I3(B),
        .I4(Q[1]),
        .I5(RU_7_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__6
       (.I0(\out_reg[22]_0 [13]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__6
       (.I0(\out_reg[22]_0 [11]),
        .I1(\out_reg[22]_0 [10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__6
       (.I0(\out_reg[22]_0 [9]),
        .I1(\out_reg[22]_0 [8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__6
       (.I0(\out_reg[22]_0 [15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__6
       (.I0(\out_reg[22]_0 [13]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__6
       (.I0(\out_reg[22]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(\out_reg[22]_0 [10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__6
       (.I0(\out_reg[22]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(\out_reg[22]_0 [8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__6
       (.I0(\out_reg[22]_0 [15]),
        .I1(\out_reg[22]_0 [14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__6
       (.I0(\out_reg[22]_0 [19]),
        .I1(\out_reg[22]_0 [18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__6
       (.I0(\out_reg[22]_0 [17]),
        .I1(\out_reg[22]_0 [16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__6
       (.I0(\out_reg[22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__6
       (.I0(\out_reg[22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__6
       (.I0(\out_reg[22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__6
       (.I0(Q[13]),
        .I1(RU_7_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(\out_reg[22]_0 [22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__6
       (.I0(\out_reg[22]_0 [22]),
        .I1(RU_7_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(Q[13]),
        .O(\out_reg[22]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__6
       (.I0(\out_reg[22]_0 [21]),
        .I1(\out_reg[22]_0 [20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__6
       (.I0(\out_reg[22]_0 [5]),
        .I1(\out_reg[22]_0 [4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__6
       (.I0(\out_reg[22]_0 [3]),
        .I1(\out_reg[22]_0 [2]),
        .I2(out1_carry_i_7__6[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__6
       (.I0(\out_reg[22]_0 [1]),
        .I1(\out_reg[22]_0 [0]),
        .I2(out1_carry_i_7__6[0]),
        .I3(out1_carry_i_7__6[1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__6
       (.I0(\out_reg[22]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(\out_reg[22]_0 [6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__6
       (.I0(\out_reg[22]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(\out_reg[22]_0 [4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__6
       (.I0(\out_reg[22]_0 [3]),
        .I1(out1_carry_i_7__6[2]),
        .I2(\out_reg[22]_0 [2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__6
       (.I0(\out_reg[22]_0 [1]),
        .I1(out1_carry_i_7__6[0]),
        .I2(\out_reg[22]_0 [0]),
        .I3(out1_carry_i_7__6[1]),
        .O(\out_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__6
       (.I0(\out_reg[22]_0 [7]),
        .I1(\out_reg[22]_0 [6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__6 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__6 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__6_n_0 ),
        .Q(\out_reg[22]_0 [9]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_10
   (DI,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[1].shift_reg_u_reg[1][10] ,
    \shift_registers_u[1].shift_reg_u_reg[1][6] ,
    \shift_registers_u[1].shift_reg_u_reg[1][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    D,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_2 ,
    \shift_registers_u[1].shift_reg_u_reg[1][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \shift_registers_u[0].shift_reg_u_reg[0][4] ,
    RU_7_out_data_d,
    \shift_registers_u[0].shift_reg_u_reg[0][4]_0 ,
    \shift_registers_d[0].shift_reg_d_reg[0][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    Q,
    RU_6_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    \shift_registers_u[0].shift_reg_u_reg[0][3] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    sub_out,
    \shift_registers_u[0].shift_reg_u_reg[0][3]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][7] ,
    \shift_registers_u[0].shift_reg_u_reg[0][11] ,
    \shift_registers_u[0].shift_reg_u_reg[0][15] ,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_1 ,
    a_plus_b_minus_q,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]\out_reg[22]_0 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][10] ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][6] ;
  output [0:0]\shift_registers_u[1].shift_reg_u_reg[1][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]D;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_2 ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  output [22:0]RU_7_out_data_d;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  output [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]Q;
  input [13:0]RU_6_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  input [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input [18:0]sub_out;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [0:0]CO;
  wire [22:0]D;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [13:0]Q;
  wire [13:0]RU_6_out_data_d;
  wire [22:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_i_1__5_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__5_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__5_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__5_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__5_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__5_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__5_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__5_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__5_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__5_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__5_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__5_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__5_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__5_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__5_n_3;
  wire a_plus_b_minus_q_carry_i_1__5_n_0;
  wire a_plus_b_minus_q_carry_i_1__5_n_1;
  wire a_plus_b_minus_q_carry_i_1__5_n_2;
  wire a_plus_b_minus_q_carry_i_1__5_n_3;
  wire a_plus_b_minus_q_carry_i_2__5_n_0;
  wire a_plus_b_minus_q_carry_i_2__5_n_1;
  wire a_plus_b_minus_q_carry_i_2__5_n_2;
  wire a_plus_b_minus_q_carry_i_2__5_n_3;
  wire adder_0__5_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__5_n_0;
  wire adder_1__2_carry__0_i_2__5_n_0;
  wire adder_1__2_carry__0_i_3__5_n_0;
  wire adder_1__2_carry__0_i_4__5_n_0;
  wire adder_1__2_carry__0_i_5__5_n_0;
  wire adder_1__2_carry__0_i_6__5_n_0;
  wire adder_1__2_carry__0_i_7__5_n_0;
  wire adder_1__2_carry__0_i_8__5_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__5_n_0;
  wire adder_1__2_carry__1_i_2__5_n_0;
  wire adder_1__2_carry__1_i_3__5_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__5_n_0;
  wire adder_1__2_carry_i_2__5_n_0;
  wire adder_1__2_carry_i_3__5_n_0;
  wire adder_1__2_carry_i_4__5_n_0;
  wire adder_1__2_carry_i_5__5_n_0;
  wire adder_1__2_carry_i_6__5_n_0;
  wire adder_1__2_carry_i_7__5_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__5_n_0;
  wire adder_1__30_carry__0_i_2__5_n_0;
  wire adder_1__30_carry__0_i_3__5_n_0;
  wire adder_1__30_carry__0_i_4__5_n_0;
  wire adder_1__30_carry__0_i_5__5_n_0;
  wire adder_1__30_carry__0_i_6__5_n_0;
  wire adder_1__30_carry__0_i_7__5_n_0;
  wire adder_1__30_carry__0_i_8__5_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__5_n_0;
  wire adder_1__30_carry__1_i_2__5_n_0;
  wire adder_1__30_carry__1_i_3__5_n_0;
  wire adder_1__30_carry__1_i_4__5_n_0;
  wire adder_1__30_carry__1_i_5__5_n_0;
  wire adder_1__30_carry__1_i_6__5_n_0;
  wire adder_1__30_carry__1_i_7__5_n_0;
  wire adder_1__30_carry__1_i_8__5_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__5_n_0;
  wire adder_1__30_carry__2_i_2__5_n_0;
  wire adder_1__30_carry__2_i_3__5_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__5_n_0;
  wire adder_1__30_carry_i_2__5_n_0;
  wire adder_1__30_carry_i_3__5_n_0;
  wire adder_1__30_carry_i_4__5_n_0;
  wire adder_1__30_carry_i_5__5_n_0;
  wire adder_1__30_carry_i_6__5_n_0;
  wire adder_1__30_carry_i_7__5_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__5_n_0;
  wire adder_2__0_carry__0_i_2__5_n_0;
  wire adder_2__0_carry__0_i_3__5_n_0;
  wire adder_2__0_carry__0_i_4__5_n_0;
  wire adder_2__0_carry__0_i_5__5_n_0;
  wire adder_2__0_carry__0_i_6__5_n_0;
  wire adder_2__0_carry__0_i_7__5_n_0;
  wire adder_2__0_carry__0_i_8__5_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__5_n_0;
  wire adder_2__0_carry__1_i_2__5_n_0;
  wire adder_2__0_carry__1_i_3__5_n_0;
  wire adder_2__0_carry__1_i_4__5_n_0;
  wire adder_2__0_carry__1_i_5__5_n_0;
  wire adder_2__0_carry__1_i_6__5_n_0;
  wire adder_2__0_carry__1_i_7__5_n_0;
  wire adder_2__0_carry__1_i_8__5_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__5_n_0;
  wire adder_2__0_carry__2_i_2__5_n_0;
  wire adder_2__0_carry__2_i_3__5_n_0;
  wire adder_2__0_carry__2_i_4__5_n_0;
  wire adder_2__0_carry__2_i_5__5_n_0;
  wire adder_2__0_carry__2_i_6__5_n_0;
  wire adder_2__0_carry__2_i_7__5_n_0;
  wire adder_2__0_carry__2_i_8__5_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__5_n_0;
  wire adder_2__0_carry__3_i_2__5_n_0;
  wire adder_2__0_carry__3_i_3__5_n_0;
  wire adder_2__0_carry__3_i_4__5_n_0;
  wire adder_2__0_carry__3_i_5__5_n_0;
  wire adder_2__0_carry__3_i_6__5_n_0;
  wire adder_2__0_carry__3_i_7__5_n_0;
  wire adder_2__0_carry__3_i_8__5_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__5_n_0;
  wire adder_2__0_carry__4_i_2__5_n_0;
  wire adder_2__0_carry__4_i_3__5_n_0;
  wire adder_2__0_carry__4_i_4__5_n_0;
  wire adder_2__0_carry__4_i_5__5_n_0;
  wire adder_2__0_carry__4_i_6__5_n_0;
  wire adder_2__0_carry__4_i_7__5_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__5_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__5_n_0;
  wire adder_2__0_carry_i_2__5_n_0;
  wire adder_2__0_carry_i_3__5_n_0;
  wire adder_2__0_carry_i_4__5_n_0;
  wire adder_2__0_carry_i_5__5_n_0;
  wire adder_2__0_carry_i_6__5_n_0;
  wire adder_2__0_carry_i_7__5_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__5_n_0;
  wire adder_4__23_carry__0_i_2__5_n_0;
  wire adder_4__23_carry__0_i_3__5_n_0;
  wire adder_4__23_carry__0_i_4__5_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__5_n_0;
  wire adder_4__23_carry__1_i_2__5_n_0;
  wire adder_4__23_carry__1_i_3__5_n_0;
  wire adder_4__23_carry__1_i_4__5_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__5_n_0;
  wire adder_4__23_carry__2_i_2__5_n_0;
  wire adder_4__23_carry__2_i_3__5_n_0;
  wire adder_4__23_carry__2_i_4__5_n_0;
  wire adder_4__23_carry__2_i_5__5_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__5_n_0;
  wire adder_4__23_carry__3_i_2__5_n_0;
  wire adder_4__23_carry__3_i_3__5_n_0;
  wire adder_4__23_carry__3_i_4__5_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__5_n_0;
  wire adder_4__23_carry__4_i_2__5_n_0;
  wire adder_4__23_carry__4_i_3__5_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__5_n_0;
  wire adder_4__23_carry_i_2__5_n_0;
  wire adder_4__23_carry_i_3__5_n_0;
  wire adder_4__23_carry_i_4__5_n_0;
  wire adder_4__23_carry_i_5__5_n_0;
  wire adder_4__23_carry_i_6__5_n_0;
  wire adder_4__23_carry_i_7__5_n_0;
  wire adder_4__23_carry_i_8__5_n_0;
  wire adder_4__23_carry_i_9__5_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__5_n_0;
  wire i___1_carry__2_i_12__4_n_0;
  wire i___1_carry__2_i_13__5_n_0;
  wire i___1_carry__2_i_15__4_n_0;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire \out[0]_i_1__5_n_0 ;
  wire \out[10]_i_1__5_n_0 ;
  wire \out[11]_i_1__5_n_0 ;
  wire \out[12]_i_1__5_n_0 ;
  wire \out[13]_i_1__5_n_0 ;
  wire \out[14]_i_1__5_n_0 ;
  wire \out[15]_i_1__5_n_0 ;
  wire \out[16]_i_1__5_n_0 ;
  wire \out[17]_i_1__5_n_0 ;
  wire \out[18]_i_1__5_n_0 ;
  wire \out[19]_i_1__5_n_0 ;
  wire \out[1]_i_1__5_n_0 ;
  wire \out[20]_i_1__5_n_0 ;
  wire \out[21]_i_1__5_n_0 ;
  wire \out[22]_i_1__5_n_0 ;
  wire \out[2]_i_1__5_n_0 ;
  wire \out[3]_i_1__5_n_0 ;
  wire \out[4]_i_1__5_n_0 ;
  wire \out[5]_i_1__5_n_0 ;
  wire \out[6]_i_1__5_n_0 ;
  wire \out[7]_i_1__5_n_0 ;
  wire \out[8]_i_1__5_n_0 ;
  wire \out[9]_i_1__5_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire [22:0]\out_reg[22]_0 ;
  wire \out_reg[22]_1 ;
  wire [0:0]\out_reg[22]_2 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  wire [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][10] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][14] ;
  wire [0:0]\shift_registers_u[1].shift_reg_u_reg[1][2] ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]),
        .I3(switch),
        .O(RU_7_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [10]),
        .I4(switch),
        .O(RU_7_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [11]),
        .I4(switch),
        .O(RU_7_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(O[0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [12]),
        .I4(switch),
        .O(RU_7_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(O[1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [13]),
        .I4(switch),
        .O(RU_7_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(O[2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [14]),
        .I4(switch),
        .O(RU_7_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(O[3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [15]),
        .I4(switch),
        .O(RU_7_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [16]),
        .I4(switch),
        .O(RU_7_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [17]),
        .I4(switch),
        .O(RU_7_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [18]),
        .I4(switch),
        .O(RU_7_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [19]),
        .I4(switch),
        .O(RU_7_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]),
        .I4(switch),
        .O(RU_7_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [3]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [20]),
        .I4(switch),
        .O(RU_7_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [21]),
        .I4(switch),
        .O(RU_7_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [22]),
        .I4(switch),
        .O(RU_7_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]),
        .I4(switch),
        .O(RU_7_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [3]),
        .I4(switch),
        .O(RU_7_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [4]),
        .I4(switch),
        .O(RU_7_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [5]),
        .I4(switch),
        .O(RU_7_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [6]),
        .I4(switch),
        .O(RU_7_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [7]),
        .I4(switch),
        .O(RU_7_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [8]),
        .I4(switch),
        .O(RU_7_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__5 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [9]),
        .I4(switch),
        .O(RU_7_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_28__4
       (.I0(a_mul_b0),
        .I1(B),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__5
       (.CI(a_plus_b_minus_q_carry_i_2__5_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__5_n_0,a_plus_b_minus_q_carry__0_i_1__5_n_1,a_plus_b_minus_q_carry__0_i_1__5_n_2,a_plus_b_minus_q_carry__0_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][11] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__5
       (.CI(a_plus_b_minus_q_carry__0_i_1__5_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__5_n_0,a_plus_b_minus_q_carry__1_i_1__5_n_1,a_plus_b_minus_q_carry__1_i_1__5_n_2,a_plus_b_minus_q_carry__1_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][15] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__5
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__5
       (.CI(a_plus_b_minus_q_carry__1_i_1__5_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__5_n_0,a_plus_b_minus_q_carry__2_i_1__5_n_1,a_plus_b_minus_q_carry__2_i_1__5_n_2,a_plus_b_minus_q_carry__2_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__5
       (.CI(a_plus_b_minus_q_carry__2_i_1__5_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__5_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__5_n_1,a_plus_b_minus_q_carry__3_i_1__5_n_2,a_plus_b_minus_q_carry__3_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,\shift_registers_u[0].shift_reg_u_reg[0][22] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__5
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__5_n_0,a_plus_b_minus_q_carry_i_1__5_n_1,a_plus_b_minus_q_carry_i_1__5_n_2,a_plus_b_minus_q_carry_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],\shift_registers_u[0].shift_reg_u_reg[0][3] }),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__5
       (.CI(a_plus_b_minus_q_carry_i_1__5_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__5_n_0,a_plus_b_minus_q_carry_i_2__5_n_1,a_plus_b_minus_q_carry_i_2__5_n_2,a_plus_b_minus_q_carry_i_2__5_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][7] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__5
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__5_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__5_n_0,adder_1__2_carry_i_2__5_n_0,adder_1__2_carry_i_3__5_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__5_n_0,adder_1__2_carry_i_5__5_n_0,adder_1__2_carry_i_6__5_n_0,adder_1__2_carry_i_7__5_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__5_n_0,adder_1__2_carry__0_i_2__5_n_0,adder_1__2_carry__0_i_3__5_n_0,adder_1__2_carry__0_i_4__5_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__5_n_0,adder_1__2_carry__0_i_6__5_n_0,adder_1__2_carry__0_i_7__5_n_0,adder_1__2_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__5
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__5
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__5
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__5
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__5
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__5
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__5_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__5_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__5_n_0,adder_1__2_carry__1_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__5
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__5
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__5
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__5
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__5
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__5_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__5
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__5
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__5
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__5
       (.I0(adder_1__2_carry_i_3__5_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__5
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__5_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__5_n_0,adder_1__30_carry_i_2__5_n_0,adder_1__30_carry_i_3__5_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__5_n_0,adder_1__30_carry_i_5__5_n_0,adder_1__30_carry_i_6__5_n_0,adder_1__30_carry_i_7__5_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__5_n_0,adder_1__30_carry__0_i_2__5_n_0,adder_1__30_carry__0_i_3__5_n_0,adder_1__30_carry__0_i_4__5_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__5_n_0,adder_1__30_carry__0_i_6__5_n_0,adder_1__30_carry__0_i_7__5_n_0,adder_1__30_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__5
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__5
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__5
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__5
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__5
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__5
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__5
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__5_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__5_n_0,adder_1__30_carry__1_i_2__5_n_0,adder_1__30_carry__1_i_3__5_n_0,adder_1__30_carry__1_i_4__5_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__5_n_0,adder_1__30_carry__1_i_6__5_n_0,adder_1__30_carry__1_i_7__5_n_0,adder_1__30_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__5
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__5
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__5
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__5
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__5
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__5
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__5
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__5_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__5_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__5_n_0,adder_1__30_carry__2_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__5
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__5
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__5
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__5_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__5
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__5_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__5
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__5
       (.I0(adder_1__30_carry_i_2__5_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__5_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__5
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__5_n_0,adder_2__0_carry_i_2__5_n_0,adder_2__0_carry_i_3__5_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__5_n_0,adder_2__0_carry_i_5__5_n_0,adder_2__0_carry_i_6__5_n_0,adder_2__0_carry_i_7__5_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__5_n_0,adder_2__0_carry__0_i_2__5_n_0,adder_2__0_carry__0_i_3__5_n_0,adder_2__0_carry__0_i_4__5_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__5_n_0,adder_2__0_carry__0_i_6__5_n_0,adder_2__0_carry__0_i_7__5_n_0,adder_2__0_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__5
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__5
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__5
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__5
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__5
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__5
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__5
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__5_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__5_n_0,adder_2__0_carry__1_i_2__5_n_0,adder_2__0_carry__1_i_3__5_n_0,adder_2__0_carry__1_i_4__5_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__5_n_0,adder_2__0_carry__1_i_6__5_n_0,adder_2__0_carry__1_i_7__5_n_0,adder_2__0_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__5
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__5
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__5
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__5
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__5
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__5
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__5
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__5_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__5_n_0,adder_2__0_carry__2_i_2__5_n_0,adder_2__0_carry__2_i_3__5_n_0,adder_2__0_carry__2_i_4__5_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__5_n_0,adder_2__0_carry__2_i_6__5_n_0,adder_2__0_carry__2_i_7__5_n_0,adder_2__0_carry__2_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__5
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__5
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__5
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__5
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__5
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__5
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__5
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__5_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__5_n_0,adder_2__0_carry__3_i_2__5_n_0,adder_2__0_carry__3_i_3__5_n_0,adder_2__0_carry__3_i_4__5_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__5_n_0,adder_2__0_carry__3_i_6__5_n_0,adder_2__0_carry__3_i_7__5_n_0,adder_2__0_carry__3_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__5
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__5
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__5
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__5
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__5
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__5
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__5
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__5_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__5_n_0,adder_2__0_carry__4_i_2__5_n_0,adder_2__0_carry__4_i_3__5_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__5_n_0,adder_2__0_carry__4_i_5__5_n_0,adder_2__0_carry__4_i_6__5_n_0,adder_2__0_carry__4_i_7__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__5
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__5
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__5
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__5_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__5
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__5
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__5
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__5_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__5
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__5
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__5
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__5_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__5
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__5
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__5
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__5
       (.I0(adder_2__0_carry_i_3__5_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__5_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__5
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__5_n_0,adder_4__23_carry_i_3__5_n_0,adder_4__23_carry_i_4__5_n_0,adder_4__23_carry_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__5_n_0,adder_4__23_carry__0_i_2__5_n_0,adder_4__23_carry__0_i_3__5_n_0,adder_4__23_carry__0_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__5
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__5_n_0,adder_4__23_carry__1_i_2__5_n_0,adder_4__23_carry__1_i_3__5_n_0,adder_4__23_carry__1_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__5
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__5_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__5_n_0,adder_4__23_carry__2_i_3__5_n_0,adder_4__23_carry__2_i_4__5_n_0,adder_4__23_carry__2_i_5__5_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__5_n_0),
        .I4(adder_4__23_carry_i_7__5_n_0),
        .O(adder_4__23_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__5_n_0),
        .I4(adder_4__23_carry_i_7__5_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__5
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__5_n_0,adder_4__23_carry__3_i_2__5_n_0,adder_4__23_carry__3_i_3__5_n_0,adder_4__23_carry__3_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__5
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__5_n_0,adder_4__23_carry__4_i_2__5_n_0,adder_4__23_carry__4_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__5
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__5_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__5_n_0),
        .I4(adder_4__23_carry_i_7__5_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__5
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__5
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__5_n_0),
        .I4(adder_4__23_carry_i_7__5_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__5_n_0),
        .I4(adder_4__23_carry_i_7__5_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__5
       (.I0(adder_4__23_carry_i_8__5_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__5_n_0),
        .O(adder_4__23_carry_i_6__5_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__5
       (.I0(adder_4__23_carry_i_10__5_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__5
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__5
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__5
       (.I0(Q[4]),
        .I1(RU_6_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(\out_reg[22]_0 [6]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__5
       (.I0(Q[3]),
        .I1(RU_6_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(\out_reg[22]_0 [5]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__5
       (.I0(Q[2]),
        .I1(RU_6_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(\out_reg[22]_0 [4]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__5
       (.I0(Q[1]),
        .I1(RU_6_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(\out_reg[22]_0 [3]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(\out_reg[22]_0 [7]),
        .I3(B),
        .I4(RU_6_out_data_d[5]),
        .I5(Q[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(\out_reg[22]_0 [6]),
        .I3(B),
        .I4(RU_6_out_data_d[4]),
        .I5(Q[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(\out_reg[22]_0 [5]),
        .I3(B),
        .I4(Q[3]),
        .I5(RU_6_out_data_d[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(\out_reg[22]_0 [4]),
        .I3(B),
        .I4(RU_6_out_data_d[2]),
        .I5(Q[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__5
       (.I0(Q[8]),
        .I1(RU_6_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(\out_reg[22]_0 [10]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__5
       (.I0(Q[7]),
        .I1(RU_6_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(\out_reg[22]_0 [9]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__5
       (.I0(Q[6]),
        .I1(RU_6_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(\out_reg[22]_0 [8]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__5
       (.I0(Q[5]),
        .I1(RU_6_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(\out_reg[22]_0 [7]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(\out_reg[22]_0 [11]),
        .I3(B),
        .I4(RU_6_out_data_d[9]),
        .I5(Q[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(\out_reg[22]_0 [10]),
        .I3(B),
        .I4(RU_6_out_data_d[8]),
        .I5(Q[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(\out_reg[22]_0 [9]),
        .I3(B),
        .I4(RU_6_out_data_d[7]),
        .I5(Q[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(\out_reg[22]_0 [8]),
        .I3(B),
        .I4(RU_6_out_data_d[6]),
        .I5(Q[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__5
       (.I0(\out_reg[22]_0 [12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_6_out_data_d[10]),
        .I4(Q[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__5_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__4
       (.I0(Q[12]),
        .I1(RU_6_out_data_d[12]),
        .I2(B),
        .I3(\out_reg[22]_0 [14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(\out_reg[22]_0 [12]),
        .O(i___1_carry__2_i_13__5_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__4
       (.I0(Q[11]),
        .I1(RU_6_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(\out_reg[22]_0 [13]),
        .O(i___1_carry__2_i_15__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__4
       (.I0(\out_reg[22]_0 [12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__4
       (.I0(\out_reg[22]_0 [15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__5
       (.I0(i___1_carry__2_i_10__5_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(B),
        .I4(RU_6_out_data_d[12]),
        .I5(Q[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__5
       (.I0(Q[11]),
        .I1(RU_6_out_data_d[11]),
        .I2(B),
        .I3(\out_reg[22]_0 [13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__5
       (.I0(Q[9]),
        .I1(RU_6_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(\out_reg[22]_0 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__5
       (.I0(i___1_carry__2_i_12__4_n_0),
        .I1(i___1_carry__2_i_13__5_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__4_n_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(Q[10]),
        .I5(RU_6_out_data_d[10]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__5
       (.I0(\out_reg[22]_0 [17]),
        .I1(\out_reg[22]_0 [16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(\out_reg[22]_0 [15]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__5
       (.I0(\out_reg[22]_0 [15]),
        .I1(\out_reg[22]_0 [14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__5
       (.I0(\out_reg[22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__5
       (.I0(\out_reg[22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(\out_reg[22]_0 [17]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(\out_reg[22]_0 [15]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(\out_reg[22]_0 [17]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__5
       (.I0(\out_reg[22]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(\out_reg[22]_0 [21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(\out_reg[22]_0 [20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_1 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__4
       (.I0(\out_reg[22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(\out_reg[22]_0 [19]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(\out_reg[22]_0 [19]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__5
       (.I0(\out_reg[22]_0 [19]),
        .I1(\out_reg[22]_0 [18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__5
       (.I0(Q[0]),
        .I1(RU_6_out_data_d[0]),
        .I2(B),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I4(\out_reg[22]_0 [2]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(\out_reg[22]_0 [3]),
        .I3(B),
        .I4(Q[1]),
        .I5(RU_6_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__5
       (.I0(\out_reg[22]_0 [13]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__5
       (.I0(\out_reg[22]_0 [11]),
        .I1(\out_reg[22]_0 [10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__5
       (.I0(\out_reg[22]_0 [9]),
        .I1(\out_reg[22]_0 [8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__5
       (.I0(\out_reg[22]_0 [15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(\out_reg[22]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__5
       (.I0(\out_reg[22]_0 [13]),
        .I1(\out_reg[22]_0 [12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__5
       (.I0(\out_reg[22]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(\out_reg[22]_0 [10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__5
       (.I0(\out_reg[22]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(\out_reg[22]_0 [8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__5
       (.I0(\out_reg[22]_0 [15]),
        .I1(\out_reg[22]_0 [14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__5
       (.I0(\out_reg[22]_0 [19]),
        .I1(\out_reg[22]_0 [18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__5
       (.I0(\out_reg[22]_0 [17]),
        .I1(\out_reg[22]_0 [16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__5
       (.I0(\out_reg[22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(\out_reg[22]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__5
       (.I0(\out_reg[22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(\out_reg[22]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__5
       (.I0(\out_reg[22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(\out_reg[22]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__5
       (.I0(Q[13]),
        .I1(RU_6_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(\out_reg[22]_0 [22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__5
       (.I0(\out_reg[22]_0 [22]),
        .I1(RU_6_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(Q[13]),
        .O(\out_reg[22]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__5
       (.I0(\out_reg[22]_0 [21]),
        .I1(\out_reg[22]_0 [20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__5
       (.I0(\out_reg[22]_0 [5]),
        .I1(\out_reg[22]_0 [4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__5
       (.I0(\out_reg[22]_0 [3]),
        .I1(\out_reg[22]_0 [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__5
       (.I0(\out_reg[22]_0 [1]),
        .I1(\out_reg[22]_0 [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][3] [0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__5
       (.I0(\out_reg[22]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(\out_reg[22]_0 [6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__5
       (.I0(\out_reg[22]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(\out_reg[22]_0 [4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__5
       (.I0(\out_reg[22]_0 [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I2(\out_reg[22]_0 [2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__5
       (.I0(\out_reg[22]_0 [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][3] [0]),
        .I2(\out_reg[22]_0 [0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_2__6
       (.I0(RU_7_out_data_d[5]),
        .I1(RU_7_out_data_d[4]),
        .I2(out1_carry[4]),
        .I3(out1_carry[5]),
        .I4(B),
        .I5(out1_carry_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4] [2]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__6
       (.I0(RU_7_out_data_d[3]),
        .I1(RU_7_out_data_d[2]),
        .I2(out1_carry[2]),
        .I3(out1_carry[3]),
        .I4(B),
        .I5(out1_carry_2),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__6
       (.I0(RU_7_out_data_d[1]),
        .I1(RU_7_out_data_d[0]),
        .I2(out1_carry[0]),
        .I3(out1_carry[1]),
        .I4(B),
        .I5(out1_carry_4),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__6
       (.I0(RU_7_out_data_d[5]),
        .I1(RU_7_out_data_d[4]),
        .I2(out1_carry[4]),
        .I3(out1_carry[5]),
        .I4(B),
        .I5(out1_carry_1),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__6
       (.I0(RU_7_out_data_d[3]),
        .I1(RU_7_out_data_d[2]),
        .I2(out1_carry[2]),
        .I3(out1_carry[3]),
        .I4(B),
        .I5(out1_carry_3),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__6
       (.I0(RU_7_out_data_d[1]),
        .I1(RU_7_out_data_d[0]),
        .I2(out1_carry[0]),
        .I3(out1_carry[1]),
        .I4(B),
        .I5(out1_carry_5),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__5
       (.I0(\out_reg[22]_0 [7]),
        .I1(\out_reg[22]_0 [6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__5 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__5 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__5_n_0 ),
        .Q(\out_reg[22]_0 [9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][0]_i_1__0 
       (.I0(\out_reg[22]_0 [0]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][10]_i_1__0 
       (.I0(\out_reg[22]_0 [10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][11]_i_1__0 
       (.I0(\out_reg[22]_0 [11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][12]_i_1__0 
       (.I0(\out_reg[22]_0 [12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][13]_i_1__0 
       (.I0(\out_reg[22]_0 [13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][14]_i_1__0 
       (.I0(\out_reg[22]_0 [14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][15]_i_1__0 
       (.I0(\out_reg[22]_0 [15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][16]_i_1__0 
       (.I0(\out_reg[22]_0 [16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][17]_i_1__0 
       (.I0(\out_reg[22]_0 [17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][18]_i_1__0 
       (.I0(\out_reg[22]_0 [18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][19]_i_1__0 
       (.I0(\out_reg[22]_0 [19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][1]_i_1__0 
       (.I0(\out_reg[22]_0 [1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][20]_i_1__0 
       (.I0(\out_reg[22]_0 [20]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [1]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][21]_i_1__0 
       (.I0(\out_reg[22]_0 [21]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [2]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][22]_i_1__0 
       (.I0(\out_reg[22]_0 [22]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [3]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][2]_i_1__0 
       (.I0(\out_reg[22]_0 [2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][3]_i_1__0 
       (.I0(\out_reg[22]_0 [3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][4]_i_1__0 
       (.I0(\out_reg[22]_0 [4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][5]_i_1__0 
       (.I0(\out_reg[22]_0 [5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][6]_i_1__0 
       (.I0(\out_reg[22]_0 [6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][7]_i_1__0 
       (.I0(\out_reg[22]_0 [7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][8]_i_1__0 
       (.I0(\out_reg[22]_0 [8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][9]_i_1__0 
       (.I0(\out_reg[22]_0 [9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][10]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [9]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][11]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [10]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][12]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [12]),
        .I1(O[0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [11]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][13]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [13]),
        .I1(O[1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [12]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][14]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [14]),
        .I1(O[2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [13]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][15]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [15]),
        .I1(O[3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [14]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][16]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [15]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][17]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [16]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][18]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [17]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][19]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [18]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][1]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [0]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][20]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [3]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [19]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][21]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [20]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][22]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [21]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][2]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [1]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][3]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [2]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][4]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [3]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][5]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [4]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][6]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [5]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][7]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [6]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][8]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [7]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][9]_i_1__0 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[0].shift_reg_d_reg[0][22] [8]));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_14
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[3].shift_reg_u_reg[3][10] ,
    \shift_registers_u[3].shift_reg_u_reg[3][6] ,
    \shift_registers_u[3].shift_reg_u_reg[3][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    D,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[3].shift_reg_u_reg[3][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[1].shift_reg_d_reg[1][22] ,
    \shift_registers_u[1].shift_reg_u_reg[1][4] ,
    RU_6_out_data_d,
    \shift_registers_u[1].shift_reg_u_reg[1][4]_0 ,
    \shift_registers_d[1].shift_reg_d_reg[1][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    RU_5_out_data_u,
    RU_5_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    \shift_registers_u[0].shift_reg_u_reg[0][3] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    sub_out,
    \shift_registers_u[0].shift_reg_u_reg[0][3]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][7] ,
    \shift_registers_u[0].shift_reg_u_reg[0][11] ,
    \shift_registers_u[0].shift_reg_u_reg[0][15] ,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_1 ,
    a_plus_b_minus_q,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][10] ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][6] ;
  output [0:0]\shift_registers_u[3].shift_reg_u_reg[3][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]D;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  output [22:0]RU_6_out_data_d;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  output [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]RU_5_out_data_u;
  input [13:0]RU_5_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  input [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  input [18:0]sub_out;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [0:0]CO;
  wire [22:0]D;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [13:0]RU_5_out_data_d;
  wire [13:0]RU_5_out_data_u;
  wire [22:0]RU_6_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_i_1__4_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__4_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__4_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__4_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__4_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__4_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__4_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__4_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__4_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__4_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__4_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__4_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__4_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__4_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__4_n_3;
  wire a_plus_b_minus_q_carry_i_1__4_n_0;
  wire a_plus_b_minus_q_carry_i_1__4_n_1;
  wire a_plus_b_minus_q_carry_i_1__4_n_2;
  wire a_plus_b_minus_q_carry_i_1__4_n_3;
  wire a_plus_b_minus_q_carry_i_2__4_n_0;
  wire a_plus_b_minus_q_carry_i_2__4_n_1;
  wire a_plus_b_minus_q_carry_i_2__4_n_2;
  wire a_plus_b_minus_q_carry_i_2__4_n_3;
  wire adder_0__4_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__4_n_0;
  wire adder_1__2_carry__0_i_2__4_n_0;
  wire adder_1__2_carry__0_i_3__4_n_0;
  wire adder_1__2_carry__0_i_4__4_n_0;
  wire adder_1__2_carry__0_i_5__4_n_0;
  wire adder_1__2_carry__0_i_6__4_n_0;
  wire adder_1__2_carry__0_i_7__4_n_0;
  wire adder_1__2_carry__0_i_8__4_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__4_n_0;
  wire adder_1__2_carry__1_i_2__4_n_0;
  wire adder_1__2_carry__1_i_3__4_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__4_n_0;
  wire adder_1__2_carry_i_2__4_n_0;
  wire adder_1__2_carry_i_3__4_n_0;
  wire adder_1__2_carry_i_4__4_n_0;
  wire adder_1__2_carry_i_5__4_n_0;
  wire adder_1__2_carry_i_6__4_n_0;
  wire adder_1__2_carry_i_7__4_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__4_n_0;
  wire adder_1__30_carry__0_i_2__4_n_0;
  wire adder_1__30_carry__0_i_3__4_n_0;
  wire adder_1__30_carry__0_i_4__4_n_0;
  wire adder_1__30_carry__0_i_5__4_n_0;
  wire adder_1__30_carry__0_i_6__4_n_0;
  wire adder_1__30_carry__0_i_7__4_n_0;
  wire adder_1__30_carry__0_i_8__4_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__4_n_0;
  wire adder_1__30_carry__1_i_2__4_n_0;
  wire adder_1__30_carry__1_i_3__4_n_0;
  wire adder_1__30_carry__1_i_4__4_n_0;
  wire adder_1__30_carry__1_i_5__4_n_0;
  wire adder_1__30_carry__1_i_6__4_n_0;
  wire adder_1__30_carry__1_i_7__4_n_0;
  wire adder_1__30_carry__1_i_8__4_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__4_n_0;
  wire adder_1__30_carry__2_i_2__4_n_0;
  wire adder_1__30_carry__2_i_3__4_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__4_n_0;
  wire adder_1__30_carry_i_2__4_n_0;
  wire adder_1__30_carry_i_3__4_n_0;
  wire adder_1__30_carry_i_4__4_n_0;
  wire adder_1__30_carry_i_5__4_n_0;
  wire adder_1__30_carry_i_6__4_n_0;
  wire adder_1__30_carry_i_7__4_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__4_n_0;
  wire adder_2__0_carry__0_i_2__4_n_0;
  wire adder_2__0_carry__0_i_3__4_n_0;
  wire adder_2__0_carry__0_i_4__4_n_0;
  wire adder_2__0_carry__0_i_5__4_n_0;
  wire adder_2__0_carry__0_i_6__4_n_0;
  wire adder_2__0_carry__0_i_7__4_n_0;
  wire adder_2__0_carry__0_i_8__4_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__4_n_0;
  wire adder_2__0_carry__1_i_2__4_n_0;
  wire adder_2__0_carry__1_i_3__4_n_0;
  wire adder_2__0_carry__1_i_4__4_n_0;
  wire adder_2__0_carry__1_i_5__4_n_0;
  wire adder_2__0_carry__1_i_6__4_n_0;
  wire adder_2__0_carry__1_i_7__4_n_0;
  wire adder_2__0_carry__1_i_8__4_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__4_n_0;
  wire adder_2__0_carry__2_i_2__4_n_0;
  wire adder_2__0_carry__2_i_3__4_n_0;
  wire adder_2__0_carry__2_i_4__4_n_0;
  wire adder_2__0_carry__2_i_5__4_n_0;
  wire adder_2__0_carry__2_i_6__4_n_0;
  wire adder_2__0_carry__2_i_7__4_n_0;
  wire adder_2__0_carry__2_i_8__4_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__4_n_0;
  wire adder_2__0_carry__3_i_2__4_n_0;
  wire adder_2__0_carry__3_i_3__4_n_0;
  wire adder_2__0_carry__3_i_4__4_n_0;
  wire adder_2__0_carry__3_i_5__4_n_0;
  wire adder_2__0_carry__3_i_6__4_n_0;
  wire adder_2__0_carry__3_i_7__4_n_0;
  wire adder_2__0_carry__3_i_8__4_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__4_n_0;
  wire adder_2__0_carry__4_i_2__4_n_0;
  wire adder_2__0_carry__4_i_3__4_n_0;
  wire adder_2__0_carry__4_i_4__4_n_0;
  wire adder_2__0_carry__4_i_5__4_n_0;
  wire adder_2__0_carry__4_i_6__4_n_0;
  wire adder_2__0_carry__4_i_7__4_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__4_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__4_n_0;
  wire adder_2__0_carry_i_2__4_n_0;
  wire adder_2__0_carry_i_3__4_n_0;
  wire adder_2__0_carry_i_4__4_n_0;
  wire adder_2__0_carry_i_5__4_n_0;
  wire adder_2__0_carry_i_6__4_n_0;
  wire adder_2__0_carry_i_7__4_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__4_n_0;
  wire adder_4__23_carry__0_i_2__4_n_0;
  wire adder_4__23_carry__0_i_3__4_n_0;
  wire adder_4__23_carry__0_i_4__4_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__4_n_0;
  wire adder_4__23_carry__1_i_2__4_n_0;
  wire adder_4__23_carry__1_i_3__4_n_0;
  wire adder_4__23_carry__1_i_4__4_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__4_n_0;
  wire adder_4__23_carry__2_i_2__4_n_0;
  wire adder_4__23_carry__2_i_3__4_n_0;
  wire adder_4__23_carry__2_i_4__4_n_0;
  wire adder_4__23_carry__2_i_5__4_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__4_n_0;
  wire adder_4__23_carry__3_i_2__4_n_0;
  wire adder_4__23_carry__3_i_3__4_n_0;
  wire adder_4__23_carry__3_i_4__4_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__4_n_0;
  wire adder_4__23_carry__4_i_2__4_n_0;
  wire adder_4__23_carry__4_i_3__4_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__4_n_0;
  wire adder_4__23_carry_i_2__4_n_0;
  wire adder_4__23_carry_i_3__4_n_0;
  wire adder_4__23_carry_i_4__4_n_0;
  wire adder_4__23_carry_i_5__4_n_0;
  wire adder_4__23_carry_i_6__4_n_0;
  wire adder_4__23_carry_i_7__4_n_0;
  wire adder_4__23_carry_i_8__4_n_0;
  wire adder_4__23_carry_i_9__4_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__4_n_0;
  wire i___1_carry__2_i_12__3_n_0;
  wire i___1_carry__2_i_13__4_n_0;
  wire i___1_carry__2_i_15__3_n_0;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire \out[0]_i_1__4_n_0 ;
  wire \out[10]_i_1__4_n_0 ;
  wire \out[11]_i_1__4_n_0 ;
  wire \out[12]_i_1__4_n_0 ;
  wire \out[13]_i_1__4_n_0 ;
  wire \out[14]_i_1__4_n_0 ;
  wire \out[15]_i_1__4_n_0 ;
  wire \out[16]_i_1__4_n_0 ;
  wire \out[17]_i_1__4_n_0 ;
  wire \out[18]_i_1__4_n_0 ;
  wire \out[19]_i_1__4_n_0 ;
  wire \out[1]_i_1__4_n_0 ;
  wire \out[20]_i_1__4_n_0 ;
  wire \out[21]_i_1__4_n_0 ;
  wire \out[22]_i_1__4_n_0 ;
  wire \out[2]_i_1__4_n_0 ;
  wire \out[3]_i_1__4_n_0 ;
  wire \out[4]_i_1__4_n_0 ;
  wire \out[5]_i_1__4_n_0 ;
  wire \out[6]_i_1__4_n_0 ;
  wire \out[7]_i_1__4_n_0 ;
  wire \out[8]_i_1__4_n_0 ;
  wire \out[9]_i_1__4_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  wire [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][10] ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][14] ;
  wire [0:0]\shift_registers_u[3].shift_reg_u_reg[3][2] ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__4_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]),
        .I3(switch),
        .O(RU_6_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [10]),
        .I4(switch),
        .O(RU_6_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [11]),
        .I4(switch),
        .O(RU_6_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(O[0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [12]),
        .I4(switch),
        .O(RU_6_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(O[1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [13]),
        .I4(switch),
        .O(RU_6_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(O[2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [14]),
        .I4(switch),
        .O(RU_6_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(O[3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [15]),
        .I4(switch),
        .O(RU_6_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [16]),
        .I4(switch),
        .O(RU_6_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [17]),
        .I4(switch),
        .O(RU_6_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [18]),
        .I4(switch),
        .O(RU_6_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [19]),
        .I4(switch),
        .O(RU_6_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]),
        .I4(switch),
        .O(RU_6_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [3]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [20]),
        .I4(switch),
        .O(RU_6_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [21]),
        .I4(switch),
        .O(RU_6_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [22]),
        .I4(switch),
        .O(RU_6_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]),
        .I4(switch),
        .O(RU_6_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [3]),
        .I4(switch),
        .O(RU_6_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [4]),
        .I4(switch),
        .O(RU_6_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [5]),
        .I4(switch),
        .O(RU_6_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [6]),
        .I4(switch),
        .O(RU_6_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [7]),
        .I4(switch),
        .O(RU_6_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [8]),
        .I4(switch),
        .O(RU_6_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__4 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [9]),
        .I4(switch),
        .O(RU_6_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_28__3
       (.I0(a_mul_b0),
        .I1(B),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__4
       (.CI(a_plus_b_minus_q_carry_i_2__4_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__4_n_0,a_plus_b_minus_q_carry__0_i_1__4_n_1,a_plus_b_minus_q_carry__0_i_1__4_n_2,a_plus_b_minus_q_carry__0_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][11] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__4
       (.CI(a_plus_b_minus_q_carry__0_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__4_n_0,a_plus_b_minus_q_carry__1_i_1__4_n_1,a_plus_b_minus_q_carry__1_i_1__4_n_2,a_plus_b_minus_q_carry__1_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][15] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__4
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__4
       (.CI(a_plus_b_minus_q_carry__1_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__4_n_0,a_plus_b_minus_q_carry__2_i_1__4_n_1,a_plus_b_minus_q_carry__2_i_1__4_n_2,a_plus_b_minus_q_carry__2_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__4
       (.CI(a_plus_b_minus_q_carry__2_i_1__4_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__4_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__4_n_1,a_plus_b_minus_q_carry__3_i_1__4_n_2,a_plus_b_minus_q_carry__3_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,\shift_registers_u[0].shift_reg_u_reg[0][22] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__4
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__4_n_0,a_plus_b_minus_q_carry_i_1__4_n_1,a_plus_b_minus_q_carry_i_1__4_n_2,a_plus_b_minus_q_carry_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],\shift_registers_u[0].shift_reg_u_reg[0][3] }),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__4
       (.CI(a_plus_b_minus_q_carry_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__4_n_0,a_plus_b_minus_q_carry_i_2__4_n_1,a_plus_b_minus_q_carry_i_2__4_n_2,a_plus_b_minus_q_carry_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][7] ));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__4
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__4_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__4_n_0,adder_1__2_carry_i_2__4_n_0,adder_1__2_carry_i_3__4_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__4_n_0,adder_1__2_carry_i_5__4_n_0,adder_1__2_carry_i_6__4_n_0,adder_1__2_carry_i_7__4_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__4_n_0,adder_1__2_carry__0_i_2__4_n_0,adder_1__2_carry__0_i_3__4_n_0,adder_1__2_carry__0_i_4__4_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__4_n_0,adder_1__2_carry__0_i_6__4_n_0,adder_1__2_carry__0_i_7__4_n_0,adder_1__2_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__4
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__4
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__4
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__4
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__4
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__4
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__4_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__4_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__4_n_0,adder_1__2_carry__1_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__4
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__4
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__4
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__4
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__4
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__4
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__4
       (.I0(adder_1__2_carry_i_3__4_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__4
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__4_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__4_n_0,adder_1__30_carry_i_2__4_n_0,adder_1__30_carry_i_3__4_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__4_n_0,adder_1__30_carry_i_5__4_n_0,adder_1__30_carry_i_6__4_n_0,adder_1__30_carry_i_7__4_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__4_n_0,adder_1__30_carry__0_i_2__4_n_0,adder_1__30_carry__0_i_3__4_n_0,adder_1__30_carry__0_i_4__4_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__4_n_0,adder_1__30_carry__0_i_6__4_n_0,adder_1__30_carry__0_i_7__4_n_0,adder_1__30_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__4
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__4
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__4
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__4
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__4
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__4_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__4_n_0,adder_1__30_carry__1_i_2__4_n_0,adder_1__30_carry__1_i_3__4_n_0,adder_1__30_carry__1_i_4__4_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__4_n_0,adder_1__30_carry__1_i_6__4_n_0,adder_1__30_carry__1_i_7__4_n_0,adder_1__30_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__4
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__4
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__4
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__4
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__4
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__4
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__4
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__4_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__4_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__4_n_0,adder_1__30_carry__2_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__4
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__4
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__4
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__4_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__4
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__4_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__4
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__4
       (.I0(adder_1__30_carry_i_2__4_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__4_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__4
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__4_n_0,adder_2__0_carry_i_2__4_n_0,adder_2__0_carry_i_3__4_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__4_n_0,adder_2__0_carry_i_5__4_n_0,adder_2__0_carry_i_6__4_n_0,adder_2__0_carry_i_7__4_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__4_n_0,adder_2__0_carry__0_i_2__4_n_0,adder_2__0_carry__0_i_3__4_n_0,adder_2__0_carry__0_i_4__4_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__4_n_0,adder_2__0_carry__0_i_6__4_n_0,adder_2__0_carry__0_i_7__4_n_0,adder_2__0_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__4
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__4
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__4
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__4
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__4
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__4
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__4
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__4_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__4_n_0,adder_2__0_carry__1_i_2__4_n_0,adder_2__0_carry__1_i_3__4_n_0,adder_2__0_carry__1_i_4__4_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__4_n_0,adder_2__0_carry__1_i_6__4_n_0,adder_2__0_carry__1_i_7__4_n_0,adder_2__0_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__4
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__4
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__4
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__4
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__4
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__4
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__4
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__4_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__4_n_0,adder_2__0_carry__2_i_2__4_n_0,adder_2__0_carry__2_i_3__4_n_0,adder_2__0_carry__2_i_4__4_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__4_n_0,adder_2__0_carry__2_i_6__4_n_0,adder_2__0_carry__2_i_7__4_n_0,adder_2__0_carry__2_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__4
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__4
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__4
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__4
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__4
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__4
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__4
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__4_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__4_n_0,adder_2__0_carry__3_i_2__4_n_0,adder_2__0_carry__3_i_3__4_n_0,adder_2__0_carry__3_i_4__4_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__4_n_0,adder_2__0_carry__3_i_6__4_n_0,adder_2__0_carry__3_i_7__4_n_0,adder_2__0_carry__3_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__4
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__4
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__4
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__4
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__4
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__4
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__4
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__4_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__4_n_0,adder_2__0_carry__4_i_2__4_n_0,adder_2__0_carry__4_i_3__4_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__4_n_0,adder_2__0_carry__4_i_5__4_n_0,adder_2__0_carry__4_i_6__4_n_0,adder_2__0_carry__4_i_7__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__4
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__4
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__4
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__4_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__4
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__4
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__4
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__4_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__4
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__4
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__4
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__4_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__4
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__4
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__4
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__4
       (.I0(adder_2__0_carry_i_3__4_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__4_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__4
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__4_n_0,adder_4__23_carry_i_3__4_n_0,adder_4__23_carry_i_4__4_n_0,adder_4__23_carry_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__4_n_0,adder_4__23_carry__0_i_2__4_n_0,adder_4__23_carry__0_i_3__4_n_0,adder_4__23_carry__0_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__4
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__4_n_0,adder_4__23_carry__1_i_2__4_n_0,adder_4__23_carry__1_i_3__4_n_0,adder_4__23_carry__1_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__4
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__4_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__4_n_0,adder_4__23_carry__2_i_3__4_n_0,adder_4__23_carry__2_i_4__4_n_0,adder_4__23_carry__2_i_5__4_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__4_n_0),
        .I4(adder_4__23_carry_i_7__4_n_0),
        .O(adder_4__23_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__4_n_0),
        .I4(adder_4__23_carry_i_7__4_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__4
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__4_n_0,adder_4__23_carry__3_i_2__4_n_0,adder_4__23_carry__3_i_3__4_n_0,adder_4__23_carry__3_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__4
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__4_n_0,adder_4__23_carry__4_i_2__4_n_0,adder_4__23_carry__4_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__4
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__4_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__4_n_0),
        .I4(adder_4__23_carry_i_7__4_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__4
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__4
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__4_n_0),
        .I4(adder_4__23_carry_i_7__4_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__4_n_0),
        .I4(adder_4__23_carry_i_7__4_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__4
       (.I0(adder_4__23_carry_i_8__4_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__4_n_0),
        .O(adder_4__23_carry_i_6__4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__4
       (.I0(adder_4__23_carry_i_10__4_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__4
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__4
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__4
       (.I0(RU_5_out_data_u[4]),
        .I1(RU_5_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[6]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__4
       (.I0(RU_5_out_data_u[3]),
        .I1(RU_5_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[5]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__4
       (.I0(RU_5_out_data_u[2]),
        .I1(RU_5_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(Q[4]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__4
       (.I0(RU_5_out_data_u[1]),
        .I1(RU_5_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(Q[3]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(B),
        .I4(RU_5_out_data_d[5]),
        .I5(RU_5_out_data_u[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(B),
        .I4(RU_5_out_data_d[4]),
        .I5(RU_5_out_data_u[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[5]),
        .I3(B),
        .I4(RU_5_out_data_u[3]),
        .I5(RU_5_out_data_d[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(B),
        .I4(RU_5_out_data_d[2]),
        .I5(RU_5_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__4
       (.I0(RU_5_out_data_u[8]),
        .I1(RU_5_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[10]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__4
       (.I0(RU_5_out_data_u[7]),
        .I1(RU_5_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[9]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__4
       (.I0(RU_5_out_data_u[6]),
        .I1(RU_5_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[8]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__4
       (.I0(RU_5_out_data_u[5]),
        .I1(RU_5_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[7]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[11]),
        .I3(B),
        .I4(RU_5_out_data_d[9]),
        .I5(RU_5_out_data_u[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(B),
        .I4(RU_5_out_data_d[8]),
        .I5(RU_5_out_data_u[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[9]),
        .I3(B),
        .I4(RU_5_out_data_d[7]),
        .I5(RU_5_out_data_u[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(B),
        .I4(RU_5_out_data_d[6]),
        .I5(RU_5_out_data_u[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__4
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_5_out_data_d[10]),
        .I4(RU_5_out_data_u[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__4_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__3
       (.I0(RU_5_out_data_u[12]),
        .I1(RU_5_out_data_d[12]),
        .I2(B),
        .I3(Q[14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13__4_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__3
       (.I0(RU_5_out_data_u[11]),
        .I1(RU_5_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[13]),
        .O(i___1_carry__2_i_15__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__3
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__3
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__4
       (.I0(i___1_carry__2_i_10__4_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(B),
        .I4(RU_5_out_data_d[12]),
        .I5(RU_5_out_data_u[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__4
       (.I0(RU_5_out_data_u[11]),
        .I1(RU_5_out_data_d[11]),
        .I2(B),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__4
       (.I0(RU_5_out_data_u[9]),
        .I1(RU_5_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__4
       (.I0(i___1_carry__2_i_12__3_n_0),
        .I1(i___1_carry__2_i_13__4_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__3_n_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(RU_5_out_data_u[10]),
        .I5(RU_5_out_data_d[10]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__4
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__4
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__4
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__4
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__4
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__3
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__4
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__4
       (.I0(RU_5_out_data_u[0]),
        .I1(RU_5_out_data_d[0]),
        .I2(B),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I4(Q[2]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[3]),
        .I3(B),
        .I4(RU_5_out_data_u[1]),
        .I5(RU_5_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__4
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__4
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__4
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__4
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__4
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__4
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__4
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__4
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__4
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__4
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__4
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__4
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__4
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__4
       (.I0(RU_5_out_data_u[13]),
        .I1(RU_5_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(Q[22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__4
       (.I0(Q[22]),
        .I1(RU_5_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(RU_5_out_data_u[13]),
        .O(\out_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__4
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][3] [0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__4
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__4
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__4
       (.I0(Q[3]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][3] [2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__4
       (.I0(Q[1]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][3] [0]),
        .I2(Q[0]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][3] [1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_2__5
       (.I0(RU_6_out_data_d[5]),
        .I1(RU_6_out_data_d[4]),
        .I2(out1_carry[4]),
        .I3(out1_carry[5]),
        .I4(B),
        .I5(out1_carry_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4] [2]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__5
       (.I0(RU_6_out_data_d[3]),
        .I1(RU_6_out_data_d[2]),
        .I2(out1_carry[2]),
        .I3(out1_carry[3]),
        .I4(B),
        .I5(out1_carry_2),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__5
       (.I0(RU_6_out_data_d[1]),
        .I1(RU_6_out_data_d[0]),
        .I2(out1_carry[0]),
        .I3(out1_carry[1]),
        .I4(B),
        .I5(out1_carry_4),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__5
       (.I0(RU_6_out_data_d[5]),
        .I1(RU_6_out_data_d[4]),
        .I2(out1_carry[4]),
        .I3(out1_carry[5]),
        .I4(B),
        .I5(out1_carry_1),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__5
       (.I0(RU_6_out_data_d[3]),
        .I1(RU_6_out_data_d[2]),
        .I2(out1_carry[2]),
        .I3(out1_carry[3]),
        .I4(B),
        .I5(out1_carry_3),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__5
       (.I0(RU_6_out_data_d[1]),
        .I1(RU_6_out_data_d[0]),
        .I2(out1_carry[0]),
        .I3(out1_carry[1]),
        .I4(B),
        .I5(out1_carry_5),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__4
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__4 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__4 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__4_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__4_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__4_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__4_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__4_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__4_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__4_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__4_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__4_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__4_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__4_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__4_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__4_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__4_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__4_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__4_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__4_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__4_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__4_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][0]_i_1 
       (.I0(Q[0]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][10]_i_1 
       (.I0(Q[10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][11]_i_1 
       (.I0(Q[11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][12]_i_1 
       (.I0(Q[12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][13]_i_1 
       (.I0(Q[13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][14]_i_1 
       (.I0(Q[14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][15]_i_1 
       (.I0(Q[15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][16]_i_1 
       (.I0(Q[16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][17]_i_1 
       (.I0(Q[17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][18]_i_1 
       (.I0(Q[18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][19]_i_1 
       (.I0(Q[19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][1]_i_1 
       (.I0(Q[1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][20]_i_1 
       (.I0(Q[20]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22] [1]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][21]_i_1 
       (.I0(Q[21]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22] [2]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][22]_i_1 
       (.I0(Q[22]),
        .I1(B),
        .I2(\shift_registers_d[0].shift_reg_d_reg[0][22] [3]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][2]_i_1 
       (.I0(Q[2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][3]_i_1 
       (.I0(Q[3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][4]_i_1 
       (.I0(Q[4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][5]_i_1 
       (.I0(Q[5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][6]_i_1 
       (.I0(Q[6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][7]_i_1 
       (.I0(Q[7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][8]_i_1 
       (.I0(Q[8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[0].shift_reg_d[0][9]_i_1 
       (.I0(Q[9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][10]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [9]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][11]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [10]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][12]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [12]),
        .I1(O[0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [11]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][13]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [13]),
        .I1(O[1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [12]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][14]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [14]),
        .I1(O[2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [13]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][15]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [15]),
        .I1(O[3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [14]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][16]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [15]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][17]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [16]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][18]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [17]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][19]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [18]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][1]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][20]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [3]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [19]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][21]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [20]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][22]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [21]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][2]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][3]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][4]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [3]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][5]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [4]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][6]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][7]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][8]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [7]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[0].shift_reg_u[0][9]_i_1 
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[1].shift_reg_d_reg[1][22] [8]));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_18
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[7].shift_reg_u_reg[7][10] ,
    \shift_registers_u[7].shift_reg_u_reg[7][6] ,
    \shift_registers_u[7].shift_reg_u_reg[7][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    BU_4_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[7].shift_reg_u_reg[7][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[3].shift_reg_d_reg[3][22] ,
    \shift_registers_d[3].shift_reg_d_reg[3][21] ,
    \shift_registers_d[3].shift_reg_d_reg[3][20] ,
    \shift_registers_d[3].shift_reg_d_reg[3][19] ,
    \shift_registers_d[3].shift_reg_d_reg[3][18] ,
    \shift_registers_d[3].shift_reg_d_reg[3][17] ,
    \shift_registers_d[3].shift_reg_d_reg[3][16] ,
    \shift_registers_d[3].shift_reg_d_reg[3][15] ,
    \shift_registers_d[3].shift_reg_d_reg[3][14] ,
    \shift_registers_d[3].shift_reg_d_reg[3][13] ,
    \shift_registers_d[3].shift_reg_d_reg[3][12] ,
    \shift_registers_d[3].shift_reg_d_reg[3][11] ,
    \shift_registers_d[3].shift_reg_d_reg[3][10] ,
    \shift_registers_d[3].shift_reg_d_reg[3][9] ,
    \shift_registers_d[3].shift_reg_d_reg[3][8] ,
    \shift_registers_d[3].shift_reg_d_reg[3][7] ,
    \shift_registers_d[3].shift_reg_d_reg[3][6] ,
    \shift_registers_d[3].shift_reg_d_reg[3][5] ,
    \shift_registers_d[3].shift_reg_d_reg[3][4] ,
    \shift_registers_d[3].shift_reg_d_reg[3][3] ,
    \shift_registers_d[3].shift_reg_d_reg[3][2] ,
    \shift_registers_d[3].shift_reg_d_reg[3][1] ,
    \shift_registers_u[3].shift_reg_u_reg[3][4] ,
    RU_5_out_data_d,
    \shift_registers_u[3].shift_reg_u_reg[3][4]_0 ,
    \shift_registers_d[3].shift_reg_d_reg[3][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    RU_4_out_data_u,
    RU_4_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0,
    \shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ,
    sub_out,
    a_mul_b0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__4,
    i___1_carry__3_i_17__3,
    i___1_carry__4_i_12__4,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[3].shift_reg_d_reg[3]_0 ,
    a_mul_b0_1,
    a_plus_b_minus_q,
    switch,
    RU_5_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_2,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][10] ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][6] ;
  output [0:0]\shift_registers_u[7].shift_reg_u_reg[7][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]BU_4_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  output [22:0]RU_5_out_data_d;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  output [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]RU_4_out_data_u;
  input [13:0]RU_4_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0;
  input [3:0]\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__4;
  input [3:0]i___1_carry__3_i_17__3;
  input [2:0]i___1_carry__4_i_12__4;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  input [4:0]a_mul_b0_1;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_5_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_2;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [22:0]BU_4_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [13:0]RU_4_out_data_d;
  wire [13:0]RU_4_out_data_u;
  wire [22:0]RU_5_out_data_d;
  wire [5:0]RU_5_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [4:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1__3_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__3_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__3_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__3_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__3_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__3_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__3_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__3_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__3_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__3_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__3_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__3_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__3_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__3_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__3_n_3;
  wire a_plus_b_minus_q_carry_i_1__3_n_0;
  wire a_plus_b_minus_q_carry_i_1__3_n_1;
  wire a_plus_b_minus_q_carry_i_1__3_n_2;
  wire a_plus_b_minus_q_carry_i_1__3_n_3;
  wire a_plus_b_minus_q_carry_i_2__3_n_0;
  wire a_plus_b_minus_q_carry_i_2__3_n_1;
  wire a_plus_b_minus_q_carry_i_2__3_n_2;
  wire a_plus_b_minus_q_carry_i_2__3_n_3;
  wire adder_0__3_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__3_n_0;
  wire adder_1__2_carry__0_i_2__3_n_0;
  wire adder_1__2_carry__0_i_3__3_n_0;
  wire adder_1__2_carry__0_i_4__3_n_0;
  wire adder_1__2_carry__0_i_5__3_n_0;
  wire adder_1__2_carry__0_i_6__3_n_0;
  wire adder_1__2_carry__0_i_7__3_n_0;
  wire adder_1__2_carry__0_i_8__3_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__3_n_0;
  wire adder_1__2_carry__1_i_2__3_n_0;
  wire adder_1__2_carry__1_i_3__3_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__3_n_0;
  wire adder_1__2_carry_i_2__3_n_0;
  wire adder_1__2_carry_i_3__3_n_0;
  wire adder_1__2_carry_i_4__3_n_0;
  wire adder_1__2_carry_i_5__3_n_0;
  wire adder_1__2_carry_i_6__3_n_0;
  wire adder_1__2_carry_i_7__3_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__3_n_0;
  wire adder_1__30_carry__0_i_2__3_n_0;
  wire adder_1__30_carry__0_i_3__3_n_0;
  wire adder_1__30_carry__0_i_4__3_n_0;
  wire adder_1__30_carry__0_i_5__3_n_0;
  wire adder_1__30_carry__0_i_6__3_n_0;
  wire adder_1__30_carry__0_i_7__3_n_0;
  wire adder_1__30_carry__0_i_8__3_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__3_n_0;
  wire adder_1__30_carry__1_i_2__3_n_0;
  wire adder_1__30_carry__1_i_3__3_n_0;
  wire adder_1__30_carry__1_i_4__3_n_0;
  wire adder_1__30_carry__1_i_5__3_n_0;
  wire adder_1__30_carry__1_i_6__3_n_0;
  wire adder_1__30_carry__1_i_7__3_n_0;
  wire adder_1__30_carry__1_i_8__3_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__3_n_0;
  wire adder_1__30_carry__2_i_2__3_n_0;
  wire adder_1__30_carry__2_i_3__3_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__3_n_0;
  wire adder_1__30_carry_i_2__3_n_0;
  wire adder_1__30_carry_i_3__3_n_0;
  wire adder_1__30_carry_i_4__3_n_0;
  wire adder_1__30_carry_i_5__3_n_0;
  wire adder_1__30_carry_i_6__3_n_0;
  wire adder_1__30_carry_i_7__3_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__3_n_0;
  wire adder_2__0_carry__0_i_2__3_n_0;
  wire adder_2__0_carry__0_i_3__3_n_0;
  wire adder_2__0_carry__0_i_4__3_n_0;
  wire adder_2__0_carry__0_i_5__3_n_0;
  wire adder_2__0_carry__0_i_6__3_n_0;
  wire adder_2__0_carry__0_i_7__3_n_0;
  wire adder_2__0_carry__0_i_8__3_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__3_n_0;
  wire adder_2__0_carry__1_i_2__3_n_0;
  wire adder_2__0_carry__1_i_3__3_n_0;
  wire adder_2__0_carry__1_i_4__3_n_0;
  wire adder_2__0_carry__1_i_5__3_n_0;
  wire adder_2__0_carry__1_i_6__3_n_0;
  wire adder_2__0_carry__1_i_7__3_n_0;
  wire adder_2__0_carry__1_i_8__3_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__3_n_0;
  wire adder_2__0_carry__2_i_2__3_n_0;
  wire adder_2__0_carry__2_i_3__3_n_0;
  wire adder_2__0_carry__2_i_4__3_n_0;
  wire adder_2__0_carry__2_i_5__3_n_0;
  wire adder_2__0_carry__2_i_6__3_n_0;
  wire adder_2__0_carry__2_i_7__3_n_0;
  wire adder_2__0_carry__2_i_8__3_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__3_n_0;
  wire adder_2__0_carry__3_i_2__3_n_0;
  wire adder_2__0_carry__3_i_3__3_n_0;
  wire adder_2__0_carry__3_i_4__3_n_0;
  wire adder_2__0_carry__3_i_5__3_n_0;
  wire adder_2__0_carry__3_i_6__3_n_0;
  wire adder_2__0_carry__3_i_7__3_n_0;
  wire adder_2__0_carry__3_i_8__3_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__3_n_0;
  wire adder_2__0_carry__4_i_2__3_n_0;
  wire adder_2__0_carry__4_i_3__3_n_0;
  wire adder_2__0_carry__4_i_4__3_n_0;
  wire adder_2__0_carry__4_i_5__3_n_0;
  wire adder_2__0_carry__4_i_6__3_n_0;
  wire adder_2__0_carry__4_i_7__3_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__3_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__3_n_0;
  wire adder_2__0_carry_i_2__3_n_0;
  wire adder_2__0_carry_i_3__3_n_0;
  wire adder_2__0_carry_i_4__3_n_0;
  wire adder_2__0_carry_i_5__3_n_0;
  wire adder_2__0_carry_i_6__3_n_0;
  wire adder_2__0_carry_i_7__3_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__3_n_0;
  wire adder_4__23_carry__0_i_2__3_n_0;
  wire adder_4__23_carry__0_i_3__3_n_0;
  wire adder_4__23_carry__0_i_4__3_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__3_n_0;
  wire adder_4__23_carry__1_i_2__3_n_0;
  wire adder_4__23_carry__1_i_3__3_n_0;
  wire adder_4__23_carry__1_i_4__3_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__3_n_0;
  wire adder_4__23_carry__2_i_2__3_n_0;
  wire adder_4__23_carry__2_i_3__3_n_0;
  wire adder_4__23_carry__2_i_4__3_n_0;
  wire adder_4__23_carry__2_i_5__3_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__3_n_0;
  wire adder_4__23_carry__3_i_2__3_n_0;
  wire adder_4__23_carry__3_i_3__3_n_0;
  wire adder_4__23_carry__3_i_4__3_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__3_n_0;
  wire adder_4__23_carry__4_i_2__3_n_0;
  wire adder_4__23_carry__4_i_3__3_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__3_n_0;
  wire adder_4__23_carry_i_2__3_n_0;
  wire adder_4__23_carry_i_3__3_n_0;
  wire adder_4__23_carry_i_4__3_n_0;
  wire adder_4__23_carry_i_5__3_n_0;
  wire adder_4__23_carry_i_6__3_n_0;
  wire adder_4__23_carry_i_7__3_n_0;
  wire adder_4__23_carry_i_8__3_n_0;
  wire adder_4__23_carry_i_9__3_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__3_n_0;
  wire i___1_carry__2_i_12__2_n_0;
  wire i___1_carry__2_i_13__3_n_0;
  wire [3:0]i___1_carry__2_i_14__4;
  wire i___1_carry__2_i_15__2_n_0;
  wire [3:0]i___1_carry__3_i_17__3;
  wire [2:0]i___1_carry__4_i_12__4;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out[0]_i_1__3_n_0 ;
  wire \out[10]_i_1__3_n_0 ;
  wire \out[11]_i_1__3_n_0 ;
  wire \out[12]_i_1__3_n_0 ;
  wire \out[13]_i_1__3_n_0 ;
  wire \out[14]_i_1__3_n_0 ;
  wire \out[15]_i_1__3_n_0 ;
  wire \out[16]_i_1__3_n_0 ;
  wire \out[17]_i_1__3_n_0 ;
  wire \out[18]_i_1__3_n_0 ;
  wire \out[19]_i_1__3_n_0 ;
  wire \out[1]_i_1__3_n_0 ;
  wire \out[20]_i_1__3_n_0 ;
  wire \out[21]_i_1__3_n_0 ;
  wire \out[22]_i_1__3_n_0 ;
  wire \out[2]_i_1__3_n_0 ;
  wire \out[3]_i_1__3_n_0 ;
  wire \out[4]_i_1__3_n_0 ;
  wire \out[5]_i_1__3_n_0 ;
  wire \out[6]_i_1__3_n_0 ;
  wire \out[7]_i_1__3_n_0 ;
  wire \out[8]_i_1__3_n_0 ;
  wire \out[9]_i_1__3_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ;
  wire [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  wire [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][10] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][14] ;
  wire [0:0]\shift_registers_u[7].shift_reg_u_reg[7][2] ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__3_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(a_mul_b0_1[4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_d[3].shift_reg_d_reg[3]_0 [0]),
        .I3(switch),
        .O(RU_5_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [10]),
        .I4(switch),
        .O(RU_5_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [11]),
        .I4(switch),
        .O(RU_5_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(O[0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[0]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [12]),
        .I4(switch),
        .O(RU_5_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(O[1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [13]),
        .I4(switch),
        .O(RU_5_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(O[2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [14]),
        .I4(switch),
        .O(RU_5_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(O[3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [15]),
        .I4(switch),
        .O(RU_5_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[1]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [16]),
        .I4(switch),
        .O(RU_5_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [17]),
        .I4(switch),
        .O(RU_5_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[2]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [18]),
        .I4(switch),
        .O(RU_5_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [19]),
        .I4(switch),
        .O(RU_5_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [1]),
        .I4(switch),
        .O(RU_5_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[3]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [20]),
        .I4(switch),
        .O(RU_5_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [21]),
        .I4(switch),
        .O(RU_5_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [22]),
        .I4(switch),
        .O(RU_5_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [2]),
        .I4(switch),
        .O(RU_5_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [3]),
        .I4(switch),
        .O(RU_5_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [4]),
        .I4(switch),
        .O(RU_5_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [5]),
        .I4(switch),
        .O(RU_5_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [6]),
        .I4(switch),
        .O(RU_5_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [7]),
        .I4(switch),
        .O(RU_5_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [8]),
        .I4(switch),
        .O(RU_5_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__3 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_d[3].shift_reg_d_reg[3]_0 [9]),
        .I4(switch),
        .O(RU_5_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_28__2
       (.I0(a_mul_b0_2),
        .I1(B),
        .I2(a_mul_b0_1[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_d[3].shift_reg_d_reg[3]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__3
       (.CI(a_plus_b_minus_q_carry_i_2__3_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__3_n_0,a_plus_b_minus_q_carry__0_i_1__3_n_1,a_plus_b_minus_q_carry__0_i_1__3_n_2,a_plus_b_minus_q_carry__0_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__3
       (.CI(a_plus_b_minus_q_carry__0_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__3_n_0,a_plus_b_minus_q_carry__1_i_1__3_n_1,a_plus_b_minus_q_carry__1_i_1__3_n_2,a_plus_b_minus_q_carry__1_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(i___1_carry__2_i_14__4));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__3
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__3
       (.CI(a_plus_b_minus_q_carry__1_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__3_n_0,a_plus_b_minus_q_carry__2_i_1__3_n_1,a_plus_b_minus_q_carry__2_i_1__3_n_2,a_plus_b_minus_q_carry__2_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(i___1_carry__3_i_17__3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__3
       (.CI(a_plus_b_minus_q_carry__2_i_1__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__3_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__3_n_1,a_plus_b_minus_q_carry__3_i_1__3_n_2,a_plus_b_minus_q_carry__3_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,i___1_carry__4_i_12__4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__3
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__3_n_0,a_plus_b_minus_q_carry_i_1__3_n_1,a_plus_b_minus_q_carry_i_1__3_n_2,a_plus_b_minus_q_carry_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],a_mul_b0}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(a_mul_b0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__3
       (.CI(a_plus_b_minus_q_carry_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__3_n_0,a_plus_b_minus_q_carry_i_2__3_n_1,a_plus_b_minus_q_carry_i_2__3_n_2,a_plus_b_minus_q_carry_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__3
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__3_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__3_n_0,adder_1__2_carry_i_2__3_n_0,adder_1__2_carry_i_3__3_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__3_n_0,adder_1__2_carry_i_5__3_n_0,adder_1__2_carry_i_6__3_n_0,adder_1__2_carry_i_7__3_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__3_n_0,adder_1__2_carry__0_i_2__3_n_0,adder_1__2_carry__0_i_3__3_n_0,adder_1__2_carry__0_i_4__3_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__3_n_0,adder_1__2_carry__0_i_6__3_n_0,adder_1__2_carry__0_i_7__3_n_0,adder_1__2_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__3
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__3
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__3
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__3
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__3
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__3
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__3_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__3_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__3_n_0,adder_1__2_carry__1_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__3
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__3
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__3
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__3
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__3
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__3
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__3
       (.I0(adder_1__2_carry_i_3__3_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__3
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__3_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__3_n_0,adder_1__30_carry_i_2__3_n_0,adder_1__30_carry_i_3__3_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__3_n_0,adder_1__30_carry_i_5__3_n_0,adder_1__30_carry_i_6__3_n_0,adder_1__30_carry_i_7__3_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__3_n_0,adder_1__30_carry__0_i_2__3_n_0,adder_1__30_carry__0_i_3__3_n_0,adder_1__30_carry__0_i_4__3_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__3_n_0,adder_1__30_carry__0_i_6__3_n_0,adder_1__30_carry__0_i_7__3_n_0,adder_1__30_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__3
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__3
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__3
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__3
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__3
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__3
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__3_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__3_n_0,adder_1__30_carry__1_i_2__3_n_0,adder_1__30_carry__1_i_3__3_n_0,adder_1__30_carry__1_i_4__3_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__3_n_0,adder_1__30_carry__1_i_6__3_n_0,adder_1__30_carry__1_i_7__3_n_0,adder_1__30_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__3
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__3
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__3
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__3
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__3
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__3
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__3_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__3_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__3_n_0,adder_1__30_carry__2_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__3
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__3
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__3
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__3_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__3
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__3_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__3
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__3
       (.I0(adder_1__30_carry_i_2__3_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__3_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__3
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__3_n_0,adder_2__0_carry_i_2__3_n_0,adder_2__0_carry_i_3__3_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__3_n_0,adder_2__0_carry_i_5__3_n_0,adder_2__0_carry_i_6__3_n_0,adder_2__0_carry_i_7__3_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__3_n_0,adder_2__0_carry__0_i_2__3_n_0,adder_2__0_carry__0_i_3__3_n_0,adder_2__0_carry__0_i_4__3_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__3_n_0,adder_2__0_carry__0_i_6__3_n_0,adder_2__0_carry__0_i_7__3_n_0,adder_2__0_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__3
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__3
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__3
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__3
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__3
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__3
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__3
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__3_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__3_n_0,adder_2__0_carry__1_i_2__3_n_0,adder_2__0_carry__1_i_3__3_n_0,adder_2__0_carry__1_i_4__3_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__3_n_0,adder_2__0_carry__1_i_6__3_n_0,adder_2__0_carry__1_i_7__3_n_0,adder_2__0_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__3
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__3
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__3
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__3
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__3
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__3
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__3
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__3_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__3_n_0,adder_2__0_carry__2_i_2__3_n_0,adder_2__0_carry__2_i_3__3_n_0,adder_2__0_carry__2_i_4__3_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__3_n_0,adder_2__0_carry__2_i_6__3_n_0,adder_2__0_carry__2_i_7__3_n_0,adder_2__0_carry__2_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__3
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__3
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__3
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__3
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__3
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__3
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__3
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__3_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__3_n_0,adder_2__0_carry__3_i_2__3_n_0,adder_2__0_carry__3_i_3__3_n_0,adder_2__0_carry__3_i_4__3_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__3_n_0,adder_2__0_carry__3_i_6__3_n_0,adder_2__0_carry__3_i_7__3_n_0,adder_2__0_carry__3_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__3
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__3
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__3
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__3
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__3
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__3
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__3
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__3_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__3_n_0,adder_2__0_carry__4_i_2__3_n_0,adder_2__0_carry__4_i_3__3_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__3_n_0,adder_2__0_carry__4_i_5__3_n_0,adder_2__0_carry__4_i_6__3_n_0,adder_2__0_carry__4_i_7__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__3
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__3
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__3
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__3
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__3
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__3
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__3_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__3
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__3
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__3
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__3_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__3
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__3
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__3
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__3
       (.I0(adder_2__0_carry_i_3__3_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__3_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__3
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__3_n_0,adder_4__23_carry_i_3__3_n_0,adder_4__23_carry_i_4__3_n_0,adder_4__23_carry_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__3_n_0,adder_4__23_carry__0_i_2__3_n_0,adder_4__23_carry__0_i_3__3_n_0,adder_4__23_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__3
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__3_n_0,adder_4__23_carry__1_i_2__3_n_0,adder_4__23_carry__1_i_3__3_n_0,adder_4__23_carry__1_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__3
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__3_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__3_n_0,adder_4__23_carry__2_i_3__3_n_0,adder_4__23_carry__2_i_4__3_n_0,adder_4__23_carry__2_i_5__3_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__3_n_0),
        .I4(adder_4__23_carry_i_7__3_n_0),
        .O(adder_4__23_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__3
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__3_n_0),
        .I4(adder_4__23_carry_i_7__3_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__3
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__3_n_0,adder_4__23_carry__3_i_2__3_n_0,adder_4__23_carry__3_i_3__3_n_0,adder_4__23_carry__3_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__3
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__3_n_0,adder_4__23_carry__4_i_2__3_n_0,adder_4__23_carry__4_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__3
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__3_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__3
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__3_n_0),
        .I4(adder_4__23_carry_i_7__3_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__3
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__3
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__3
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__3_n_0),
        .I4(adder_4__23_carry_i_7__3_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__3
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__3_n_0),
        .I4(adder_4__23_carry_i_7__3_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__3
       (.I0(adder_4__23_carry_i_8__3_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__3_n_0),
        .O(adder_4__23_carry_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__3
       (.I0(adder_4__23_carry_i_10__3_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__3
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__3
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__3
       (.I0(RU_4_out_data_u[4]),
        .I1(RU_4_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[6]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__3
       (.I0(RU_4_out_data_u[3]),
        .I1(RU_4_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[5]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__3
       (.I0(RU_4_out_data_u[2]),
        .I1(RU_4_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(Q[4]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__3
       (.I0(RU_4_out_data_u[1]),
        .I1(RU_4_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(Q[3]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(B),
        .I4(RU_4_out_data_d[5]),
        .I5(RU_4_out_data_u[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(B),
        .I4(RU_4_out_data_d[4]),
        .I5(RU_4_out_data_u[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[5]),
        .I3(B),
        .I4(RU_4_out_data_u[3]),
        .I5(RU_4_out_data_d[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(B),
        .I4(RU_4_out_data_d[2]),
        .I5(RU_4_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__3
       (.I0(RU_4_out_data_u[8]),
        .I1(RU_4_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[10]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__3
       (.I0(RU_4_out_data_u[7]),
        .I1(RU_4_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[9]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__3
       (.I0(RU_4_out_data_u[6]),
        .I1(RU_4_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[8]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__3
       (.I0(RU_4_out_data_u[5]),
        .I1(RU_4_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[7]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[11]),
        .I3(B),
        .I4(RU_4_out_data_d[9]),
        .I5(RU_4_out_data_u[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(B),
        .I4(RU_4_out_data_d[8]),
        .I5(RU_4_out_data_u[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[9]),
        .I3(B),
        .I4(RU_4_out_data_d[7]),
        .I5(RU_4_out_data_u[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(B),
        .I4(RU_4_out_data_d[6]),
        .I5(RU_4_out_data_u[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__3
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_4_out_data_d[10]),
        .I4(RU_4_out_data_u[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__3_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__2
       (.I0(RU_4_out_data_u[12]),
        .I1(RU_4_out_data_d[12]),
        .I2(B),
        .I3(Q[14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13__3_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__2
       (.I0(RU_4_out_data_u[11]),
        .I1(RU_4_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[13]),
        .O(i___1_carry__2_i_15__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__2
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__2
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__3
       (.I0(i___1_carry__2_i_10__3_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(B),
        .I4(RU_4_out_data_d[12]),
        .I5(RU_4_out_data_u[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__3
       (.I0(RU_4_out_data_u[11]),
        .I1(RU_4_out_data_d[11]),
        .I2(B),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__3
       (.I0(RU_4_out_data_u[9]),
        .I1(RU_4_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__3
       (.I0(i___1_carry__2_i_12__2_n_0),
        .I1(i___1_carry__2_i_13__3_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__2_n_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(RU_4_out_data_u[10]),
        .I5(RU_4_out_data_d[10]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__3
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__3
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__3
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__3
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__3
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__2
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__3
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__3
       (.I0(RU_4_out_data_u[0]),
        .I1(RU_4_out_data_d[0]),
        .I2(B),
        .I3(a_mul_b0[2]),
        .I4(Q[2]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[3]),
        .I3(B),
        .I4(RU_4_out_data_u[1]),
        .I5(RU_4_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__3
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__3
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__3
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__3
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__3
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__3
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__3
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__3
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__3
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__3
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__3
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__3
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__3
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__3
       (.I0(RU_4_out_data_u[13]),
        .I1(RU_4_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(Q[22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__3
       (.I0(Q[22]),
        .I1(RU_4_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(RU_4_out_data_u[13]),
        .O(\out_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__3
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(a_mul_b0[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(a_mul_b0[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__3
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__3
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__3
       (.I0(Q[3]),
        .I1(a_mul_b0[2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__3
       (.I0(Q[1]),
        .I1(a_mul_b0[0]),
        .I2(Q[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_2__4
       (.I0(RU_5_out_data_d[5]),
        .I1(RU_5_out_data_d[4]),
        .I2(RU_5_out_data_u[4]),
        .I3(RU_5_out_data_u[5]),
        .I4(B),
        .I5(out1_carry),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4] [2]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__4
       (.I0(RU_5_out_data_d[3]),
        .I1(RU_5_out_data_d[2]),
        .I2(RU_5_out_data_u[2]),
        .I3(RU_5_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_1),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__4
       (.I0(RU_5_out_data_d[1]),
        .I1(RU_5_out_data_d[0]),
        .I2(RU_5_out_data_u[0]),
        .I3(RU_5_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_3),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__4
       (.I0(RU_5_out_data_d[5]),
        .I1(RU_5_out_data_d[4]),
        .I2(RU_5_out_data_u[4]),
        .I3(RU_5_out_data_u[5]),
        .I4(B),
        .I5(out1_carry_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__4
       (.I0(RU_5_out_data_d[3]),
        .I1(RU_5_out_data_d[2]),
        .I2(RU_5_out_data_u[2]),
        .I3(RU_5_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_2),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__4
       (.I0(RU_5_out_data_d[1]),
        .I1(RU_5_out_data_d[0]),
        .I2(RU_5_out_data_u[0]),
        .I3(RU_5_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_4),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__3 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__3 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[0]),
        .I1(B),
        .I2(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 [0]),
        .O(BU_4_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(BU_4_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(BU_4_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(BU_4_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(BU_4_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(BU_4_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(BU_4_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(BU_4_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(BU_4_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(BU_4_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(BU_4_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(BU_4_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[20]),
        .I1(B),
        .I2(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 [1]),
        .O(BU_4_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[21]),
        .I1(B),
        .I2(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 [2]),
        .O(BU_4_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[22]),
        .I1(B),
        .I2(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 [3]),
        .O(BU_4_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(BU_4_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(BU_4_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(BU_4_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(BU_4_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(BU_4_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(BU_4_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(BU_4_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(Q[9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(BU_4_out_data_d[9]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][10] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [12]),
        .I1(O[0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[0]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][12] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [13]),
        .I1(O[1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][13] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [14]),
        .I1(O[2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][14] ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [15]),
        .I1(O[3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][15] ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[1]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][16] ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][17] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[2]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][18] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][19] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][1] ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[3]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][20] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][21] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][22] ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][6] ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[3].shift_reg_d_reg[3][9] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_22
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[15].shift_reg_u_reg[15][10] ,
    \shift_registers_u[15].shift_reg_u_reg[15][6] ,
    \shift_registers_u[15].shift_reg_u_reg[15][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    BU_3_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[15].shift_reg_u_reg[15][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[7].shift_reg_d_reg[7][22] ,
    \shift_registers_d[7].shift_reg_d_reg[7][21] ,
    \shift_registers_d[7].shift_reg_d_reg[7][20] ,
    \shift_registers_d[7].shift_reg_d_reg[7][19] ,
    \shift_registers_d[7].shift_reg_d_reg[7][18] ,
    \shift_registers_d[7].shift_reg_d_reg[7][17] ,
    \shift_registers_d[7].shift_reg_d_reg[7][16] ,
    \shift_registers_d[7].shift_reg_d_reg[7][15] ,
    \shift_registers_d[7].shift_reg_d_reg[7][14] ,
    \shift_registers_d[7].shift_reg_d_reg[7][13] ,
    \shift_registers_d[7].shift_reg_d_reg[7][12] ,
    \shift_registers_d[7].shift_reg_d_reg[7][11] ,
    \shift_registers_d[7].shift_reg_d_reg[7][10] ,
    \shift_registers_d[7].shift_reg_d_reg[7][9] ,
    \shift_registers_d[7].shift_reg_d_reg[7][8] ,
    \shift_registers_d[7].shift_reg_d_reg[7][7] ,
    \shift_registers_d[7].shift_reg_d_reg[7][6] ,
    \shift_registers_d[7].shift_reg_d_reg[7][5] ,
    \shift_registers_d[7].shift_reg_d_reg[7][4] ,
    \shift_registers_d[7].shift_reg_d_reg[7][3] ,
    \shift_registers_d[7].shift_reg_d_reg[7][2] ,
    \shift_registers_d[7].shift_reg_d_reg[7][1] ,
    \shift_registers_u[7].shift_reg_u_reg[7][4] ,
    RU_4_out_data_d,
    \shift_registers_u[7].shift_reg_u_reg[7][4]_0 ,
    \shift_registers_d[7].shift_reg_d_reg[7][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    RU_3_out_data_u,
    RU_3_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0,
    \shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ,
    sub_out,
    a_mul_b0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__3,
    i___1_carry__3_i_17__2,
    i___1_carry__4_i_12__3,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[7].shift_reg_d_reg[7]_0 ,
    a_mul_b0_1,
    a_plus_b_minus_q,
    switch,
    RU_4_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_2,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][10] ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][6] ;
  output [0:0]\shift_registers_u[15].shift_reg_u_reg[15][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]BU_3_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  output [22:0]RU_4_out_data_d;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  output [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]RU_3_out_data_u;
  input [13:0]RU_3_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0;
  input [3:0]\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__3;
  input [3:0]i___1_carry__3_i_17__2;
  input [2:0]i___1_carry__4_i_12__3;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  input [4:0]a_mul_b0_1;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_4_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_2;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [22:0]BU_3_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [13:0]RU_3_out_data_d;
  wire [13:0]RU_3_out_data_u;
  wire [22:0]RU_4_out_data_d;
  wire [5:0]RU_4_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [4:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1__2_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__2_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__2_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__2_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__2_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__2_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__2_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__2_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__2_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__2_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__2_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__2_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__2_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__2_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__2_n_3;
  wire a_plus_b_minus_q_carry_i_1__2_n_0;
  wire a_plus_b_minus_q_carry_i_1__2_n_1;
  wire a_plus_b_minus_q_carry_i_1__2_n_2;
  wire a_plus_b_minus_q_carry_i_1__2_n_3;
  wire a_plus_b_minus_q_carry_i_2__2_n_0;
  wire a_plus_b_minus_q_carry_i_2__2_n_1;
  wire a_plus_b_minus_q_carry_i_2__2_n_2;
  wire a_plus_b_minus_q_carry_i_2__2_n_3;
  wire adder_0__2_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__2_n_0;
  wire adder_1__2_carry__0_i_2__2_n_0;
  wire adder_1__2_carry__0_i_3__2_n_0;
  wire adder_1__2_carry__0_i_4__2_n_0;
  wire adder_1__2_carry__0_i_5__2_n_0;
  wire adder_1__2_carry__0_i_6__2_n_0;
  wire adder_1__2_carry__0_i_7__2_n_0;
  wire adder_1__2_carry__0_i_8__2_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__2_n_0;
  wire adder_1__2_carry__1_i_2__2_n_0;
  wire adder_1__2_carry__1_i_3__2_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__2_n_0;
  wire adder_1__2_carry_i_2__2_n_0;
  wire adder_1__2_carry_i_3__2_n_0;
  wire adder_1__2_carry_i_4__2_n_0;
  wire adder_1__2_carry_i_5__2_n_0;
  wire adder_1__2_carry_i_6__2_n_0;
  wire adder_1__2_carry_i_7__2_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__2_n_0;
  wire adder_1__30_carry__0_i_2__2_n_0;
  wire adder_1__30_carry__0_i_3__2_n_0;
  wire adder_1__30_carry__0_i_4__2_n_0;
  wire adder_1__30_carry__0_i_5__2_n_0;
  wire adder_1__30_carry__0_i_6__2_n_0;
  wire adder_1__30_carry__0_i_7__2_n_0;
  wire adder_1__30_carry__0_i_8__2_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__2_n_0;
  wire adder_1__30_carry__1_i_2__2_n_0;
  wire adder_1__30_carry__1_i_3__2_n_0;
  wire adder_1__30_carry__1_i_4__2_n_0;
  wire adder_1__30_carry__1_i_5__2_n_0;
  wire adder_1__30_carry__1_i_6__2_n_0;
  wire adder_1__30_carry__1_i_7__2_n_0;
  wire adder_1__30_carry__1_i_8__2_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__2_n_0;
  wire adder_1__30_carry__2_i_2__2_n_0;
  wire adder_1__30_carry__2_i_3__2_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__2_n_0;
  wire adder_1__30_carry_i_2__2_n_0;
  wire adder_1__30_carry_i_3__2_n_0;
  wire adder_1__30_carry_i_4__2_n_0;
  wire adder_1__30_carry_i_5__2_n_0;
  wire adder_1__30_carry_i_6__2_n_0;
  wire adder_1__30_carry_i_7__2_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__2_n_0;
  wire adder_2__0_carry__0_i_2__2_n_0;
  wire adder_2__0_carry__0_i_3__2_n_0;
  wire adder_2__0_carry__0_i_4__2_n_0;
  wire adder_2__0_carry__0_i_5__2_n_0;
  wire adder_2__0_carry__0_i_6__2_n_0;
  wire adder_2__0_carry__0_i_7__2_n_0;
  wire adder_2__0_carry__0_i_8__2_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__2_n_0;
  wire adder_2__0_carry__1_i_2__2_n_0;
  wire adder_2__0_carry__1_i_3__2_n_0;
  wire adder_2__0_carry__1_i_4__2_n_0;
  wire adder_2__0_carry__1_i_5__2_n_0;
  wire adder_2__0_carry__1_i_6__2_n_0;
  wire adder_2__0_carry__1_i_7__2_n_0;
  wire adder_2__0_carry__1_i_8__2_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__2_n_0;
  wire adder_2__0_carry__2_i_2__2_n_0;
  wire adder_2__0_carry__2_i_3__2_n_0;
  wire adder_2__0_carry__2_i_4__2_n_0;
  wire adder_2__0_carry__2_i_5__2_n_0;
  wire adder_2__0_carry__2_i_6__2_n_0;
  wire adder_2__0_carry__2_i_7__2_n_0;
  wire adder_2__0_carry__2_i_8__2_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__2_n_0;
  wire adder_2__0_carry__3_i_2__2_n_0;
  wire adder_2__0_carry__3_i_3__2_n_0;
  wire adder_2__0_carry__3_i_4__2_n_0;
  wire adder_2__0_carry__3_i_5__2_n_0;
  wire adder_2__0_carry__3_i_6__2_n_0;
  wire adder_2__0_carry__3_i_7__2_n_0;
  wire adder_2__0_carry__3_i_8__2_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__2_n_0;
  wire adder_2__0_carry__4_i_2__2_n_0;
  wire adder_2__0_carry__4_i_3__2_n_0;
  wire adder_2__0_carry__4_i_4__2_n_0;
  wire adder_2__0_carry__4_i_5__2_n_0;
  wire adder_2__0_carry__4_i_6__2_n_0;
  wire adder_2__0_carry__4_i_7__2_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__2_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__2_n_0;
  wire adder_2__0_carry_i_2__2_n_0;
  wire adder_2__0_carry_i_3__2_n_0;
  wire adder_2__0_carry_i_4__2_n_0;
  wire adder_2__0_carry_i_5__2_n_0;
  wire adder_2__0_carry_i_6__2_n_0;
  wire adder_2__0_carry_i_7__2_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__2_n_0;
  wire adder_4__23_carry__0_i_2__2_n_0;
  wire adder_4__23_carry__0_i_3__2_n_0;
  wire adder_4__23_carry__0_i_4__2_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__2_n_0;
  wire adder_4__23_carry__1_i_2__2_n_0;
  wire adder_4__23_carry__1_i_3__2_n_0;
  wire adder_4__23_carry__1_i_4__2_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__2_n_0;
  wire adder_4__23_carry__2_i_2__2_n_0;
  wire adder_4__23_carry__2_i_3__2_n_0;
  wire adder_4__23_carry__2_i_4__2_n_0;
  wire adder_4__23_carry__2_i_5__2_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__2_n_0;
  wire adder_4__23_carry__3_i_2__2_n_0;
  wire adder_4__23_carry__3_i_3__2_n_0;
  wire adder_4__23_carry__3_i_4__2_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__2_n_0;
  wire adder_4__23_carry__4_i_2__2_n_0;
  wire adder_4__23_carry__4_i_3__2_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__2_n_0;
  wire adder_4__23_carry_i_2__2_n_0;
  wire adder_4__23_carry_i_3__2_n_0;
  wire adder_4__23_carry_i_4__2_n_0;
  wire adder_4__23_carry_i_5__2_n_0;
  wire adder_4__23_carry_i_6__2_n_0;
  wire adder_4__23_carry_i_7__2_n_0;
  wire adder_4__23_carry_i_8__2_n_0;
  wire adder_4__23_carry_i_9__2_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__2_n_0;
  wire i___1_carry__2_i_12__1_n_0;
  wire i___1_carry__2_i_13__2_n_0;
  wire [3:0]i___1_carry__2_i_14__3;
  wire i___1_carry__2_i_15__1_n_0;
  wire [3:0]i___1_carry__3_i_17__2;
  wire [2:0]i___1_carry__4_i_12__3;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out[0]_i_1__2_n_0 ;
  wire \out[10]_i_1__2_n_0 ;
  wire \out[11]_i_1__2_n_0 ;
  wire \out[12]_i_1__2_n_0 ;
  wire \out[13]_i_1__2_n_0 ;
  wire \out[14]_i_1__2_n_0 ;
  wire \out[15]_i_1__2_n_0 ;
  wire \out[16]_i_1__2_n_0 ;
  wire \out[17]_i_1__2_n_0 ;
  wire \out[18]_i_1__2_n_0 ;
  wire \out[19]_i_1__2_n_0 ;
  wire \out[1]_i_1__2_n_0 ;
  wire \out[20]_i_1__2_n_0 ;
  wire \out[21]_i_1__2_n_0 ;
  wire \out[22]_i_1__2_n_0 ;
  wire \out[2]_i_1__2_n_0 ;
  wire \out[3]_i_1__2_n_0 ;
  wire \out[4]_i_1__2_n_0 ;
  wire \out[5]_i_1__2_n_0 ;
  wire \out[6]_i_1__2_n_0 ;
  wire \out[7]_i_1__2_n_0 ;
  wire \out[8]_i_1__2_n_0 ;
  wire \out[9]_i_1__2_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ;
  wire [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  wire [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][10] ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][14] ;
  wire [0:0]\shift_registers_u[15].shift_reg_u_reg[15][2] ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][6] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__2_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(a_mul_b0_1[4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_d[7].shift_reg_d_reg[7]_0 [0]),
        .I3(switch),
        .O(RU_4_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [10]),
        .I4(switch),
        .O(RU_4_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [11]),
        .I4(switch),
        .O(RU_4_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(O[0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[0]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [12]),
        .I4(switch),
        .O(RU_4_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(O[1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [13]),
        .I4(switch),
        .O(RU_4_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(O[2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [14]),
        .I4(switch),
        .O(RU_4_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(O[3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [15]),
        .I4(switch),
        .O(RU_4_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[1]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [16]),
        .I4(switch),
        .O(RU_4_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [17]),
        .I4(switch),
        .O(RU_4_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[2]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [18]),
        .I4(switch),
        .O(RU_4_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [19]),
        .I4(switch),
        .O(RU_4_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [1]),
        .I4(switch),
        .O(RU_4_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[3]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [20]),
        .I4(switch),
        .O(RU_4_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [21]),
        .I4(switch),
        .O(RU_4_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [22]),
        .I4(switch),
        .O(RU_4_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [2]),
        .I4(switch),
        .O(RU_4_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [3]),
        .I4(switch),
        .O(RU_4_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [4]),
        .I4(switch),
        .O(RU_4_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [5]),
        .I4(switch),
        .O(RU_4_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [6]),
        .I4(switch),
        .O(RU_4_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [7]),
        .I4(switch),
        .O(RU_4_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [8]),
        .I4(switch),
        .O(RU_4_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__2 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_d[7].shift_reg_d_reg[7]_0 [9]),
        .I4(switch),
        .O(RU_4_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_28__1
       (.I0(a_mul_b0_2),
        .I1(B),
        .I2(a_mul_b0_1[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_d[7].shift_reg_d_reg[7]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__2
       (.CI(a_plus_b_minus_q_carry_i_2__2_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__2_n_0,a_plus_b_minus_q_carry__0_i_1__2_n_1,a_plus_b_minus_q_carry__0_i_1__2_n_2,a_plus_b_minus_q_carry__0_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__2
       (.CI(a_plus_b_minus_q_carry__0_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__2_n_0,a_plus_b_minus_q_carry__1_i_1__2_n_1,a_plus_b_minus_q_carry__1_i_1__2_n_2,a_plus_b_minus_q_carry__1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(i___1_carry__2_i_14__3));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__2
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__2
       (.CI(a_plus_b_minus_q_carry__1_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__2_n_0,a_plus_b_minus_q_carry__2_i_1__2_n_1,a_plus_b_minus_q_carry__2_i_1__2_n_2,a_plus_b_minus_q_carry__2_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(i___1_carry__3_i_17__2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__2
       (.CI(a_plus_b_minus_q_carry__2_i_1__2_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__2_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__2_n_1,a_plus_b_minus_q_carry__3_i_1__2_n_2,a_plus_b_minus_q_carry__3_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,i___1_carry__4_i_12__3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__2
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__2_n_0,a_plus_b_minus_q_carry_i_1__2_n_1,a_plus_b_minus_q_carry_i_1__2_n_2,a_plus_b_minus_q_carry_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],a_mul_b0}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(a_mul_b0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__2
       (.CI(a_plus_b_minus_q_carry_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__2_n_0,a_plus_b_minus_q_carry_i_2__2_n_1,a_plus_b_minus_q_carry_i_2__2_n_2,a_plus_b_minus_q_carry_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__2
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__2_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__2_n_0,adder_1__2_carry_i_2__2_n_0,adder_1__2_carry_i_3__2_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__2_n_0,adder_1__2_carry_i_5__2_n_0,adder_1__2_carry_i_6__2_n_0,adder_1__2_carry_i_7__2_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__2_n_0,adder_1__2_carry__0_i_2__2_n_0,adder_1__2_carry__0_i_3__2_n_0,adder_1__2_carry__0_i_4__2_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__2_n_0,adder_1__2_carry__0_i_6__2_n_0,adder_1__2_carry__0_i_7__2_n_0,adder_1__2_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__2
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__2
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__2
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__2
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__2
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__2
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__2_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__2_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__2_n_0,adder_1__2_carry__1_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__2
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__2
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__2
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__2
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__2
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__2
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__2
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__2
       (.I0(adder_1__2_carry_i_3__2_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__2
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__2_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__2_n_0,adder_1__30_carry_i_2__2_n_0,adder_1__30_carry_i_3__2_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__2_n_0,adder_1__30_carry_i_5__2_n_0,adder_1__30_carry_i_6__2_n_0,adder_1__30_carry_i_7__2_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__2_n_0,adder_1__30_carry__0_i_2__2_n_0,adder_1__30_carry__0_i_3__2_n_0,adder_1__30_carry__0_i_4__2_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__2_n_0,adder_1__30_carry__0_i_6__2_n_0,adder_1__30_carry__0_i_7__2_n_0,adder_1__30_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__2
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__2
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__2
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__2
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__2
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__2
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__2_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__2_n_0,adder_1__30_carry__1_i_2__2_n_0,adder_1__30_carry__1_i_3__2_n_0,adder_1__30_carry__1_i_4__2_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__2_n_0,adder_1__30_carry__1_i_6__2_n_0,adder_1__30_carry__1_i_7__2_n_0,adder_1__30_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__2
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__2
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__2
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__2
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__2
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__2
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__2
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__2_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__2_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__2_n_0,adder_1__30_carry__2_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__2
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__2
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__2_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__2
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__2_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__2
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__2
       (.I0(adder_1__30_carry_i_2__2_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__2_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__2
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__2_n_0,adder_2__0_carry_i_2__2_n_0,adder_2__0_carry_i_3__2_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__2_n_0,adder_2__0_carry_i_5__2_n_0,adder_2__0_carry_i_6__2_n_0,adder_2__0_carry_i_7__2_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__2_n_0,adder_2__0_carry__0_i_2__2_n_0,adder_2__0_carry__0_i_3__2_n_0,adder_2__0_carry__0_i_4__2_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__2_n_0,adder_2__0_carry__0_i_6__2_n_0,adder_2__0_carry__0_i_7__2_n_0,adder_2__0_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__2
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__2
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__2
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__2
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__2
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__2
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__2
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__2_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__2_n_0,adder_2__0_carry__1_i_2__2_n_0,adder_2__0_carry__1_i_3__2_n_0,adder_2__0_carry__1_i_4__2_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__2_n_0,adder_2__0_carry__1_i_6__2_n_0,adder_2__0_carry__1_i_7__2_n_0,adder_2__0_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__2
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__2
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__2
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__2
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__2
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__2
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__2
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__2_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__2_n_0,adder_2__0_carry__2_i_2__2_n_0,adder_2__0_carry__2_i_3__2_n_0,adder_2__0_carry__2_i_4__2_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__2_n_0,adder_2__0_carry__2_i_6__2_n_0,adder_2__0_carry__2_i_7__2_n_0,adder_2__0_carry__2_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__2
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__2
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__2
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__2
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__2
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__2
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__2
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__2_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__2_n_0,adder_2__0_carry__3_i_2__2_n_0,adder_2__0_carry__3_i_3__2_n_0,adder_2__0_carry__3_i_4__2_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__2_n_0,adder_2__0_carry__3_i_6__2_n_0,adder_2__0_carry__3_i_7__2_n_0,adder_2__0_carry__3_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__2
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__2
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__2
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__2
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__2
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__2
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__2
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__2_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__2_n_0,adder_2__0_carry__4_i_2__2_n_0,adder_2__0_carry__4_i_3__2_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__2_n_0,adder_2__0_carry__4_i_5__2_n_0,adder_2__0_carry__4_i_6__2_n_0,adder_2__0_carry__4_i_7__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__2
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__2
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__2
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__2
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__2
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__2
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__2_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__2
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__2
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__2
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__2_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__2
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__2
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__2
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__2
       (.I0(adder_2__0_carry_i_3__2_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__2_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__2
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__2_n_0,adder_4__23_carry_i_3__2_n_0,adder_4__23_carry_i_4__2_n_0,adder_4__23_carry_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__2_n_0,adder_4__23_carry__0_i_2__2_n_0,adder_4__23_carry__0_i_3__2_n_0,adder_4__23_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__2
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__2_n_0,adder_4__23_carry__1_i_2__2_n_0,adder_4__23_carry__1_i_3__2_n_0,adder_4__23_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__2
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__2_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__2_n_0,adder_4__23_carry__2_i_3__2_n_0,adder_4__23_carry__2_i_4__2_n_0,adder_4__23_carry__2_i_5__2_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__2_n_0),
        .I4(adder_4__23_carry_i_7__2_n_0),
        .O(adder_4__23_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__2
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__2_n_0),
        .I4(adder_4__23_carry_i_7__2_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__2
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__2_n_0,adder_4__23_carry__3_i_2__2_n_0,adder_4__23_carry__3_i_3__2_n_0,adder_4__23_carry__3_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__2
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__2_n_0,adder_4__23_carry__4_i_2__2_n_0,adder_4__23_carry__4_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__2
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__2_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__2
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__2_n_0),
        .I4(adder_4__23_carry_i_7__2_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__2
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__2
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__2
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__2_n_0),
        .I4(adder_4__23_carry_i_7__2_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__2
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__2_n_0),
        .I4(adder_4__23_carry_i_7__2_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__2
       (.I0(adder_4__23_carry_i_8__2_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__2_n_0),
        .O(adder_4__23_carry_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__2
       (.I0(adder_4__23_carry_i_10__2_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__2
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__2
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__2
       (.I0(RU_3_out_data_u[4]),
        .I1(RU_3_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[6]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__2
       (.I0(RU_3_out_data_u[3]),
        .I1(RU_3_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[5]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__2
       (.I0(RU_3_out_data_u[2]),
        .I1(RU_3_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(Q[4]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__2
       (.I0(RU_3_out_data_u[1]),
        .I1(RU_3_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(Q[3]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(B),
        .I4(RU_3_out_data_d[5]),
        .I5(RU_3_out_data_u[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(B),
        .I4(RU_3_out_data_d[4]),
        .I5(RU_3_out_data_u[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[5]),
        .I3(B),
        .I4(RU_3_out_data_u[3]),
        .I5(RU_3_out_data_d[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(B),
        .I4(RU_3_out_data_d[2]),
        .I5(RU_3_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__2
       (.I0(RU_3_out_data_u[8]),
        .I1(RU_3_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[10]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__2
       (.I0(RU_3_out_data_u[7]),
        .I1(RU_3_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[9]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__2
       (.I0(RU_3_out_data_u[6]),
        .I1(RU_3_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[8]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__2
       (.I0(RU_3_out_data_u[5]),
        .I1(RU_3_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[7]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[11]),
        .I3(B),
        .I4(RU_3_out_data_d[9]),
        .I5(RU_3_out_data_u[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(B),
        .I4(RU_3_out_data_d[8]),
        .I5(RU_3_out_data_u[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[9]),
        .I3(B),
        .I4(RU_3_out_data_d[7]),
        .I5(RU_3_out_data_u[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(B),
        .I4(RU_3_out_data_d[6]),
        .I5(RU_3_out_data_u[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__2
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_3_out_data_d[10]),
        .I4(RU_3_out_data_u[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__2_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__1
       (.I0(RU_3_out_data_u[12]),
        .I1(RU_3_out_data_d[12]),
        .I2(B),
        .I3(Q[14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13__2_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__1
       (.I0(RU_3_out_data_u[11]),
        .I1(RU_3_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[13]),
        .O(i___1_carry__2_i_15__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__1
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__1
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__2
       (.I0(i___1_carry__2_i_10__2_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(B),
        .I4(RU_3_out_data_d[12]),
        .I5(RU_3_out_data_u[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__2
       (.I0(RU_3_out_data_u[11]),
        .I1(RU_3_out_data_d[11]),
        .I2(B),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__2
       (.I0(RU_3_out_data_u[9]),
        .I1(RU_3_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__2
       (.I0(i___1_carry__2_i_12__1_n_0),
        .I1(i___1_carry__2_i_13__2_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__1_n_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(RU_3_out_data_u[10]),
        .I5(RU_3_out_data_d[10]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__2
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__2
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__2
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__2
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__1
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__2
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__2
       (.I0(RU_3_out_data_u[0]),
        .I1(RU_3_out_data_d[0]),
        .I2(B),
        .I3(a_mul_b0[2]),
        .I4(Q[2]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[3]),
        .I3(B),
        .I4(RU_3_out_data_u[1]),
        .I5(RU_3_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__2
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__2
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__2
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__2
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__2
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__2
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__2
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__2
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__2
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__2
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__2
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__2
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__2
       (.I0(RU_3_out_data_u[13]),
        .I1(RU_3_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(Q[22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__2
       (.I0(Q[22]),
        .I1(RU_3_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(RU_3_out_data_u[13]),
        .O(\out_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__2
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(a_mul_b0[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(a_mul_b0[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__2
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__2
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__2
       (.I0(Q[3]),
        .I1(a_mul_b0[2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__2
       (.I0(Q[1]),
        .I1(a_mul_b0[0]),
        .I2(Q[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_2__3
       (.I0(RU_4_out_data_d[5]),
        .I1(RU_4_out_data_d[4]),
        .I2(RU_4_out_data_u[4]),
        .I3(RU_4_out_data_u[5]),
        .I4(B),
        .I5(out1_carry),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4] [2]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__3
       (.I0(RU_4_out_data_d[3]),
        .I1(RU_4_out_data_d[2]),
        .I2(RU_4_out_data_u[2]),
        .I3(RU_4_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_1),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__3
       (.I0(RU_4_out_data_d[1]),
        .I1(RU_4_out_data_d[0]),
        .I2(RU_4_out_data_u[0]),
        .I3(RU_4_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_3),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__3
       (.I0(RU_4_out_data_d[5]),
        .I1(RU_4_out_data_d[4]),
        .I2(RU_4_out_data_u[4]),
        .I3(RU_4_out_data_u[5]),
        .I4(B),
        .I5(out1_carry_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__3
       (.I0(RU_4_out_data_d[3]),
        .I1(RU_4_out_data_d[2]),
        .I2(RU_4_out_data_u[2]),
        .I3(RU_4_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_2),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__3
       (.I0(RU_4_out_data_d[1]),
        .I1(RU_4_out_data_d[0]),
        .I2(RU_4_out_data_u[0]),
        .I3(RU_4_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_4),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__2 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__2 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[0]),
        .I1(B),
        .I2(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 [0]),
        .O(BU_3_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(BU_3_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(BU_3_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(BU_3_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(BU_3_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(BU_3_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(BU_3_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(BU_3_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(BU_3_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(BU_3_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(BU_3_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(BU_3_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[20]),
        .I1(B),
        .I2(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 [1]),
        .O(BU_3_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[21]),
        .I1(B),
        .I2(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 [2]),
        .O(BU_3_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[22]),
        .I1(B),
        .I2(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 [3]),
        .O(BU_3_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(BU_3_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(BU_3_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(BU_3_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(BU_3_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(BU_3_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(BU_3_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(BU_3_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(Q[9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(BU_3_out_data_d[9]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][10] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][11] ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [12]),
        .I1(O[0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[0]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][12] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [13]),
        .I1(O[1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][13] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [14]),
        .I1(O[2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][14] ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [15]),
        .I1(O[3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][15] ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[1]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][16] ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][17] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[2]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][18] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][19] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][1] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[3]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][20] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][21] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][22] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][2] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][3] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][4] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][5] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][6] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][7] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][8] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[7].shift_reg_d_reg[7][9] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_26
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[31].shift_reg_u_reg[31][10] ,
    \shift_registers_u[31].shift_reg_u_reg[31][6] ,
    \shift_registers_u[31].shift_reg_u_reg[31][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    BU_2_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[15].shift_reg_d_reg[15][22] ,
    \shift_registers_d[15].shift_reg_d_reg[15][21] ,
    \shift_registers_d[15].shift_reg_d_reg[15][20] ,
    \shift_registers_d[15].shift_reg_d_reg[15][19] ,
    \shift_registers_d[15].shift_reg_d_reg[15][18] ,
    \shift_registers_d[15].shift_reg_d_reg[15][17] ,
    \shift_registers_d[15].shift_reg_d_reg[15][16] ,
    \shift_registers_d[15].shift_reg_d_reg[15][15] ,
    \shift_registers_d[15].shift_reg_d_reg[15][14] ,
    \shift_registers_d[15].shift_reg_d_reg[15][13] ,
    \shift_registers_d[15].shift_reg_d_reg[15][12] ,
    \shift_registers_d[15].shift_reg_d_reg[15][11] ,
    \shift_registers_d[15].shift_reg_d_reg[15][10] ,
    \shift_registers_d[15].shift_reg_d_reg[15][9] ,
    \shift_registers_d[15].shift_reg_d_reg[15][8] ,
    \shift_registers_d[15].shift_reg_d_reg[15][7] ,
    \shift_registers_d[15].shift_reg_d_reg[15][6] ,
    \shift_registers_d[15].shift_reg_d_reg[15][5] ,
    \shift_registers_d[15].shift_reg_d_reg[15][4] ,
    \shift_registers_d[15].shift_reg_d_reg[15][3] ,
    \shift_registers_d[15].shift_reg_d_reg[15][2] ,
    \shift_registers_d[15].shift_reg_d_reg[15][1] ,
    \shift_registers_u[15].shift_reg_u_reg[15][4] ,
    RU_3_out_data_d,
    \shift_registers_u[15].shift_reg_u_reg[15][4]_0 ,
    \shift_registers_d[15].shift_reg_d_reg[15][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    RU_2_out_data_u,
    RU_2_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0,
    \shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ,
    sub_out,
    a_mul_b0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__2,
    i___1_carry__3_i_17__1,
    i___1_carry__4_i_12__2,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[15].shift_reg_d_reg[15]_0 ,
    a_mul_b0_1,
    a_plus_b_minus_q,
    switch,
    RU_3_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_2,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][10] ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][6] ;
  output [0:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]BU_2_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[31].shift_reg_u_reg[31][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  output [22:0]RU_3_out_data_d;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  output [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]RU_2_out_data_u;
  input [13:0]RU_2_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0;
  input [3:0]\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__2;
  input [3:0]i___1_carry__3_i_17__1;
  input [2:0]i___1_carry__4_i_12__2;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  input [4:0]a_mul_b0_1;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_3_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_2;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [0:0]B;
  wire [22:0]BU_2_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [13:0]RU_2_out_data_d;
  wire [13:0]RU_2_out_data_u;
  wire [22:0]RU_3_out_data_d;
  wire [5:0]RU_3_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [4:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1__1_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__1_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__1_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__1_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__1_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__1_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__1_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__1_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__1_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__1_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__1_n_3;
  wire a_plus_b_minus_q_carry_i_1__1_n_0;
  wire a_plus_b_minus_q_carry_i_1__1_n_1;
  wire a_plus_b_minus_q_carry_i_1__1_n_2;
  wire a_plus_b_minus_q_carry_i_1__1_n_3;
  wire a_plus_b_minus_q_carry_i_2__1_n_0;
  wire a_plus_b_minus_q_carry_i_2__1_n_1;
  wire a_plus_b_minus_q_carry_i_2__1_n_2;
  wire a_plus_b_minus_q_carry_i_2__1_n_3;
  wire adder_0__1_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__1_n_0;
  wire adder_1__2_carry__0_i_2__1_n_0;
  wire adder_1__2_carry__0_i_3__1_n_0;
  wire adder_1__2_carry__0_i_4__1_n_0;
  wire adder_1__2_carry__0_i_5__1_n_0;
  wire adder_1__2_carry__0_i_6__1_n_0;
  wire adder_1__2_carry__0_i_7__1_n_0;
  wire adder_1__2_carry__0_i_8__1_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__1_n_0;
  wire adder_1__2_carry__1_i_2__1_n_0;
  wire adder_1__2_carry__1_i_3__1_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__1_n_0;
  wire adder_1__2_carry_i_2__1_n_0;
  wire adder_1__2_carry_i_3__1_n_0;
  wire adder_1__2_carry_i_4__1_n_0;
  wire adder_1__2_carry_i_5__1_n_0;
  wire adder_1__2_carry_i_6__1_n_0;
  wire adder_1__2_carry_i_7__1_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__1_n_0;
  wire adder_1__30_carry__0_i_2__1_n_0;
  wire adder_1__30_carry__0_i_3__1_n_0;
  wire adder_1__30_carry__0_i_4__1_n_0;
  wire adder_1__30_carry__0_i_5__1_n_0;
  wire adder_1__30_carry__0_i_6__1_n_0;
  wire adder_1__30_carry__0_i_7__1_n_0;
  wire adder_1__30_carry__0_i_8__1_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__1_n_0;
  wire adder_1__30_carry__1_i_2__1_n_0;
  wire adder_1__30_carry__1_i_3__1_n_0;
  wire adder_1__30_carry__1_i_4__1_n_0;
  wire adder_1__30_carry__1_i_5__1_n_0;
  wire adder_1__30_carry__1_i_6__1_n_0;
  wire adder_1__30_carry__1_i_7__1_n_0;
  wire adder_1__30_carry__1_i_8__1_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__1_n_0;
  wire adder_1__30_carry__2_i_2__1_n_0;
  wire adder_1__30_carry__2_i_3__1_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__1_n_0;
  wire adder_1__30_carry_i_2__1_n_0;
  wire adder_1__30_carry_i_3__1_n_0;
  wire adder_1__30_carry_i_4__1_n_0;
  wire adder_1__30_carry_i_5__1_n_0;
  wire adder_1__30_carry_i_6__1_n_0;
  wire adder_1__30_carry_i_7__1_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__1_n_0;
  wire adder_2__0_carry__0_i_2__1_n_0;
  wire adder_2__0_carry__0_i_3__1_n_0;
  wire adder_2__0_carry__0_i_4__1_n_0;
  wire adder_2__0_carry__0_i_5__1_n_0;
  wire adder_2__0_carry__0_i_6__1_n_0;
  wire adder_2__0_carry__0_i_7__1_n_0;
  wire adder_2__0_carry__0_i_8__1_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__1_n_0;
  wire adder_2__0_carry__1_i_2__1_n_0;
  wire adder_2__0_carry__1_i_3__1_n_0;
  wire adder_2__0_carry__1_i_4__1_n_0;
  wire adder_2__0_carry__1_i_5__1_n_0;
  wire adder_2__0_carry__1_i_6__1_n_0;
  wire adder_2__0_carry__1_i_7__1_n_0;
  wire adder_2__0_carry__1_i_8__1_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__1_n_0;
  wire adder_2__0_carry__2_i_2__1_n_0;
  wire adder_2__0_carry__2_i_3__1_n_0;
  wire adder_2__0_carry__2_i_4__1_n_0;
  wire adder_2__0_carry__2_i_5__1_n_0;
  wire adder_2__0_carry__2_i_6__1_n_0;
  wire adder_2__0_carry__2_i_7__1_n_0;
  wire adder_2__0_carry__2_i_8__1_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__1_n_0;
  wire adder_2__0_carry__3_i_2__1_n_0;
  wire adder_2__0_carry__3_i_3__1_n_0;
  wire adder_2__0_carry__3_i_4__1_n_0;
  wire adder_2__0_carry__3_i_5__1_n_0;
  wire adder_2__0_carry__3_i_6__1_n_0;
  wire adder_2__0_carry__3_i_7__1_n_0;
  wire adder_2__0_carry__3_i_8__1_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__1_n_0;
  wire adder_2__0_carry__4_i_2__1_n_0;
  wire adder_2__0_carry__4_i_3__1_n_0;
  wire adder_2__0_carry__4_i_4__1_n_0;
  wire adder_2__0_carry__4_i_5__1_n_0;
  wire adder_2__0_carry__4_i_6__1_n_0;
  wire adder_2__0_carry__4_i_7__1_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__1_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__1_n_0;
  wire adder_2__0_carry_i_2__1_n_0;
  wire adder_2__0_carry_i_3__1_n_0;
  wire adder_2__0_carry_i_4__1_n_0;
  wire adder_2__0_carry_i_5__1_n_0;
  wire adder_2__0_carry_i_6__1_n_0;
  wire adder_2__0_carry_i_7__1_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__1_n_0;
  wire adder_4__23_carry__0_i_2__1_n_0;
  wire adder_4__23_carry__0_i_3__1_n_0;
  wire adder_4__23_carry__0_i_4__1_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__1_n_0;
  wire adder_4__23_carry__1_i_2__1_n_0;
  wire adder_4__23_carry__1_i_3__1_n_0;
  wire adder_4__23_carry__1_i_4__1_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__1_n_0;
  wire adder_4__23_carry__2_i_2__1_n_0;
  wire adder_4__23_carry__2_i_3__1_n_0;
  wire adder_4__23_carry__2_i_4__1_n_0;
  wire adder_4__23_carry__2_i_5__1_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__1_n_0;
  wire adder_4__23_carry__3_i_2__1_n_0;
  wire adder_4__23_carry__3_i_3__1_n_0;
  wire adder_4__23_carry__3_i_4__1_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__1_n_0;
  wire adder_4__23_carry__4_i_2__1_n_0;
  wire adder_4__23_carry__4_i_3__1_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__1_n_0;
  wire adder_4__23_carry_i_2__1_n_0;
  wire adder_4__23_carry_i_3__1_n_0;
  wire adder_4__23_carry_i_4__1_n_0;
  wire adder_4__23_carry_i_5__1_n_0;
  wire adder_4__23_carry_i_6__1_n_0;
  wire adder_4__23_carry_i_7__1_n_0;
  wire adder_4__23_carry_i_8__1_n_0;
  wire adder_4__23_carry_i_9__1_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__1_n_0;
  wire i___1_carry__2_i_12__0_n_0;
  wire i___1_carry__2_i_13__1_n_0;
  wire [3:0]i___1_carry__2_i_14__2;
  wire i___1_carry__2_i_15__0_n_0;
  wire [3:0]i___1_carry__3_i_17__1;
  wire [2:0]i___1_carry__4_i_12__2;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out[0]_i_1__1_n_0 ;
  wire \out[10]_i_1__1_n_0 ;
  wire \out[11]_i_1__1_n_0 ;
  wire \out[12]_i_1__1_n_0 ;
  wire \out[13]_i_1__1_n_0 ;
  wire \out[14]_i_1__1_n_0 ;
  wire \out[15]_i_1__1_n_0 ;
  wire \out[16]_i_1__1_n_0 ;
  wire \out[17]_i_1__1_n_0 ;
  wire \out[18]_i_1__1_n_0 ;
  wire \out[19]_i_1__1_n_0 ;
  wire \out[1]_i_1__1_n_0 ;
  wire \out[20]_i_1__1_n_0 ;
  wire \out[21]_i_1__1_n_0 ;
  wire \out[22]_i_1__1_n_0 ;
  wire \out[2]_i_1__1_n_0 ;
  wire \out[3]_i_1__1_n_0 ;
  wire \out[4]_i_1__1_n_0 ;
  wire \out[5]_i_1__1_n_0 ;
  wire \out[6]_i_1__1_n_0 ;
  wire \out[7]_i_1__1_n_0 ;
  wire \out[8]_i_1__1_n_0 ;
  wire \out[9]_i_1__1_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ;
  wire [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  wire [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][10] ;
  wire [2:0]\shift_registers_u[31].shift_reg_u_reg[31][14] ;
  wire [0:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(a_mul_b0_1[4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_d[15].shift_reg_d_reg[15]_0 [0]),
        .I3(switch),
        .O(RU_3_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [10]),
        .I4(switch),
        .O(RU_3_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [11]),
        .I4(switch),
        .O(RU_3_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(O[0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[0]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [12]),
        .I4(switch),
        .O(RU_3_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(O[1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [13]),
        .I4(switch),
        .O(RU_3_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(O[2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [14]),
        .I4(switch),
        .O(RU_3_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(O[3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [15]),
        .I4(switch),
        .O(RU_3_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[1]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [16]),
        .I4(switch),
        .O(RU_3_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [17]),
        .I4(switch),
        .O(RU_3_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[2]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [18]),
        .I4(switch),
        .O(RU_3_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [19]),
        .I4(switch),
        .O(RU_3_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [1]),
        .I4(switch),
        .O(RU_3_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[3]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [20]),
        .I4(switch),
        .O(RU_3_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [21]),
        .I4(switch),
        .O(RU_3_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [22]),
        .I4(switch),
        .O(RU_3_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [2]),
        .I4(switch),
        .O(RU_3_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [3]),
        .I4(switch),
        .O(RU_3_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [4]),
        .I4(switch),
        .O(RU_3_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [5]),
        .I4(switch),
        .O(RU_3_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [6]),
        .I4(switch),
        .O(RU_3_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [7]),
        .I4(switch),
        .O(RU_3_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [8]),
        .I4(switch),
        .O(RU_3_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_d[15].shift_reg_d_reg[15]_0 [9]),
        .I4(switch),
        .O(RU_3_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_28__0
       (.I0(a_mul_b0_2),
        .I1(B),
        .I2(a_mul_b0_1[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_d[15].shift_reg_d_reg[15]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__1
       (.CI(a_plus_b_minus_q_carry_i_2__1_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__1_n_0,a_plus_b_minus_q_carry__0_i_1__1_n_1,a_plus_b_minus_q_carry__0_i_1__1_n_2,a_plus_b_minus_q_carry__0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__1
       (.CI(a_plus_b_minus_q_carry__0_i_1__1_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__1_n_0,a_plus_b_minus_q_carry__1_i_1__1_n_1,a_plus_b_minus_q_carry__1_i_1__1_n_2,a_plus_b_minus_q_carry__1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(i___1_carry__2_i_14__2));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__1
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__1
       (.CI(a_plus_b_minus_q_carry__1_i_1__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__1_n_0,a_plus_b_minus_q_carry__2_i_1__1_n_1,a_plus_b_minus_q_carry__2_i_1__1_n_2,a_plus_b_minus_q_carry__2_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(i___1_carry__3_i_17__1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__1
       (.CI(a_plus_b_minus_q_carry__2_i_1__1_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__1_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__1_n_1,a_plus_b_minus_q_carry__3_i_1__1_n_2,a_plus_b_minus_q_carry__3_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,i___1_carry__4_i_12__2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__1
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__1_n_0,a_plus_b_minus_q_carry_i_1__1_n_1,a_plus_b_minus_q_carry_i_1__1_n_2,a_plus_b_minus_q_carry_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],a_mul_b0}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(a_mul_b0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__1
       (.CI(a_plus_b_minus_q_carry_i_1__1_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__1_n_0,a_plus_b_minus_q_carry_i_2__1_n_1,a_plus_b_minus_q_carry_i_2__1_n_2,a_plus_b_minus_q_carry_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__1
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__1_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__1_n_0,adder_1__2_carry_i_2__1_n_0,adder_1__2_carry_i_3__1_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__1_n_0,adder_1__2_carry_i_5__1_n_0,adder_1__2_carry_i_6__1_n_0,adder_1__2_carry_i_7__1_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__1_n_0,adder_1__2_carry__0_i_2__1_n_0,adder_1__2_carry__0_i_3__1_n_0,adder_1__2_carry__0_i_4__1_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__1_n_0,adder_1__2_carry__0_i_6__1_n_0,adder_1__2_carry__0_i_7__1_n_0,adder_1__2_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__1
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__1
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__1
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__1
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__1
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__1
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__1_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__1_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__1_n_0,adder_1__2_carry__1_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__1
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__1
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__1
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__1
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__1
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__1
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__1
       (.I0(adder_1__2_carry_i_3__1_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__1
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__1_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__1_n_0,adder_1__30_carry_i_2__1_n_0,adder_1__30_carry_i_3__1_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__1_n_0,adder_1__30_carry_i_5__1_n_0,adder_1__30_carry_i_6__1_n_0,adder_1__30_carry_i_7__1_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__1_n_0,adder_1__30_carry__0_i_2__1_n_0,adder_1__30_carry__0_i_3__1_n_0,adder_1__30_carry__0_i_4__1_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__1_n_0,adder_1__30_carry__0_i_6__1_n_0,adder_1__30_carry__0_i_7__1_n_0,adder_1__30_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__1
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__1
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__1
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__1
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__1
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__1
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__1_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__1_n_0,adder_1__30_carry__1_i_2__1_n_0,adder_1__30_carry__1_i_3__1_n_0,adder_1__30_carry__1_i_4__1_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__1_n_0,adder_1__30_carry__1_i_6__1_n_0,adder_1__30_carry__1_i_7__1_n_0,adder_1__30_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__1
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__1
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__1
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__1
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__1
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__1
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__1_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__1_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__1_n_0,adder_1__30_carry__2_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__1
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__1
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__1
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__1_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__1
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__1_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__1
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__1
       (.I0(adder_1__30_carry_i_2__1_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__1_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__1
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__1_n_0,adder_2__0_carry_i_2__1_n_0,adder_2__0_carry_i_3__1_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__1_n_0,adder_2__0_carry_i_5__1_n_0,adder_2__0_carry_i_6__1_n_0,adder_2__0_carry_i_7__1_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__1_n_0,adder_2__0_carry__0_i_2__1_n_0,adder_2__0_carry__0_i_3__1_n_0,adder_2__0_carry__0_i_4__1_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__1_n_0,adder_2__0_carry__0_i_6__1_n_0,adder_2__0_carry__0_i_7__1_n_0,adder_2__0_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__1
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__1
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__1
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__1
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__1
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__1
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__1
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__1_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__1_n_0,adder_2__0_carry__1_i_2__1_n_0,adder_2__0_carry__1_i_3__1_n_0,adder_2__0_carry__1_i_4__1_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__1_n_0,adder_2__0_carry__1_i_6__1_n_0,adder_2__0_carry__1_i_7__1_n_0,adder_2__0_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__1
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__1
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__1
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__1
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__1
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__1
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__1
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__1_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__1_n_0,adder_2__0_carry__2_i_2__1_n_0,adder_2__0_carry__2_i_3__1_n_0,adder_2__0_carry__2_i_4__1_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__1_n_0,adder_2__0_carry__2_i_6__1_n_0,adder_2__0_carry__2_i_7__1_n_0,adder_2__0_carry__2_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__1
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__1
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__1
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__1
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__1
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__1
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__1
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__1_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__1_n_0,adder_2__0_carry__3_i_2__1_n_0,adder_2__0_carry__3_i_3__1_n_0,adder_2__0_carry__3_i_4__1_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__1_n_0,adder_2__0_carry__3_i_6__1_n_0,adder_2__0_carry__3_i_7__1_n_0,adder_2__0_carry__3_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__1
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__1
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__1
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__1
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__1
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__1
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__1
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__1_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__1_n_0,adder_2__0_carry__4_i_2__1_n_0,adder_2__0_carry__4_i_3__1_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__1_n_0,adder_2__0_carry__4_i_5__1_n_0,adder_2__0_carry__4_i_6__1_n_0,adder_2__0_carry__4_i_7__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__1
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__1
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__1
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__1
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__1
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__1
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__1_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__1
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__1
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__1
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__1_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__1
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__1
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__1
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__1
       (.I0(adder_2__0_carry_i_3__1_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__1_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__1
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__1_n_0,adder_4__23_carry_i_3__1_n_0,adder_4__23_carry_i_4__1_n_0,adder_4__23_carry_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__1_n_0,adder_4__23_carry__0_i_2__1_n_0,adder_4__23_carry__0_i_3__1_n_0,adder_4__23_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__1
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__1_n_0,adder_4__23_carry__1_i_2__1_n_0,adder_4__23_carry__1_i_3__1_n_0,adder_4__23_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__1
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__1_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__1_n_0,adder_4__23_carry__2_i_3__1_n_0,adder_4__23_carry__2_i_4__1_n_0,adder_4__23_carry__2_i_5__1_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__1_n_0),
        .I4(adder_4__23_carry_i_7__1_n_0),
        .O(adder_4__23_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__1_n_0),
        .I4(adder_4__23_carry_i_7__1_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__1
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__1_n_0,adder_4__23_carry__3_i_2__1_n_0,adder_4__23_carry__3_i_3__1_n_0,adder_4__23_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__1
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__1_n_0,adder_4__23_carry__4_i_2__1_n_0,adder_4__23_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__1
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__1_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__1_n_0),
        .I4(adder_4__23_carry_i_7__1_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__1
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__1
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__1_n_0),
        .I4(adder_4__23_carry_i_7__1_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__1_n_0),
        .I4(adder_4__23_carry_i_7__1_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__1
       (.I0(adder_4__23_carry_i_8__1_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__1_n_0),
        .O(adder_4__23_carry_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__1
       (.I0(adder_4__23_carry_i_10__1_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__1
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__1
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__1
       (.I0(RU_2_out_data_u[4]),
        .I1(RU_2_out_data_d[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[6]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__1
       (.I0(RU_2_out_data_u[3]),
        .I1(RU_2_out_data_d[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[5]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__1
       (.I0(RU_2_out_data_u[2]),
        .I1(RU_2_out_data_d[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(Q[4]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__1
       (.I0(RU_2_out_data_u[1]),
        .I1(RU_2_out_data_d[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(Q[3]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(B),
        .I4(RU_2_out_data_d[5]),
        .I5(RU_2_out_data_u[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(B),
        .I4(RU_2_out_data_d[4]),
        .I5(RU_2_out_data_u[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[5]),
        .I3(B),
        .I4(RU_2_out_data_d[3]),
        .I5(RU_2_out_data_u[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(B),
        .I4(RU_2_out_data_d[2]),
        .I5(RU_2_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__1
       (.I0(RU_2_out_data_u[8]),
        .I1(RU_2_out_data_d[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[10]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__1
       (.I0(RU_2_out_data_u[7]),
        .I1(RU_2_out_data_d[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[9]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__1
       (.I0(RU_2_out_data_u[6]),
        .I1(RU_2_out_data_d[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[8]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__1
       (.I0(RU_2_out_data_u[5]),
        .I1(RU_2_out_data_d[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[7]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[11]),
        .I3(B),
        .I4(RU_2_out_data_d[9]),
        .I5(RU_2_out_data_u[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(B),
        .I4(RU_2_out_data_d[8]),
        .I5(RU_2_out_data_u[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[9]),
        .I3(B),
        .I4(RU_2_out_data_d[7]),
        .I5(RU_2_out_data_u[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(B),
        .I4(RU_2_out_data_d[6]),
        .I5(RU_2_out_data_u[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__1
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(B),
        .I3(RU_2_out_data_d[10]),
        .I4(RU_2_out_data_u[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12__0
       (.I0(RU_2_out_data_u[12]),
        .I1(RU_2_out_data_d[12]),
        .I2(B),
        .I3(Q[14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13__1_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15__0
       (.I0(RU_2_out_data_u[11]),
        .I1(RU_2_out_data_d[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[13]),
        .O(i___1_carry__2_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16__0
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17__0
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__1
       (.I0(i___1_carry__2_i_10__1_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(B),
        .I4(RU_2_out_data_d[12]),
        .I5(RU_2_out_data_u[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__1
       (.I0(RU_2_out_data_u[11]),
        .I1(RU_2_out_data_d[11]),
        .I2(B),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__1
       (.I0(RU_2_out_data_u[9]),
        .I1(RU_2_out_data_d[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__1
       (.I0(i___1_carry__2_i_12__0_n_0),
        .I1(i___1_carry__2_i_13__1_n_0),
        .I2(B),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15__0_n_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(B),
        .I4(RU_2_out_data_u[10]),
        .I5(RU_2_out_data_d[10]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__1
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__1
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__1
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__1
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__1
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11__0
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__1
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__1
       (.I0(RU_2_out_data_u[0]),
        .I1(RU_2_out_data_d[0]),
        .I2(B),
        .I3(a_mul_b0[2]),
        .I4(Q[2]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[3]),
        .I3(B),
        .I4(RU_2_out_data_u[1]),
        .I5(RU_2_out_data_d[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__1
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__1
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__1
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__1
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__1
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__1
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__1
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__1
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__1
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__1
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__1
       (.I0(RU_2_out_data_u[13]),
        .I1(RU_2_out_data_d[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(Q[22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__1
       (.I0(Q[22]),
        .I1(RU_2_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(B),
        .I4(RU_2_out_data_u[13]),
        .O(\out_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__1
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(a_mul_b0[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(a_mul_b0[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__1
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__1
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__1
       (.I0(Q[3]),
        .I1(a_mul_b0[2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__1
       (.I0(Q[1]),
        .I1(a_mul_b0[0]),
        .I2(Q[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_2__2
       (.I0(RU_3_out_data_d[5]),
        .I1(RU_3_out_data_d[4]),
        .I2(RU_3_out_data_u[4]),
        .I3(RU_3_out_data_u[5]),
        .I4(B),
        .I5(out1_carry),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4] [2]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__2
       (.I0(RU_3_out_data_d[3]),
        .I1(RU_3_out_data_d[2]),
        .I2(RU_3_out_data_u[2]),
        .I3(RU_3_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_1),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__2
       (.I0(RU_3_out_data_d[1]),
        .I1(RU_3_out_data_d[0]),
        .I2(RU_3_out_data_u[0]),
        .I3(RU_3_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_3),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__2
       (.I0(RU_3_out_data_d[5]),
        .I1(RU_3_out_data_d[4]),
        .I2(RU_3_out_data_u[4]),
        .I3(RU_3_out_data_u[5]),
        .I4(B),
        .I5(out1_carry_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__2
       (.I0(RU_3_out_data_d[3]),
        .I1(RU_3_out_data_d[2]),
        .I2(RU_3_out_data_u[2]),
        .I3(RU_3_out_data_u[3]),
        .I4(B),
        .I5(out1_carry_2),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__2
       (.I0(RU_3_out_data_d[1]),
        .I1(RU_3_out_data_d[0]),
        .I2(RU_3_out_data_u[0]),
        .I3(RU_3_out_data_u[1]),
        .I4(B),
        .I5(out1_carry_4),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__1 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__1 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[0]),
        .I1(B),
        .I2(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 [0]),
        .O(BU_2_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[10]),
        .I1(B),
        .I2(sub_out[9]),
        .O(BU_2_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[11]),
        .I1(B),
        .I2(sub_out[10]),
        .O(BU_2_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[12]),
        .I1(B),
        .I2(sub_out[11]),
        .O(BU_2_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[13]),
        .I1(B),
        .I2(sub_out[12]),
        .O(BU_2_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[14]),
        .I1(B),
        .I2(sub_out[13]),
        .O(BU_2_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[15]),
        .I1(B),
        .I2(sub_out[14]),
        .O(BU_2_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[16]),
        .I1(B),
        .I2(sub_out[15]),
        .O(BU_2_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[17]),
        .I1(B),
        .I2(sub_out[16]),
        .O(BU_2_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[18]),
        .I1(B),
        .I2(sub_out[17]),
        .O(BU_2_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[19]),
        .I1(B),
        .I2(sub_out[18]),
        .O(BU_2_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[1]),
        .I1(B),
        .I2(sub_out[0]),
        .O(BU_2_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[20]),
        .I1(B),
        .I2(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 [1]),
        .O(BU_2_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[21]),
        .I1(B),
        .I2(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 [2]),
        .O(BU_2_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[22]),
        .I1(B),
        .I2(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 [3]),
        .O(BU_2_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[2]),
        .I1(B),
        .I2(sub_out[1]),
        .O(BU_2_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[3]),
        .I1(B),
        .I2(sub_out[2]),
        .O(BU_2_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[4]),
        .I1(B),
        .I2(sub_out[3]),
        .O(BU_2_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[5]),
        .I1(B),
        .I2(sub_out[4]),
        .O(BU_2_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[6]),
        .I1(B),
        .I2(sub_out[5]),
        .O(BU_2_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[7]),
        .I1(B),
        .I2(sub_out[6]),
        .O(BU_2_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[8]),
        .I1(B),
        .I2(sub_out[7]),
        .O(BU_2_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(Q[9]),
        .I1(B),
        .I2(sub_out[8]),
        .O(BU_2_out_data_d[9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][10] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][11] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [12]),
        .I1(O[0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[0]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][12] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [13]),
        .I1(O[1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][13] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [14]),
        .I1(O[2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][14] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [15]),
        .I1(O[3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][15] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[1]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][16] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][17] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[2]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][18] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][19] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][1] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[3]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][20] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][21] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][22] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][2] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][3] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][4] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][5] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][6] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][7] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][8] ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[15].shift_reg_d_reg[15][9] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_30
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[63].shift_reg_u_reg[63][10] ,
    \shift_registers_u[63].shift_reg_u_reg[63][6] ,
    \shift_registers_u[63].shift_reg_u_reg[63][2] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[3]_0 ,
    \out_reg[3]_1 ,
    \out_reg[5]_0 ,
    \out_reg[5]_1 ,
    \out_reg[7]_0 ,
    \out_reg[7]_1 ,
    \out_reg[9]_0 ,
    \out_reg[9]_1 ,
    \out_reg[11]_0 ,
    \out_reg[11]_1 ,
    \out_reg[13]_0 ,
    \out_reg[13]_1 ,
    \out_reg[15]_0 ,
    \out_reg[15]_1 ,
    \out_reg[17]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_1 ,
    \out_reg[19]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_1 ,
    \out_reg[21]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_1 ,
    \out_reg[12]_0 ,
    \out_reg[15]_2 ,
    \out_reg[15]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_2 ,
    \out_reg[17]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_2 ,
    \out_reg[19]_3 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_2 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    BU_1_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[63].shift_reg_u_reg[63][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \shift_registers_d[31].shift_reg_d_reg[31][22] ,
    \shift_registers_d[31].shift_reg_d_reg[31][21] ,
    \shift_registers_d[31].shift_reg_d_reg[31][20] ,
    \shift_registers_d[31].shift_reg_d_reg[31][19] ,
    \shift_registers_d[31].shift_reg_d_reg[31][18] ,
    \shift_registers_d[31].shift_reg_d_reg[31][17] ,
    \shift_registers_d[31].shift_reg_d_reg[31][16] ,
    \shift_registers_d[31].shift_reg_d_reg[31][15] ,
    \shift_registers_d[31].shift_reg_d_reg[31][14] ,
    \shift_registers_d[31].shift_reg_d_reg[31][13] ,
    \shift_registers_d[31].shift_reg_d_reg[31][12] ,
    \shift_registers_d[31].shift_reg_d_reg[31][11] ,
    \shift_registers_d[31].shift_reg_d_reg[31][10] ,
    \shift_registers_d[31].shift_reg_d_reg[31][9] ,
    \shift_registers_d[31].shift_reg_d_reg[31][8] ,
    \shift_registers_d[31].shift_reg_d_reg[31][7] ,
    \shift_registers_d[31].shift_reg_d_reg[31][6] ,
    \shift_registers_d[31].shift_reg_d_reg[31][5] ,
    \shift_registers_d[31].shift_reg_d_reg[31][4] ,
    \shift_registers_d[31].shift_reg_d_reg[31][3] ,
    \shift_registers_d[31].shift_reg_d_reg[31][2] ,
    \shift_registers_d[31].shift_reg_d_reg[31][1] ,
    \shift_registers_u[31].shift_reg_u_reg[31][2] ,
    RU_2_out_data_d,
    \shift_registers_u[31].shift_reg_u_reg[31][2]_0 ,
    \shift_registers_d[31].shift_reg_d_reg[31][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    RU_1_out_data_u,
    RU_1_out_data_d,
    mode_IBUF,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0,
    \shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ,
    sub_out,
    a_mul_b0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__1,
    i___1_carry__3_i_17__0,
    i___1_carry__4_i_12__1,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[31].shift_reg_d_reg[31]_0 ,
    a_mul_b0_1,
    a_plus_b_minus_q,
    switch,
    RU_2_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    a_mul_b0_2,
    P,
    \x_temp_reg[16]_0 );
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][10] ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][6] ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][2] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[3]_1 ;
  output \out_reg[5]_0 ;
  output \out_reg[5]_1 ;
  output \out_reg[7]_0 ;
  output \out_reg[7]_1 ;
  output \out_reg[9]_0 ;
  output \out_reg[9]_1 ;
  output \out_reg[11]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[13]_0 ;
  output \out_reg[13]_1 ;
  output \out_reg[15]_0 ;
  output \out_reg[15]_1 ;
  output \out_reg[17]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_1 ;
  output \out_reg[19]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_1 ;
  output \out_reg[21]_0 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_1 ;
  output \out_reg[12]_0 ;
  output \out_reg[15]_2 ;
  output \out_reg[15]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_2 ;
  output \out_reg[17]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_2 ;
  output \out_reg[19]_3 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_2 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [22:0]BU_1_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  output [22:0]RU_2_out_data_d;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  output [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [13:0]RU_1_out_data_u;
  input [13:0]RU_1_out_data_d;
  input mode_IBUF;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0;
  input [3:0]\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__1;
  input [3:0]i___1_carry__3_i_17__0;
  input [2:0]i___1_carry__4_i_12__1;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  input [4:0]a_mul_b0_1;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [3:0]RU_2_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input [0:0]a_mul_b0_2;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [22:0]BU_1_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [13:0]RU_1_out_data_d;
  wire [13:0]RU_1_out_data_u;
  wire [22:0]RU_2_out_data_d;
  wire [3:0]RU_2_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [4:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_1;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_2;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_3;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_1;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_2;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_3;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_1;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_2;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_3;
  wire a_plus_b_minus_q_carry__3_i_1__0_n_1;
  wire a_plus_b_minus_q_carry__3_i_1__0_n_2;
  wire a_plus_b_minus_q_carry__3_i_1__0_n_3;
  wire a_plus_b_minus_q_carry_i_1__0_n_0;
  wire a_plus_b_minus_q_carry_i_1__0_n_1;
  wire a_plus_b_minus_q_carry_i_1__0_n_2;
  wire a_plus_b_minus_q_carry_i_1__0_n_3;
  wire a_plus_b_minus_q_carry_i_2__0_n_0;
  wire a_plus_b_minus_q_carry_i_2__0_n_1;
  wire a_plus_b_minus_q_carry_i_2__0_n_2;
  wire a_plus_b_minus_q_carry_i_2__0_n_3;
  wire adder_0__0_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__0_n_0;
  wire adder_1__2_carry__0_i_2__0_n_0;
  wire adder_1__2_carry__0_i_3__0_n_0;
  wire adder_1__2_carry__0_i_4__0_n_0;
  wire adder_1__2_carry__0_i_5__0_n_0;
  wire adder_1__2_carry__0_i_6__0_n_0;
  wire adder_1__2_carry__0_i_7__0_n_0;
  wire adder_1__2_carry__0_i_8__0_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1__0_n_0;
  wire adder_1__2_carry__1_i_2__0_n_0;
  wire adder_1__2_carry__1_i_3__0_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1__0_n_0;
  wire adder_1__2_carry_i_2__0_n_0;
  wire adder_1__2_carry_i_3__0_n_0;
  wire adder_1__2_carry_i_4__0_n_0;
  wire adder_1__2_carry_i_5__0_n_0;
  wire adder_1__2_carry_i_6__0_n_0;
  wire adder_1__2_carry_i_7__0_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1__0_n_0;
  wire adder_1__30_carry__0_i_2__0_n_0;
  wire adder_1__30_carry__0_i_3__0_n_0;
  wire adder_1__30_carry__0_i_4__0_n_0;
  wire adder_1__30_carry__0_i_5__0_n_0;
  wire adder_1__30_carry__0_i_6__0_n_0;
  wire adder_1__30_carry__0_i_7__0_n_0;
  wire adder_1__30_carry__0_i_8__0_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1__0_n_0;
  wire adder_1__30_carry__1_i_2__0_n_0;
  wire adder_1__30_carry__1_i_3__0_n_0;
  wire adder_1__30_carry__1_i_4__0_n_0;
  wire adder_1__30_carry__1_i_5__0_n_0;
  wire adder_1__30_carry__1_i_6__0_n_0;
  wire adder_1__30_carry__1_i_7__0_n_0;
  wire adder_1__30_carry__1_i_8__0_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1__0_n_0;
  wire adder_1__30_carry__2_i_2__0_n_0;
  wire adder_1__30_carry__2_i_3__0_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1__0_n_0;
  wire adder_1__30_carry_i_2__0_n_0;
  wire adder_1__30_carry_i_3__0_n_0;
  wire adder_1__30_carry_i_4__0_n_0;
  wire adder_1__30_carry_i_5__0_n_0;
  wire adder_1__30_carry_i_6__0_n_0;
  wire adder_1__30_carry_i_7__0_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1__0_n_0;
  wire adder_2__0_carry__0_i_2__0_n_0;
  wire adder_2__0_carry__0_i_3__0_n_0;
  wire adder_2__0_carry__0_i_4__0_n_0;
  wire adder_2__0_carry__0_i_5__0_n_0;
  wire adder_2__0_carry__0_i_6__0_n_0;
  wire adder_2__0_carry__0_i_7__0_n_0;
  wire adder_2__0_carry__0_i_8__0_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1__0_n_0;
  wire adder_2__0_carry__1_i_2__0_n_0;
  wire adder_2__0_carry__1_i_3__0_n_0;
  wire adder_2__0_carry__1_i_4__0_n_0;
  wire adder_2__0_carry__1_i_5__0_n_0;
  wire adder_2__0_carry__1_i_6__0_n_0;
  wire adder_2__0_carry__1_i_7__0_n_0;
  wire adder_2__0_carry__1_i_8__0_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1__0_n_0;
  wire adder_2__0_carry__2_i_2__0_n_0;
  wire adder_2__0_carry__2_i_3__0_n_0;
  wire adder_2__0_carry__2_i_4__0_n_0;
  wire adder_2__0_carry__2_i_5__0_n_0;
  wire adder_2__0_carry__2_i_6__0_n_0;
  wire adder_2__0_carry__2_i_7__0_n_0;
  wire adder_2__0_carry__2_i_8__0_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1__0_n_0;
  wire adder_2__0_carry__3_i_2__0_n_0;
  wire adder_2__0_carry__3_i_3__0_n_0;
  wire adder_2__0_carry__3_i_4__0_n_0;
  wire adder_2__0_carry__3_i_5__0_n_0;
  wire adder_2__0_carry__3_i_6__0_n_0;
  wire adder_2__0_carry__3_i_7__0_n_0;
  wire adder_2__0_carry__3_i_8__0_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1__0_n_0;
  wire adder_2__0_carry__4_i_2__0_n_0;
  wire adder_2__0_carry__4_i_3__0_n_0;
  wire adder_2__0_carry__4_i_4__0_n_0;
  wire adder_2__0_carry__4_i_5__0_n_0;
  wire adder_2__0_carry__4_i_6__0_n_0;
  wire adder_2__0_carry__4_i_7__0_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1__0_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1__0_n_0;
  wire adder_2__0_carry_i_2__0_n_0;
  wire adder_2__0_carry_i_3__0_n_0;
  wire adder_2__0_carry_i_4__0_n_0;
  wire adder_2__0_carry_i_5__0_n_0;
  wire adder_2__0_carry_i_6__0_n_0;
  wire adder_2__0_carry_i_7__0_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1__0_n_0;
  wire adder_4__23_carry__0_i_2__0_n_0;
  wire adder_4__23_carry__0_i_3__0_n_0;
  wire adder_4__23_carry__0_i_4__0_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1__0_n_0;
  wire adder_4__23_carry__1_i_2__0_n_0;
  wire adder_4__23_carry__1_i_3__0_n_0;
  wire adder_4__23_carry__1_i_4__0_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1__0_n_0;
  wire adder_4__23_carry__2_i_2__0_n_0;
  wire adder_4__23_carry__2_i_3__0_n_0;
  wire adder_4__23_carry__2_i_4__0_n_0;
  wire adder_4__23_carry__2_i_5__0_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1__0_n_0;
  wire adder_4__23_carry__3_i_2__0_n_0;
  wire adder_4__23_carry__3_i_3__0_n_0;
  wire adder_4__23_carry__3_i_4__0_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1__0_n_0;
  wire adder_4__23_carry__4_i_2__0_n_0;
  wire adder_4__23_carry__4_i_3__0_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10__0_n_0;
  wire adder_4__23_carry_i_2__0_n_0;
  wire adder_4__23_carry_i_3__0_n_0;
  wire adder_4__23_carry_i_4__0_n_0;
  wire adder_4__23_carry_i_5__0_n_0;
  wire adder_4__23_carry_i_6__0_n_0;
  wire adder_4__23_carry_i_7__0_n_0;
  wire adder_4__23_carry_i_8__0_n_0;
  wire adder_4__23_carry_i_9__0_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10__0_n_0;
  wire i___1_carry__2_i_12_n_0;
  wire i___1_carry__2_i_13__0_n_0;
  wire [3:0]i___1_carry__2_i_14__1;
  wire i___1_carry__2_i_15_n_0;
  wire [3:0]i___1_carry__3_i_17__0;
  wire [2:0]i___1_carry__4_i_12__1;
  wire mode_IBUF;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire \out[0]_i_1__0_n_0 ;
  wire \out[10]_i_1__0_n_0 ;
  wire \out[11]_i_1__0_n_0 ;
  wire \out[12]_i_1__0_n_0 ;
  wire \out[13]_i_1__0_n_0 ;
  wire \out[14]_i_1__0_n_0 ;
  wire \out[15]_i_1__0_n_0 ;
  wire \out[16]_i_1__0_n_0 ;
  wire \out[17]_i_1__0_n_0 ;
  wire \out[18]_i_1__0_n_0 ;
  wire \out[19]_i_1__0_n_0 ;
  wire \out[1]_i_1__0_n_0 ;
  wire \out[20]_i_1__0_n_0 ;
  wire \out[21]_i_1__0_n_0 ;
  wire \out[22]_i_1__0_n_0 ;
  wire \out[2]_i_1__0_n_0 ;
  wire \out[3]_i_1__0_n_0 ;
  wire \out[4]_i_1__0_n_0 ;
  wire \out[5]_i_1__0_n_0 ;
  wire \out[6]_i_1__0_n_0 ;
  wire \out[7]_i_1__0_n_0 ;
  wire \out[8]_i_1__0_n_0 ;
  wire \out[9]_i_1__0_n_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[13]_1 ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[15]_3 ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[17]_3 ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[19]_3 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[21]_2 ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[5]_1 ;
  wire \out_reg[7]_0 ;
  wire \out_reg[7]_1 ;
  wire \out_reg[9]_0 ;
  wire \out_reg[9]_1 ;
  wire reset_IBUF;
  wire sel;
  wire [3:0]\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ;
  wire [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  wire [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][10] ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][14] ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][2] ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(a_mul_b0_1[4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_d[31].shift_reg_d_reg[31]_0 [0]),
        .I3(switch),
        .O(RU_2_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [10]),
        .I4(switch),
        .O(RU_2_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [11]),
        .I4(switch),
        .O(RU_2_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(O[0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[0]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [12]),
        .I4(switch),
        .O(RU_2_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(O[1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [13]),
        .I4(switch),
        .O(RU_2_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(O[2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [14]),
        .I4(switch),
        .O(RU_2_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(O[3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [15]),
        .I4(switch),
        .O(RU_2_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[1]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [16]),
        .I4(switch),
        .O(RU_2_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [17]),
        .I4(switch),
        .O(RU_2_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[2]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [18]),
        .I4(switch),
        .O(RU_2_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [19]),
        .I4(switch),
        .O(RU_2_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [1]),
        .I4(switch),
        .O(RU_2_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_mul_b0_1[3]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [20]),
        .I4(switch),
        .O(RU_2_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [21]),
        .I4(switch),
        .O(RU_2_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [22]),
        .I4(switch),
        .O(RU_2_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [2]),
        .I4(switch),
        .O(RU_2_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [3]),
        .I4(switch),
        .O(RU_2_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [4]),
        .I4(switch),
        .O(RU_2_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [5]),
        .I4(switch),
        .O(RU_2_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [6]),
        .I4(switch),
        .O(RU_2_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [7]),
        .I4(switch),
        .O(RU_2_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [8]),
        .I4(switch),
        .O(RU_2_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1__0 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_mul_b0_1[4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_d[31].shift_reg_d_reg[31]_0 [9]),
        .I4(switch),
        .O(RU_2_out_data_d[9]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_30__0
       (.I0(a_mul_b0_2),
        .I1(mode_IBUF),
        .I2(a_mul_b0_1[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_d[31].shift_reg_d_reg[31]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__0
       (.CI(a_plus_b_minus_q_carry_i_2__0_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__0_n_0,a_plus_b_minus_q_carry__0_i_1__0_n_1,a_plus_b_minus_q_carry__0_i_1__0_n_2,a_plus_b_minus_q_carry__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8:5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__0
       (.CI(a_plus_b_minus_q_carry__0_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__0_n_0,a_plus_b_minus_q_carry__1_i_1__0_n_1,a_plus_b_minus_q_carry__1_i_1__0_n_2,a_plus_b_minus_q_carry__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12:9]),
        .O(O),
        .S(i___1_carry__2_i_14__1));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__0
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__0
       (.CI(a_plus_b_minus_q_carry__1_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__0_n_0,a_plus_b_minus_q_carry__2_i_1__0_n_1,a_plus_b_minus_q_carry__2_i_1__0_n_2,a_plus_b_minus_q_carry__2_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16:13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .S(i___1_carry__3_i_17__0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__0
       (.CI(a_plus_b_minus_q_carry__2_i_1__0_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1__0_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__0_n_1,a_plus_b_minus_q_carry__3_i_1__0_n_2,a_plus_b_minus_q_carry__3_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:17]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .S({1'b1,i___1_carry__4_i_12__1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__0
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__0_n_0,a_plus_b_minus_q_carry_i_1__0_n_1,a_plus_b_minus_q_carry_i_1__0_n_2,a_plus_b_minus_q_carry_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0],a_mul_b0}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(a_mul_b0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__0
       (.CI(a_plus_b_minus_q_carry_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__0_n_0,a_plus_b_minus_q_carry_i_2__0_n_1,a_plus_b_minus_q_carry_i_2__0_n_2,a_plus_b_minus_q_carry_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4:1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0__0
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0__0_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__0_n_0,adder_1__2_carry_i_2__0_n_0,adder_1__2_carry_i_3__0_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__0_n_0,adder_1__2_carry_i_5__0_n_0,adder_1__2_carry_i_6__0_n_0,adder_1__2_carry_i_7__0_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__0_n_0,adder_1__2_carry__0_i_2__0_n_0,adder_1__2_carry__0_i_3__0_n_0,adder_1__2_carry__0_i_4__0_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__0_n_0,adder_1__2_carry__0_i_6__0_n_0,adder_1__2_carry__0_i_7__0_n_0,adder_1__2_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__0
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__0
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__0
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__0
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__0
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__0
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__0
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__0
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__0_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__0_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__0_n_0,adder_1__2_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__0
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__0
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__0
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__0
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__0
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3__0
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__0
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__0
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__0
       (.I0(adder_1__2_carry_i_3__0_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__0
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__0_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1__0_n_0,adder_1__30_carry_i_2__0_n_0,adder_1__30_carry_i_3__0_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4__0_n_0,adder_1__30_carry_i_5__0_n_0,adder_1__30_carry_i_6__0_n_0,adder_1__30_carry_i_7__0_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1__0_n_0,adder_1__30_carry__0_i_2__0_n_0,adder_1__30_carry__0_i_3__0_n_0,adder_1__30_carry__0_i_4__0_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5__0_n_0,adder_1__30_carry__0_i_6__0_n_0,adder_1__30_carry__0_i_7__0_n_0,adder_1__30_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1__0
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2__0
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3__0
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4__0
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5__0
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6__0
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7__0
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8__0
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8__0_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1__0_n_0,adder_1__30_carry__1_i_2__0_n_0,adder_1__30_carry__1_i_3__0_n_0,adder_1__30_carry__1_i_4__0_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5__0_n_0,adder_1__30_carry__1_i_6__0_n_0,adder_1__30_carry__1_i_7__0_n_0,adder_1__30_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1__0
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2__0
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3__0
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4__0
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5__0
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6__0
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7__0
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8__0
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8__0_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1__0_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2__0_n_0,adder_1__30_carry__2_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1__0
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2__0
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3__0
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3__0_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1__0
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1__0_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4__0
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5__0
       (.I0(adder_1__30_carry_i_2__0_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7__0
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1__0_n_0,adder_2__0_carry_i_2__0_n_0,adder_2__0_carry_i_3__0_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4__0_n_0,adder_2__0_carry_i_5__0_n_0,adder_2__0_carry_i_6__0_n_0,adder_2__0_carry_i_7__0_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1__0_n_0,adder_2__0_carry__0_i_2__0_n_0,adder_2__0_carry__0_i_3__0_n_0,adder_2__0_carry__0_i_4__0_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5__0_n_0,adder_2__0_carry__0_i_6__0_n_0,adder_2__0_carry__0_i_7__0_n_0,adder_2__0_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1__0
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2__0
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3__0
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4__0
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5__0
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6__0
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8__0
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8__0_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1__0_n_0,adder_2__0_carry__1_i_2__0_n_0,adder_2__0_carry__1_i_3__0_n_0,adder_2__0_carry__1_i_4__0_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5__0_n_0,adder_2__0_carry__1_i_6__0_n_0,adder_2__0_carry__1_i_7__0_n_0,adder_2__0_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1__0
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2__0
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3__0
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4__0
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5__0
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6__0
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8__0
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8__0_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1__0_n_0,adder_2__0_carry__2_i_2__0_n_0,adder_2__0_carry__2_i_3__0_n_0,adder_2__0_carry__2_i_4__0_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5__0_n_0,adder_2__0_carry__2_i_6__0_n_0,adder_2__0_carry__2_i_7__0_n_0,adder_2__0_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1__0
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2__0
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3__0
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4__0
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5__0
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6__0
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8__0
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8__0_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1__0_n_0,adder_2__0_carry__3_i_2__0_n_0,adder_2__0_carry__3_i_3__0_n_0,adder_2__0_carry__3_i_4__0_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5__0_n_0,adder_2__0_carry__3_i_6__0_n_0,adder_2__0_carry__3_i_7__0_n_0,adder_2__0_carry__3_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1__0
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2__0
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3__0
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4__0
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5__0
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6__0
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8__0
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8__0_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1__0_n_0,adder_2__0_carry__4_i_2__0_n_0,adder_2__0_carry__4_i_3__0_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4__0_n_0,adder_2__0_carry__4_i_5__0_n_0,adder_2__0_carry__4_i_6__0_n_0,adder_2__0_carry__4_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1__0
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2__0
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3__0
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4__0
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5__0
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6__0
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7__0_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1__0
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1__0
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2__0
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3__0
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4__0
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5__0
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6__0
       (.I0(adder_2__0_carry_i_3__0_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6__0_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7__0
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__0_n_0,adder_4__23_carry_i_3__0_n_0,adder_4__23_carry_i_4__0_n_0,adder_4__23_carry_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__0_n_0,adder_4__23_carry__0_i_2__0_n_0,adder_4__23_carry__0_i_3__0_n_0,adder_4__23_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__0
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__0_n_0,adder_4__23_carry__1_i_2__0_n_0,adder_4__23_carry__1_i_3__0_n_0,adder_4__23_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__0
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1__0_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__0_n_0,adder_4__23_carry__2_i_3__0_n_0,adder_4__23_carry__2_i_4__0_n_0,adder_4__23_carry__2_i_5__0_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__0_n_0),
        .I4(adder_4__23_carry_i_7__0_n_0),
        .O(adder_4__23_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4__0
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__0_n_0),
        .I4(adder_4__23_carry_i_7__0_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__0
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__0_n_0,adder_4__23_carry__3_i_2__0_n_0,adder_4__23_carry__3_i_3__0_n_0,adder_4__23_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__0
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__0_n_0,adder_4__23_carry__4_i_2__0_n_0,adder_4__23_carry__4_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__0
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1__0
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__0_n_0),
        .I4(adder_4__23_carry_i_7__0_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__0
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__0
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4__0
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__0_n_0),
        .I4(adder_4__23_carry_i_7__0_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5__0
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6__0_n_0),
        .I4(adder_4__23_carry_i_7__0_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__0
       (.I0(adder_4__23_carry_i_8__0_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9__0_n_0),
        .O(adder_4__23_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__0
       (.I0(adder_4__23_carry_i_10__0_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__0
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__0
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1__0
       (.I0(RU_1_out_data_u[4]),
        .I1(RU_1_out_data_d[4]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[6]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2__0
       (.I0(RU_1_out_data_u[3]),
        .I1(RU_1_out_data_d[3]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[5]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3__0
       (.I0(RU_1_out_data_u[2]),
        .I1(RU_1_out_data_d[2]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I4(Q[4]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4__0
       (.I0(RU_1_out_data_u[1]),
        .I1(RU_1_out_data_d[1]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I4(Q[3]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[5]),
        .I5(RU_1_out_data_u[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[4]),
        .I5(RU_1_out_data_u[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[5]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[3]),
        .I5(RU_1_out_data_u[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[2]),
        .I5(RU_1_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1__0
       (.I0(RU_1_out_data_u[8]),
        .I1(RU_1_out_data_d[8]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[10]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2__0
       (.I0(RU_1_out_data_u[7]),
        .I1(RU_1_out_data_d[7]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[9]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3__0
       (.I0(RU_1_out_data_u[6]),
        .I1(RU_1_out_data_d[6]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[8]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4__0
       (.I0(RU_1_out_data_u[5]),
        .I1(RU_1_out_data_d[5]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[7]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[11]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[9]),
        .I5(RU_1_out_data_u[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[8]),
        .I5(RU_1_out_data_u[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[9]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[7]),
        .I5(RU_1_out_data_u[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[6]),
        .I5(RU_1_out_data_u[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10__0
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(mode_IBUF),
        .I3(RU_1_out_data_d[10]),
        .I4(RU_1_out_data_u[10]),
        .I5(CO),
        .O(i___1_carry__2_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_12
       (.I0(RU_1_out_data_u[12]),
        .I1(RU_1_out_data_d[12]),
        .I2(mode_IBUF),
        .I3(Q[14]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(i___1_carry__2_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13__0_n_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    i___1_carry__2_i_15
       (.I0(RU_1_out_data_u[11]),
        .I1(RU_1_out_data_d[11]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[13]),
        .O(i___1_carry__2_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_16
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(\out_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_17
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(\out_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2__0
       (.I0(i___1_carry__2_i_10__0_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[12]),
        .I5(RU_1_out_data_u[12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3__0
       (.I0(RU_1_out_data_u[11]),
        .I1(RU_1_out_data_d[11]),
        .I2(mode_IBUF),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4__0
       (.I0(RU_1_out_data_u[9]),
        .I1(RU_1_out_data_d[9]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]));
  LUT6 #(
    .INIT(64'hA959555556A6AAAA)) 
    i___1_carry__2_i_6__0
       (.I0(i___1_carry__2_i_12_n_0),
        .I1(i___1_carry__2_i_13__0_n_0),
        .I2(mode_IBUF),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(CO),
        .I5(i___1_carry__2_i_15_n_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][14] [2]));
  LUT6 #(
    .INIT(64'hAA655565559AAA9A)) 
    i___1_carry__2_i_7__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [1]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(mode_IBUF),
        .I4(\_inferred__1/i___1_carry__2 ),
        .I5(CO),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][14] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] [0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_u[10]),
        .I5(RU_1_out_data_d[10]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13__0
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\out_reg[19]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16__0
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\out_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_10__0
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_11
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\out_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_14
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7__0
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_3 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1__0
       (.I0(RU_1_out_data_u[0]),
        .I1(RU_1_out_data_d[0]),
        .I2(mode_IBUF),
        .I3(a_mul_b0[2]),
        .I4(Q[2]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][2] ));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][2] ),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[3]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_d[1]),
        .I5(RU_1_out_data_u[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13__0
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15__0
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16__0
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .O(\out_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(\out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10__0
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12__0
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13__0
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(\out_reg[19]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14__0
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(\out_reg[17]_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1__0
       (.I0(RU_1_out_data_u[13]),
        .I1(RU_1_out_data_d[13]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I4(Q[22]),
        .O(DI));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5__0
       (.I0(Q[22]),
        .I1(RU_1_out_data_d[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I3(mode_IBUF),
        .I4(RU_1_out_data_u[13]),
        .O(\out_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9__0
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(\out_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(a_mul_b0[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(a_mul_b0[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13__0
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14__0
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .O(\out_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15__0
       (.I0(Q[3]),
        .I1(a_mul_b0[2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16__0
       (.I0(Q[1]),
        .I1(a_mul_b0[0]),
        .I2(Q[0]),
        .I3(a_mul_b0[1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_3__1
       (.I0(RU_2_out_data_d[3]),
        .I1(RU_2_out_data_d[2]),
        .I2(RU_2_out_data_u[2]),
        .I3(RU_2_out_data_u[3]),
        .I4(mode_IBUF),
        .I5(out1_carry),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][2] [1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__1
       (.I0(RU_2_out_data_d[1]),
        .I1(RU_2_out_data_d[0]),
        .I2(RU_2_out_data_u[0]),
        .I3(RU_2_out_data_u[1]),
        .I4(mode_IBUF),
        .I5(out1_carry_1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][2] [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__1
       (.I0(RU_2_out_data_d[3]),
        .I1(RU_2_out_data_d[2]),
        .I2(RU_2_out_data_u[2]),
        .I3(RU_2_out_data_u[3]),
        .I4(mode_IBUF),
        .I5(out1_carry_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][2]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__1
       (.I0(RU_2_out_data_d[1]),
        .I1(RU_2_out_data_d[0]),
        .I2(RU_2_out_data_u[0]),
        .I3(RU_2_out_data_u[1]),
        .I4(mode_IBUF),
        .I5(out1_carry_2),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .O(\out_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1__0 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1__0 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[0]),
        .I1(mode_IBUF),
        .I2(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 [0]),
        .O(BU_1_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[10]),
        .I1(mode_IBUF),
        .I2(sub_out[9]),
        .O(BU_1_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[11]),
        .I1(mode_IBUF),
        .I2(sub_out[10]),
        .O(BU_1_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[12]),
        .I1(mode_IBUF),
        .I2(sub_out[11]),
        .O(BU_1_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[13]),
        .I1(mode_IBUF),
        .I2(sub_out[12]),
        .O(BU_1_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[14]),
        .I1(mode_IBUF),
        .I2(sub_out[13]),
        .O(BU_1_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[15]),
        .I1(mode_IBUF),
        .I2(sub_out[14]),
        .O(BU_1_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[16]),
        .I1(mode_IBUF),
        .I2(sub_out[15]),
        .O(BU_1_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[17]),
        .I1(mode_IBUF),
        .I2(sub_out[16]),
        .O(BU_1_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[18]),
        .I1(mode_IBUF),
        .I2(sub_out[17]),
        .O(BU_1_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[19]),
        .I1(mode_IBUF),
        .I2(sub_out[18]),
        .O(BU_1_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[1]),
        .I1(mode_IBUF),
        .I2(sub_out[0]),
        .O(BU_1_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[20]),
        .I1(mode_IBUF),
        .I2(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 [1]),
        .O(BU_1_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[21]),
        .I1(mode_IBUF),
        .I2(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 [2]),
        .O(BU_1_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[22]),
        .I1(mode_IBUF),
        .I2(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 [3]),
        .O(BU_1_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[2]),
        .I1(mode_IBUF),
        .I2(sub_out[1]),
        .O(BU_1_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[3]),
        .I1(mode_IBUF),
        .I2(sub_out[2]),
        .O(BU_1_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[4]),
        .I1(mode_IBUF),
        .I2(sub_out[3]),
        .O(BU_1_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[5]),
        .I1(mode_IBUF),
        .I2(sub_out[4]),
        .O(BU_1_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[6]),
        .I1(mode_IBUF),
        .I2(sub_out[5]),
        .O(BU_1_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[7]),
        .I1(mode_IBUF),
        .I2(sub_out[6]),
        .O(BU_1_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[8]),
        .I1(mode_IBUF),
        .I2(sub_out[7]),
        .O(BU_1_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(Q[9]),
        .I1(mode_IBUF),
        .I2(sub_out[8]),
        .O(BU_1_out_data_d[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][10] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][11] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [12]),
        .I1(O[0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[0]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][12] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [13]),
        .I1(O[1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][13] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [14]),
        .I1(O[2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][14] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [15]),
        .I1(O[3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][15] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[1]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][16] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][17] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[2]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][18] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][19] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][1] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_mul_b0_1[3]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][20] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][21] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][22] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][2] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][3] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][4] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][5] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][6] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][7] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][8] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(a_mul_b0_1[4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[31].shift_reg_d_reg[31][9] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_34
   (S,
    DI,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ,
    \NTT_in_u[15] ,
    \NTT_in_u[15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    out1_carry__1,
    \NTT_in_u[17] ,
    \NTT_in_u[19] ,
    mode,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    O,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    A,
    BU_0_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ,
    \out_reg[15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \out_reg[19]_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63][22] ,
    \shift_registers_d[63].shift_reg_d_reg[63][21] ,
    \shift_registers_d[63].shift_reg_d_reg[63][20] ,
    \shift_registers_d[63].shift_reg_d_reg[63][19] ,
    \shift_registers_d[63].shift_reg_d_reg[63][18] ,
    \shift_registers_d[63].shift_reg_d_reg[63][17] ,
    \shift_registers_d[63].shift_reg_d_reg[63][16] ,
    \shift_registers_d[63].shift_reg_d_reg[63][15] ,
    \shift_registers_d[63].shift_reg_d_reg[63][14] ,
    \shift_registers_d[63].shift_reg_d_reg[63][13] ,
    \shift_registers_d[63].shift_reg_d_reg[63][12] ,
    \shift_registers_d[63].shift_reg_d_reg[63][11] ,
    \shift_registers_d[63].shift_reg_d_reg[63][10] ,
    \shift_registers_d[63].shift_reg_d_reg[63][9] ,
    \shift_registers_d[63].shift_reg_d_reg[63][8] ,
    \shift_registers_d[63].shift_reg_d_reg[63][7] ,
    \shift_registers_d[63].shift_reg_d_reg[63][6] ,
    \shift_registers_d[63].shift_reg_d_reg[63][5] ,
    \shift_registers_d[63].shift_reg_d_reg[63][4] ,
    \shift_registers_d[63].shift_reg_d_reg[63][3] ,
    \shift_registers_d[63].shift_reg_d_reg[63][2] ,
    \shift_registers_d[63].shift_reg_d_reg[63][1] ,
    \shift_registers_u[63].shift_reg_u_reg[63][0] ,
    RU_1_out_data_d,
    \shift_registers_u[63].shift_reg_u_reg[63][0]_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63][0] ,
    reset_IBUF,
    clk_IBUF_BUFG,
    NTT_in_d_IBUF,
    NTT_in_u_IBUF,
    mode_IBUF,
    CO,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    \_inferred__1/i___1_carry__4 ,
    sub_out,
    a_mul_b0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__0,
    i___1_carry__3_i_17,
    i___1_carry__4_i_12__0,
    \_inferred__1/i___1_carry__2 ,
    \_inferred__1/i___1_carry__3 ,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__4_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63]_0 ,
    a_mul_b0_0,
    a_plus_b_minus_q,
    switch,
    RU_1_out_data_u,
    out1_carry,
    out1_carry_0,
    a_mul_b0_1,
    P,
    \x_temp_reg[16]_0 );
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output [22:0]Q;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ;
  output [3:0]\NTT_in_u[15] ;
  output [3:0]\NTT_in_u[15]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ;
  output [3:0]\out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]out1_carry__1;
  output [3:0]\NTT_in_u[17] ;
  output [1:0]\NTT_in_u[19] ;
  output [2:0]mode;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]O;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [2:0]A;
  output [22:0]BU_0_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  output [3:0]\out_reg[15]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\out_reg[19]_0 ;
  output \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0] ;
  output [22:0]RU_1_out_data_d;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ;
  output [0:0]\shift_registers_d[63].shift_reg_d_reg[63][0] ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input [22:0]NTT_in_d_IBUF;
  input [22:0]NTT_in_u_IBUF;
  input mode_IBUF;
  input [0:0]CO;
  input [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input \_inferred__1/i___1_carry__4 ;
  input [22:0]sub_out;
  input [3:0]a_mul_b0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__0;
  input [3:0]i___1_carry__3_i_17;
  input [2:0]i___1_carry__4_i_12__0;
  input \_inferred__1/i___1_carry__2 ;
  input \_inferred__1/i___1_carry__3 ;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  input [4:0]a_mul_b0_0;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [1:0]RU_1_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input [0:0]a_mul_b0_1;
  input [28:0]P;
  input [16:0]\x_temp_reg[16]_0 ;

  wire [2:0]A;
  wire [22:0]BU_0_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ;
  wire [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [3:0]DI;
  wire [22:0]NTT_in_d_IBUF;
  wire [3:0]\NTT_in_u[15] ;
  wire [3:0]\NTT_in_u[15]_0 ;
  wire [3:0]\NTT_in_u[17] ;
  wire [1:0]\NTT_in_u[19] ;
  wire [22:0]NTT_in_u_IBUF;
  wire [3:0]O;
  wire [28:0]P;
  wire [22:0]Q;
  wire [22:0]RU_1_out_data_d;
  wire [1:0]RU_1_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [3:0]a_mul_b0;
  wire [4:0]a_mul_b0_0;
  wire [0:0]a_mul_b0_1;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire a_plus_b_minus_q_carry__0_i_1_n_0;
  wire a_plus_b_minus_q_carry__0_i_1_n_1;
  wire a_plus_b_minus_q_carry__0_i_1_n_2;
  wire a_plus_b_minus_q_carry__0_i_1_n_3;
  wire a_plus_b_minus_q_carry__1_i_1_n_0;
  wire a_plus_b_minus_q_carry__1_i_1_n_1;
  wire a_plus_b_minus_q_carry__1_i_1_n_2;
  wire a_plus_b_minus_q_carry__1_i_1_n_3;
  wire a_plus_b_minus_q_carry__2_i_1_n_0;
  wire a_plus_b_minus_q_carry__2_i_1_n_1;
  wire a_plus_b_minus_q_carry__2_i_1_n_2;
  wire a_plus_b_minus_q_carry__2_i_1_n_3;
  wire a_plus_b_minus_q_carry__3_i_1_n_1;
  wire a_plus_b_minus_q_carry__3_i_1_n_2;
  wire a_plus_b_minus_q_carry__3_i_1_n_3;
  wire a_plus_b_minus_q_carry_i_1_n_0;
  wire a_plus_b_minus_q_carry_i_1_n_1;
  wire a_plus_b_minus_q_carry_i_1_n_2;
  wire a_plus_b_minus_q_carry_i_1_n_3;
  wire a_plus_b_minus_q_carry_i_2_n_0;
  wire a_plus_b_minus_q_carry_i_2_n_1;
  wire a_plus_b_minus_q_carry_i_2_n_2;
  wire a_plus_b_minus_q_carry_i_2_n_3;
  wire adder_0_n_0;
  wire adder_0_temp;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1_n_0;
  wire adder_1__2_carry__0_i_2_n_0;
  wire adder_1__2_carry__0_i_3_n_0;
  wire adder_1__2_carry__0_i_4_n_0;
  wire adder_1__2_carry__0_i_5_n_0;
  wire adder_1__2_carry__0_i_6_n_0;
  wire adder_1__2_carry__0_i_7_n_0;
  wire adder_1__2_carry__0_i_8_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__0_n_1;
  wire adder_1__2_carry__0_n_2;
  wire adder_1__2_carry__0_n_3;
  wire adder_1__2_carry__1_i_1_n_0;
  wire adder_1__2_carry__1_i_2_n_0;
  wire adder_1__2_carry__1_i_3_n_0;
  wire adder_1__2_carry__1_n_3;
  wire adder_1__2_carry_i_1_n_0;
  wire adder_1__2_carry_i_2_n_0;
  wire adder_1__2_carry_i_3_n_0;
  wire adder_1__2_carry_i_4_n_0;
  wire adder_1__2_carry_i_5_n_0;
  wire adder_1__2_carry_i_6_n_0;
  wire adder_1__2_carry_i_7_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__2_carry_n_1;
  wire adder_1__2_carry_n_2;
  wire adder_1__2_carry_n_3;
  wire adder_1__30_carry__0_i_1_n_0;
  wire adder_1__30_carry__0_i_2_n_0;
  wire adder_1__30_carry__0_i_3_n_0;
  wire adder_1__30_carry__0_i_4_n_0;
  wire adder_1__30_carry__0_i_5_n_0;
  wire adder_1__30_carry__0_i_6_n_0;
  wire adder_1__30_carry__0_i_7_n_0;
  wire adder_1__30_carry__0_i_8_n_0;
  wire adder_1__30_carry__0_n_0;
  wire adder_1__30_carry__0_n_1;
  wire adder_1__30_carry__0_n_2;
  wire adder_1__30_carry__0_n_3;
  wire adder_1__30_carry__1_i_1_n_0;
  wire adder_1__30_carry__1_i_2_n_0;
  wire adder_1__30_carry__1_i_3_n_0;
  wire adder_1__30_carry__1_i_4_n_0;
  wire adder_1__30_carry__1_i_5_n_0;
  wire adder_1__30_carry__1_i_6_n_0;
  wire adder_1__30_carry__1_i_7_n_0;
  wire adder_1__30_carry__1_i_8_n_0;
  wire adder_1__30_carry__1_n_0;
  wire adder_1__30_carry__1_n_1;
  wire adder_1__30_carry__1_n_2;
  wire adder_1__30_carry__1_n_3;
  wire adder_1__30_carry__2_i_1_n_0;
  wire adder_1__30_carry__2_i_2_n_0;
  wire adder_1__30_carry__2_i_3_n_0;
  wire adder_1__30_carry__2_n_0;
  wire adder_1__30_carry__2_n_1;
  wire adder_1__30_carry__2_n_2;
  wire adder_1__30_carry__2_n_3;
  wire adder_1__30_carry__3_n_0;
  wire adder_1__30_carry__3_n_1;
  wire adder_1__30_carry__3_n_2;
  wire adder_1__30_carry__3_n_3;
  wire adder_1__30_carry__4_n_2;
  wire adder_1__30_carry__4_n_3;
  wire adder_1__30_carry_i_1_n_0;
  wire adder_1__30_carry_i_2_n_0;
  wire adder_1__30_carry_i_3_n_0;
  wire adder_1__30_carry_i_4_n_0;
  wire adder_1__30_carry_i_5_n_0;
  wire adder_1__30_carry_i_6_n_0;
  wire adder_1__30_carry_i_7_n_0;
  wire adder_1__30_carry_n_0;
  wire adder_1__30_carry_n_1;
  wire adder_1__30_carry_n_2;
  wire adder_1__30_carry_n_3;
  wire \adder_1_temp_reg_n_0_[0] ;
  wire \adder_1_temp_reg_n_0_[10] ;
  wire \adder_1_temp_reg_n_0_[11] ;
  wire \adder_1_temp_reg_n_0_[12] ;
  wire \adder_1_temp_reg_n_0_[13] ;
  wire \adder_1_temp_reg_n_0_[14] ;
  wire \adder_1_temp_reg_n_0_[15] ;
  wire \adder_1_temp_reg_n_0_[16] ;
  wire \adder_1_temp_reg_n_0_[17] ;
  wire \adder_1_temp_reg_n_0_[18] ;
  wire \adder_1_temp_reg_n_0_[19] ;
  wire \adder_1_temp_reg_n_0_[1] ;
  wire \adder_1_temp_reg_n_0_[20] ;
  wire \adder_1_temp_reg_n_0_[21] ;
  wire \adder_1_temp_reg_n_0_[22] ;
  wire \adder_1_temp_reg_n_0_[23] ;
  wire \adder_1_temp_reg_n_0_[24] ;
  wire \adder_1_temp_reg_n_0_[25] ;
  wire \adder_1_temp_reg_n_0_[26] ;
  wire \adder_1_temp_reg_n_0_[27] ;
  wire \adder_1_temp_reg_n_0_[28] ;
  wire \adder_1_temp_reg_n_0_[29] ;
  wire \adder_1_temp_reg_n_0_[2] ;
  wire \adder_1_temp_reg_n_0_[30] ;
  wire \adder_1_temp_reg_n_0_[31] ;
  wire \adder_1_temp_reg_n_0_[32] ;
  wire \adder_1_temp_reg_n_0_[33] ;
  wire \adder_1_temp_reg_n_0_[34] ;
  wire \adder_1_temp_reg_n_0_[3] ;
  wire \adder_1_temp_reg_n_0_[4] ;
  wire \adder_1_temp_reg_n_0_[5] ;
  wire \adder_1_temp_reg_n_0_[6] ;
  wire \adder_1_temp_reg_n_0_[7] ;
  wire \adder_1_temp_reg_n_0_[8] ;
  wire \adder_1_temp_reg_n_0_[9] ;
  wire [25:0]adder_2;
  wire adder_2__0_carry__0_i_1_n_0;
  wire adder_2__0_carry__0_i_2_n_0;
  wire adder_2__0_carry__0_i_3_n_0;
  wire adder_2__0_carry__0_i_4_n_0;
  wire adder_2__0_carry__0_i_5_n_0;
  wire adder_2__0_carry__0_i_6_n_0;
  wire adder_2__0_carry__0_i_7_n_0;
  wire adder_2__0_carry__0_i_8_n_0;
  wire adder_2__0_carry__0_n_0;
  wire adder_2__0_carry__0_n_1;
  wire adder_2__0_carry__0_n_2;
  wire adder_2__0_carry__0_n_3;
  wire adder_2__0_carry__1_i_1_n_0;
  wire adder_2__0_carry__1_i_2_n_0;
  wire adder_2__0_carry__1_i_3_n_0;
  wire adder_2__0_carry__1_i_4_n_0;
  wire adder_2__0_carry__1_i_5_n_0;
  wire adder_2__0_carry__1_i_6_n_0;
  wire adder_2__0_carry__1_i_7_n_0;
  wire adder_2__0_carry__1_i_8_n_0;
  wire adder_2__0_carry__1_n_0;
  wire adder_2__0_carry__1_n_1;
  wire adder_2__0_carry__1_n_2;
  wire adder_2__0_carry__1_n_3;
  wire adder_2__0_carry__2_i_1_n_0;
  wire adder_2__0_carry__2_i_2_n_0;
  wire adder_2__0_carry__2_i_3_n_0;
  wire adder_2__0_carry__2_i_4_n_0;
  wire adder_2__0_carry__2_i_5_n_0;
  wire adder_2__0_carry__2_i_6_n_0;
  wire adder_2__0_carry__2_i_7_n_0;
  wire adder_2__0_carry__2_i_8_n_0;
  wire adder_2__0_carry__2_n_0;
  wire adder_2__0_carry__2_n_1;
  wire adder_2__0_carry__2_n_2;
  wire adder_2__0_carry__2_n_3;
  wire adder_2__0_carry__3_i_1_n_0;
  wire adder_2__0_carry__3_i_2_n_0;
  wire adder_2__0_carry__3_i_3_n_0;
  wire adder_2__0_carry__3_i_4_n_0;
  wire adder_2__0_carry__3_i_5_n_0;
  wire adder_2__0_carry__3_i_6_n_0;
  wire adder_2__0_carry__3_i_7_n_0;
  wire adder_2__0_carry__3_i_8_n_0;
  wire adder_2__0_carry__3_n_0;
  wire adder_2__0_carry__3_n_1;
  wire adder_2__0_carry__3_n_2;
  wire adder_2__0_carry__3_n_3;
  wire adder_2__0_carry__4_i_1_n_0;
  wire adder_2__0_carry__4_i_2_n_0;
  wire adder_2__0_carry__4_i_3_n_0;
  wire adder_2__0_carry__4_i_4_n_0;
  wire adder_2__0_carry__4_i_5_n_0;
  wire adder_2__0_carry__4_i_6_n_0;
  wire adder_2__0_carry__4_i_7_n_0;
  wire adder_2__0_carry__4_n_0;
  wire adder_2__0_carry__4_n_1;
  wire adder_2__0_carry__4_n_2;
  wire adder_2__0_carry__4_n_3;
  wire adder_2__0_carry__5_i_1_n_0;
  wire adder_2__0_carry__5_n_3;
  wire adder_2__0_carry_i_1_n_0;
  wire adder_2__0_carry_i_2_n_0;
  wire adder_2__0_carry_i_3_n_0;
  wire adder_2__0_carry_i_4_n_0;
  wire adder_2__0_carry_i_5_n_0;
  wire adder_2__0_carry_i_6_n_0;
  wire adder_2__0_carry_i_7_n_0;
  wire adder_2__0_carry_n_0;
  wire adder_2__0_carry_n_1;
  wire adder_2__0_carry_n_2;
  wire adder_2__0_carry_n_3;
  wire [25:0]adder_2_temp;
  wire [26:13]adder_3;
  wire \adder_3_temp[16]_i_2_n_0 ;
  wire \adder_3_temp[16]_i_3_n_0 ;
  wire \adder_3_temp[16]_i_4_n_0 ;
  wire \adder_3_temp[16]_i_5_n_0 ;
  wire \adder_3_temp[16]_i_6_n_0 ;
  wire \adder_3_temp[16]_i_7_n_0 ;
  wire \adder_3_temp[16]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_2_n_0 ;
  wire \adder_3_temp[20]_i_3_n_0 ;
  wire \adder_3_temp[20]_i_4_n_0 ;
  wire \adder_3_temp[20]_i_5_n_0 ;
  wire \adder_3_temp[20]_i_6_n_0 ;
  wire \adder_3_temp[20]_i_7_n_0 ;
  wire \adder_3_temp[20]_i_8_n_0 ;
  wire \adder_3_temp[20]_i_9_n_0 ;
  wire \adder_3_temp[24]_i_2_n_0 ;
  wire \adder_3_temp[24]_i_3_n_0 ;
  wire \adder_3_temp[24]_i_4_n_0 ;
  wire \adder_3_temp[24]_i_5_n_0 ;
  wire \adder_3_temp[24]_i_6_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_0 ;
  wire \adder_3_temp_reg[16]_i_1_n_1 ;
  wire \adder_3_temp_reg[16]_i_1_n_2 ;
  wire \adder_3_temp_reg[16]_i_1_n_3 ;
  wire \adder_3_temp_reg[20]_i_1_n_0 ;
  wire \adder_3_temp_reg[20]_i_1_n_1 ;
  wire \adder_3_temp_reg[20]_i_1_n_2 ;
  wire \adder_3_temp_reg[20]_i_1_n_3 ;
  wire \adder_3_temp_reg[24]_i_1_n_0 ;
  wire \adder_3_temp_reg[24]_i_1_n_1 ;
  wire \adder_3_temp_reg[24]_i_1_n_2 ;
  wire \adder_3_temp_reg[24]_i_1_n_3 ;
  wire \adder_3_temp_reg[26]_i_1_n_3 ;
  wire \adder_3_temp_reg_n_0_[0] ;
  wire \adder_3_temp_reg_n_0_[10] ;
  wire \adder_3_temp_reg_n_0_[11] ;
  wire \adder_3_temp_reg_n_0_[12] ;
  wire \adder_3_temp_reg_n_0_[13] ;
  wire \adder_3_temp_reg_n_0_[14] ;
  wire \adder_3_temp_reg_n_0_[15] ;
  wire \adder_3_temp_reg_n_0_[16] ;
  wire \adder_3_temp_reg_n_0_[17] ;
  wire \adder_3_temp_reg_n_0_[18] ;
  wire \adder_3_temp_reg_n_0_[19] ;
  wire \adder_3_temp_reg_n_0_[1] ;
  wire \adder_3_temp_reg_n_0_[20] ;
  wire \adder_3_temp_reg_n_0_[21] ;
  wire \adder_3_temp_reg_n_0_[22] ;
  wire \adder_3_temp_reg_n_0_[23] ;
  wire \adder_3_temp_reg_n_0_[24] ;
  wire \adder_3_temp_reg_n_0_[25] ;
  wire \adder_3_temp_reg_n_0_[26] ;
  wire \adder_3_temp_reg_n_0_[2] ;
  wire \adder_3_temp_reg_n_0_[3] ;
  wire \adder_3_temp_reg_n_0_[4] ;
  wire \adder_3_temp_reg_n_0_[5] ;
  wire \adder_3_temp_reg_n_0_[6] ;
  wire \adder_3_temp_reg_n_0_[7] ;
  wire \adder_3_temp_reg_n_0_[8] ;
  wire \adder_3_temp_reg_n_0_[9] ;
  wire adder_4__23_carry__0_i_1_n_0;
  wire adder_4__23_carry__0_i_2_n_0;
  wire adder_4__23_carry__0_i_3_n_0;
  wire adder_4__23_carry__0_i_4_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__0_n_1;
  wire adder_4__23_carry__0_n_2;
  wire adder_4__23_carry__0_n_3;
  wire adder_4__23_carry__1_i_1_n_0;
  wire adder_4__23_carry__1_i_2_n_0;
  wire adder_4__23_carry__1_i_3_n_0;
  wire adder_4__23_carry__1_i_4_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__1_n_1;
  wire adder_4__23_carry__1_n_2;
  wire adder_4__23_carry__1_n_3;
  wire adder_4__23_carry__2_i_1_n_0;
  wire adder_4__23_carry__2_i_2_n_0;
  wire adder_4__23_carry__2_i_3_n_0;
  wire adder_4__23_carry__2_i_4_n_0;
  wire adder_4__23_carry__2_i_5_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__2_n_1;
  wire adder_4__23_carry__2_n_2;
  wire adder_4__23_carry__2_n_3;
  wire adder_4__23_carry__3_i_1_n_0;
  wire adder_4__23_carry__3_i_2_n_0;
  wire adder_4__23_carry__3_i_3_n_0;
  wire adder_4__23_carry__3_i_4_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__3_n_1;
  wire adder_4__23_carry__3_n_2;
  wire adder_4__23_carry__3_n_3;
  wire adder_4__23_carry__4_i_1_n_0;
  wire adder_4__23_carry__4_i_2_n_0;
  wire adder_4__23_carry__4_i_3_n_0;
  wire adder_4__23_carry__4_n_2;
  wire adder_4__23_carry__4_n_3;
  wire adder_4__23_carry_i_10_n_0;
  wire adder_4__23_carry_i_2_n_0;
  wire adder_4__23_carry_i_3_n_0;
  wire adder_4__23_carry_i_4_n_0;
  wire adder_4__23_carry_i_5_n_0;
  wire adder_4__23_carry_i_6_n_0;
  wire adder_4__23_carry_i_7_n_0;
  wire adder_4__23_carry_i_8_n_0;
  wire adder_4__23_carry_i_9_n_0;
  wire adder_4__23_carry_n_0;
  wire adder_4__23_carry_n_1;
  wire adder_4__23_carry_n_2;
  wire adder_4__23_carry_n_3;
  wire [23:1]adder_4__91;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_10_n_0;
  wire i___1_carry__2_i_11_n_0;
  wire i___1_carry__2_i_13_n_0;
  wire [3:0]i___1_carry__2_i_14__0;
  wire i___1_carry__2_i_14_n_0;
  wire i___1_carry__2_i_9_n_0;
  wire i___1_carry__3_i_10_n_0;
  wire i___1_carry__3_i_11_n_0;
  wire i___1_carry__3_i_12_n_0;
  wire i___1_carry__3_i_13_n_0;
  wire i___1_carry__3_i_15_n_0;
  wire i___1_carry__3_i_16_n_0;
  wire [3:0]i___1_carry__3_i_17;
  wire i___1_carry__3_i_18_n_0;
  wire i___1_carry__3_i_19_n_0;
  wire i___1_carry__3_i_20_n_0;
  wire i___1_carry__3_i_9_n_0;
  wire i___1_carry__4_i_10_n_0;
  wire [2:0]i___1_carry__4_i_12__0;
  wire i___1_carry__4_i_12_n_0;
  wire i___1_carry__4_i_13_n_0;
  wire i___1_carry__4_i_6_n_0;
  wire i___1_carry__4_i_7_n_0;
  wire i___1_carry__4_i_9_n_0;
  wire i___1_carry_i_8_n_0;
  wire [2:0]mode;
  wire mode_IBUF;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0_i_10_n_0;
  wire out1_carry__0_i_11_n_0;
  wire out1_carry__0_i_12_n_0;
  wire out1_carry__0_i_13_n_0;
  wire out1_carry__0_i_14_n_0;
  wire out1_carry__0_i_15_n_0;
  wire out1_carry__0_i_16_n_0;
  wire out1_carry__0_i_9_n_0;
  wire [3:0]out1_carry__1;
  wire out1_carry__1_i_10_n_0;
  wire out1_carry__1_i_11_n_0;
  wire out1_carry__1_i_12_n_0;
  wire out1_carry__1_i_13_n_0;
  wire out1_carry__1_i_14_n_0;
  wire out1_carry__1_i_9_n_0;
  wire out1_carry_i_10_n_0;
  wire out1_carry_i_11_n_0;
  wire out1_carry_i_12_n_0;
  wire out1_carry_i_13_n_0;
  wire out1_carry_i_14_n_0;
  wire out1_carry_i_15_n_0;
  wire out1_carry_i_16_n_0;
  wire out1_carry_i_9_n_0;
  wire \out[0]_i_1_n_0 ;
  wire \out[10]_i_1_n_0 ;
  wire \out[11]_i_1_n_0 ;
  wire \out[12]_i_1_n_0 ;
  wire \out[13]_i_1_n_0 ;
  wire \out[14]_i_1_n_0 ;
  wire \out[15]_i_1_n_0 ;
  wire \out[16]_i_1_n_0 ;
  wire \out[17]_i_1_n_0 ;
  wire \out[18]_i_1_n_0 ;
  wire \out[19]_i_1_n_0 ;
  wire \out[1]_i_1_n_0 ;
  wire \out[20]_i_1_n_0 ;
  wire \out[21]_i_1_n_0 ;
  wire \out[22]_i_1_n_0 ;
  wire \out[2]_i_1_n_0 ;
  wire \out[3]_i_1_n_0 ;
  wire \out[4]_i_1_n_0 ;
  wire \out[5]_i_1_n_0 ;
  wire \out[6]_i_1_n_0 ;
  wire \out[7]_i_1_n_0 ;
  wire \out[8]_i_1_n_0 ;
  wire \out[9]_i_1_n_0 ;
  wire [3:0]\out_reg[15]_0 ;
  wire [3:0]\out_reg[19]_0 ;
  wire [3:0]\out_reg[22]_0 ;
  wire reset_IBUF;
  wire sel;
  wire [0:0]\shift_registers_d[63].shift_reg_d_reg[63][0] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  wire [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0] ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ;
  wire [22:0]sub_out;
  wire switch;
  wire [22:13]temp_0;
  wire [14:13]temp_1;
  wire [22:0]x_temp;
  wire [16:0]\x_temp_reg[16]_0 ;
  wire [3:3]NLW_a_plus_b_minus_q_carry__3_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:2]NLW_adder_1__30_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__30_carry__4_O_UNCONNECTED;
  wire [3:1]NLW_adder_2__0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_adder_2__0_carry__5_O_UNCONNECTED;
  wire [3:1]\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h99F0)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][0]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(a_mul_b0_0[4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I2(\shift_registers_d[63].shift_reg_d_reg[63]_0 [0]),
        .I3(switch),
        .O(RU_1_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][10]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [10]),
        .I4(switch),
        .O(RU_1_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][11]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [11]),
        .I4(switch),
        .O(RU_1_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][12]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(O[0]),
        .I1(a_mul_b0_0[4]),
        .I2(a_mul_b0_0[0]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [12]),
        .I4(switch),
        .O(RU_1_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][13]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(O[1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [13]),
        .I4(switch),
        .O(RU_1_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][14]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(O[2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[12]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [14]),
        .I4(switch),
        .O(RU_1_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][15]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(O[3]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[13]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [15]),
        .I4(switch),
        .O(RU_1_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][16]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]),
        .I1(a_mul_b0_0[4]),
        .I2(a_mul_b0_0[1]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [16]),
        .I4(switch),
        .O(RU_1_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][17]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[14]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [17]),
        .I4(switch),
        .O(RU_1_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][18]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_mul_b0_0[2]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [18]),
        .I4(switch),
        .O(RU_1_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][19]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[15]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [19]),
        .I4(switch),
        .O(RU_1_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][1]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [1]),
        .I4(switch),
        .O(RU_1_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][20]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]),
        .I1(a_mul_b0_0[4]),
        .I2(a_mul_b0_0[3]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [20]),
        .I4(switch),
        .O(RU_1_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][21]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[16]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [21]),
        .I4(switch),
        .O(RU_1_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][22]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[17]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [22]),
        .I4(switch),
        .O(RU_1_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][2]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [2]),
        .I4(switch),
        .O(RU_1_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][3]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [3]),
        .I4(switch),
        .O(RU_1_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][4]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [4]),
        .I4(switch),
        .O(RU_1_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][5]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [5]),
        .I4(switch),
        .O(RU_1_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][6]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [6]),
        .I4(switch),
        .O(RU_1_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][7]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [7]),
        .I4(switch),
        .O(RU_1_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][8]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [8]),
        .I4(switch),
        .O(RU_1_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \DELAY_CHAIN_b[3].shift_reg_b_reg[3][9]_srl4___RU_1_valid_buf__r_2_i_1 
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I1(a_mul_b0_0[4]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\shift_registers_d[63].shift_reg_d_reg[63]_0 [9]),
        .I4(switch),
        .O(RU_1_out_data_d[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_2
       (.I0(sub_out[22]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[22]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hB88BB88BBBBB8888)) 
    a_mul_b0_i_27
       (.I0(a_mul_b0_1),
        .I1(mode_IBUF),
        .I2(a_mul_b0_0[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]),
        .I4(\shift_registers_d[63].shift_reg_d_reg[63]_0 [0]),
        .I5(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_3
       (.I0(sub_out[21]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[21]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_4
       (.I0(sub_out[20]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[20]),
        .O(A[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1
       (.CI(a_plus_b_minus_q_carry_i_2_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1_n_0,a_plus_b_minus_q_carry__0_i_1_n_1,a_plus_b_minus_q_carry__0_i_1_n_2,a_plus_b_minus_q_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11:8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1
       (.CI(a_plus_b_minus_q_carry__0_i_1_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1_n_0,a_plus_b_minus_q_carry__1_i_1_n_1,a_plus_b_minus_q_carry__1_i_1_n_2,a_plus_b_minus_q_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15:12]),
        .O(O),
        .S(i___1_carry__2_i_14__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2
       (.I0(O[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1
       (.CI(a_plus_b_minus_q_carry__1_i_1_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1_n_0,a_plus_b_minus_q_carry__2_i_1_n_1,a_plus_b_minus_q_carry__2_i_1_n_2,a_plus_b_minus_q_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19:16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .S(i___1_carry__3_i_17));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1
       (.CI(a_plus_b_minus_q_carry__2_i_1_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__3_i_1_CO_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1_n_1,a_plus_b_minus_q_carry__3_i_1_n_2,a_plus_b_minus_q_carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22:20]}),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .S({1'b1,i___1_carry__4_i_12__0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1_n_0,a_plus_b_minus_q_carry_i_1_n_1,a_plus_b_minus_q_carry_i_1_n_2,a_plus_b_minus_q_carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3:0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .S(a_mul_b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2
       (.CI(a_plus_b_minus_q_carry_i_1_n_0),
        .CO({a_plus_b_minus_q_carry_i_2_n_0,a_plus_b_minus_q_carry_i_2_n_1,a_plus_b_minus_q_carry_i_2_n_2,a_plus_b_minus_q_carry_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7:4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    adder_0
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .O(adder_0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adder_0_temp_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_n_0),
        .Q(adder_0_temp),
        .R(reset_IBUF));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,adder_1__2_carry_n_1,adder_1__2_carry_n_2,adder_1__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1_n_0,adder_1__2_carry_i_2_n_0,adder_1__2_carry_i_3_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4_n_0,adder_1__2_carry_i_5_n_0,adder_1__2_carry_i_6_n_0,adder_1__2_carry_i_7_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,adder_1__2_carry__0_n_1,adder_1__2_carry__0_n_2,adder_1__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1_n_0,adder_1__2_carry__0_i_2_n_0,adder_1__2_carry__0_i_3_n_0,adder_1__2_carry__0_i_4_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5_n_0,adder_1__2_carry__0_i_6_n_0,adder_1__2_carry__0_i_7_n_0,adder_1__2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1],adder_1__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2_n_0,adder_1__2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    adder_1__2_carry_i_3
       (.I0(P[17]),
        .I1(P[7]),
        .I2(P[6]),
        .I3(P[26]),
        .I4(P[16]),
        .O(adder_1__2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6
       (.I0(adder_1__2_carry_i_3_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[16]),
        .I3(P[26]),
        .I4(P[6]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7_n_0));
  CARRY4 adder_1__30_carry
       (.CI(1'b0),
        .CO({adder_1__30_carry_n_0,adder_1__30_carry_n_1,adder_1__30_carry_n_2,adder_1__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry_i_1_n_0,adder_1__30_carry_i_2_n_0,adder_1__30_carry_i_3_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__30_carry_i_4_n_0,adder_1__30_carry_i_5_n_0,adder_1__30_carry_i_6_n_0,adder_1__30_carry_i_7_n_0}));
  CARRY4 adder_1__30_carry__0
       (.CI(adder_1__30_carry_n_0),
        .CO({adder_1__30_carry__0_n_0,adder_1__30_carry__0_n_1,adder_1__30_carry__0_n_2,adder_1__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__0_i_1_n_0,adder_1__30_carry__0_i_2_n_0,adder_1__30_carry__0_i_3_n_0,adder_1__30_carry__0_i_4_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__30_carry__0_i_5_n_0,adder_1__30_carry__0_i_6_n_0,adder_1__30_carry__0_i_7_n_0,adder_1__30_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__30_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__30_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__30_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__0_i_4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__30_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__30_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__30_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_7
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__30_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__0_i_8
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__30_carry__0_i_8_n_0));
  CARRY4 adder_1__30_carry__1
       (.CI(adder_1__30_carry__0_n_0),
        .CO({adder_1__30_carry__1_n_0,adder_1__30_carry__1_n_1,adder_1__30_carry__1_n_2,adder_1__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_1__30_carry__1_i_1_n_0,adder_1__30_carry__1_i_2_n_0,adder_1__30_carry__1_i_3_n_0,adder_1__30_carry__1_i_4_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__30_carry__1_i_5_n_0,adder_1__30_carry__1_i_6_n_0,adder_1__30_carry__1_i_7_n_0,adder_1__30_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_1
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__30_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__30_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__30_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__1_i_4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__30_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_5
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__30_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_6
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[26]),
        .I3(P[16]),
        .O(adder_1__30_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_7
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__30_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__1_i_8
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__30_carry__1_i_8_n_0));
  CARRY4 adder_1__30_carry__2
       (.CI(adder_1__30_carry__1_n_0),
        .CO({adder_1__30_carry__2_n_0,adder_1__30_carry__2_n_1,adder_1__30_carry__2_n_2,adder_1__30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__30_carry__2_i_1_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__30_carry__2_i_2_n_0,adder_1__30_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__30_carry__2_i_1
       (.I0(P[27]),
        .I1(P[17]),
        .O(adder_1__30_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__30_carry__2_i_2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__30_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__30_carry__2_i_3
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__30_carry__2_i_3_n_0));
  CARRY4 adder_1__30_carry__3
       (.CI(adder_1__30_carry__2_n_0),
        .CO({adder_1__30_carry__3_n_0,adder_1__30_carry__3_n_1,adder_1__30_carry__3_n_2,adder_1__30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__30_carry__4
       (.CI(adder_1__30_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__30_carry__4_CO_UNCONNECTED[2],adder_1__30_carry__4_n_2,adder_1__30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__30_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_1
       (.I0(P[18]),
        .I1(P[8]),
        .I2(P[28]),
        .O(adder_1__30_carry_i_1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__30_carry_i_2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__30_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__30_carry_i_4
       (.I0(P[28]),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__30_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__30_carry_i_5
       (.I0(adder_1__30_carry_i_2_n_0),
        .I1(P[8]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__30_carry_i_5_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__30_carry_i_6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__30_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__30_carry_i_7
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__30_carry_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[0]),
        .Q(\adder_1_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[10]),
        .Q(\adder_1_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[11]),
        .Q(\adder_1_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[12]),
        .Q(\adder_1_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[13]),
        .Q(\adder_1_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[14]),
        .Q(\adder_1_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[15]),
        .Q(\adder_1_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[16]),
        .Q(\adder_1_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[17]),
        .Q(\adder_1_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[18]),
        .Q(\adder_1_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[19]),
        .Q(\adder_1_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[1]),
        .Q(\adder_1_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[20]),
        .Q(\adder_1_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[21]),
        .Q(\adder_1_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[22]),
        .Q(\adder_1_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[23]),
        .Q(\adder_1_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[24]),
        .Q(\adder_1_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[25]),
        .Q(\adder_1_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[26]),
        .Q(\adder_1_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[27]),
        .Q(\adder_1_temp_reg_n_0_[27] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[28]),
        .Q(\adder_1_temp_reg_n_0_[28] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[29]),
        .Q(\adder_1_temp_reg_n_0_[29] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[2]),
        .Q(\adder_1_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[30]),
        .Q(\adder_1_temp_reg_n_0_[30] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[31]),
        .Q(\adder_1_temp_reg_n_0_[31] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[32]),
        .Q(\adder_1_temp_reg_n_0_[32] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[33]),
        .Q(\adder_1_temp_reg_n_0_[33] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[34]),
        .Q(\adder_1_temp_reg_n_0_[34] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[3]),
        .Q(\adder_1_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[4]),
        .Q(\adder_1_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[5]),
        .Q(\adder_1_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[6]),
        .Q(\adder_1_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[7]),
        .Q(\adder_1_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[8]),
        .Q(\adder_1_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_1_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_1[9]),
        .Q(\adder_1_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  CARRY4 adder_2__0_carry
       (.CI(1'b0),
        .CO({adder_2__0_carry_n_0,adder_2__0_carry_n_1,adder_2__0_carry_n_2,adder_2__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_2__0_carry_i_1_n_0,adder_2__0_carry_i_2_n_0,adder_2__0_carry_i_3_n_0,1'b1}),
        .O(adder_2[3:0]),
        .S({adder_2__0_carry_i_4_n_0,adder_2__0_carry_i_5_n_0,adder_2__0_carry_i_6_n_0,adder_2__0_carry_i_7_n_0}));
  CARRY4 adder_2__0_carry__0
       (.CI(adder_2__0_carry_n_0),
        .CO({adder_2__0_carry__0_n_0,adder_2__0_carry__0_n_1,adder_2__0_carry__0_n_2,adder_2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__0_i_1_n_0,adder_2__0_carry__0_i_2_n_0,adder_2__0_carry__0_i_3_n_0,adder_2__0_carry__0_i_4_n_0}),
        .O(adder_2[7:4]),
        .S({adder_2__0_carry__0_i_5_n_0,adder_2__0_carry__0_i_6_n_0,adder_2__0_carry__0_i_7_n_0,adder_2__0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_1
       (.I0(x_temp[6]),
        .I1(\adder_1_temp_reg_n_0_[17] ),
        .O(adder_2__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_2
       (.I0(x_temp[5]),
        .I1(\adder_1_temp_reg_n_0_[16] ),
        .O(adder_2__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_3
       (.I0(x_temp[4]),
        .I1(\adder_1_temp_reg_n_0_[15] ),
        .O(adder_2__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__0_i_4
       (.I0(x_temp[3]),
        .I1(\adder_1_temp_reg_n_0_[14] ),
        .O(adder_2__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_5
       (.I0(\adder_1_temp_reg_n_0_[17] ),
        .I1(x_temp[6]),
        .I2(\adder_1_temp_reg_n_0_[18] ),
        .I3(x_temp[7]),
        .O(adder_2__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_6
       (.I0(\adder_1_temp_reg_n_0_[16] ),
        .I1(x_temp[5]),
        .I2(\adder_1_temp_reg_n_0_[17] ),
        .I3(x_temp[6]),
        .O(adder_2__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_7
       (.I0(\adder_1_temp_reg_n_0_[15] ),
        .I1(x_temp[4]),
        .I2(\adder_1_temp_reg_n_0_[16] ),
        .I3(x_temp[5]),
        .O(adder_2__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__0_i_8
       (.I0(\adder_1_temp_reg_n_0_[14] ),
        .I1(x_temp[3]),
        .I2(\adder_1_temp_reg_n_0_[15] ),
        .I3(x_temp[4]),
        .O(adder_2__0_carry__0_i_8_n_0));
  CARRY4 adder_2__0_carry__1
       (.CI(adder_2__0_carry__0_n_0),
        .CO({adder_2__0_carry__1_n_0,adder_2__0_carry__1_n_1,adder_2__0_carry__1_n_2,adder_2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__1_i_1_n_0,adder_2__0_carry__1_i_2_n_0,adder_2__0_carry__1_i_3_n_0,adder_2__0_carry__1_i_4_n_0}),
        .O(adder_2[11:8]),
        .S({adder_2__0_carry__1_i_5_n_0,adder_2__0_carry__1_i_6_n_0,adder_2__0_carry__1_i_7_n_0,adder_2__0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_1
       (.I0(x_temp[10]),
        .I1(\adder_1_temp_reg_n_0_[21] ),
        .O(adder_2__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_2
       (.I0(x_temp[9]),
        .I1(\adder_1_temp_reg_n_0_[20] ),
        .O(adder_2__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_3
       (.I0(x_temp[8]),
        .I1(\adder_1_temp_reg_n_0_[19] ),
        .O(adder_2__0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__1_i_4
       (.I0(x_temp[7]),
        .I1(\adder_1_temp_reg_n_0_[18] ),
        .O(adder_2__0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_5
       (.I0(\adder_1_temp_reg_n_0_[21] ),
        .I1(x_temp[10]),
        .I2(\adder_1_temp_reg_n_0_[22] ),
        .I3(x_temp[11]),
        .O(adder_2__0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_6
       (.I0(\adder_1_temp_reg_n_0_[20] ),
        .I1(x_temp[9]),
        .I2(\adder_1_temp_reg_n_0_[21] ),
        .I3(x_temp[10]),
        .O(adder_2__0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_7
       (.I0(\adder_1_temp_reg_n_0_[19] ),
        .I1(x_temp[8]),
        .I2(\adder_1_temp_reg_n_0_[20] ),
        .I3(x_temp[9]),
        .O(adder_2__0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__1_i_8
       (.I0(\adder_1_temp_reg_n_0_[18] ),
        .I1(x_temp[7]),
        .I2(\adder_1_temp_reg_n_0_[19] ),
        .I3(x_temp[8]),
        .O(adder_2__0_carry__1_i_8_n_0));
  CARRY4 adder_2__0_carry__2
       (.CI(adder_2__0_carry__1_n_0),
        .CO({adder_2__0_carry__2_n_0,adder_2__0_carry__2_n_1,adder_2__0_carry__2_n_2,adder_2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__2_i_1_n_0,adder_2__0_carry__2_i_2_n_0,adder_2__0_carry__2_i_3_n_0,adder_2__0_carry__2_i_4_n_0}),
        .O(adder_2[15:12]),
        .S({adder_2__0_carry__2_i_5_n_0,adder_2__0_carry__2_i_6_n_0,adder_2__0_carry__2_i_7_n_0,adder_2__0_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_1
       (.I0(x_temp[14]),
        .I1(\adder_1_temp_reg_n_0_[25] ),
        .O(adder_2__0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_2
       (.I0(x_temp[13]),
        .I1(\adder_1_temp_reg_n_0_[24] ),
        .O(adder_2__0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_3
       (.I0(x_temp[12]),
        .I1(\adder_1_temp_reg_n_0_[23] ),
        .O(adder_2__0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__2_i_4
       (.I0(x_temp[11]),
        .I1(\adder_1_temp_reg_n_0_[22] ),
        .O(adder_2__0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_5
       (.I0(\adder_1_temp_reg_n_0_[25] ),
        .I1(x_temp[14]),
        .I2(\adder_1_temp_reg_n_0_[26] ),
        .I3(x_temp[15]),
        .O(adder_2__0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_6
       (.I0(\adder_1_temp_reg_n_0_[24] ),
        .I1(x_temp[13]),
        .I2(\adder_1_temp_reg_n_0_[25] ),
        .I3(x_temp[14]),
        .O(adder_2__0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_7
       (.I0(\adder_1_temp_reg_n_0_[23] ),
        .I1(x_temp[12]),
        .I2(\adder_1_temp_reg_n_0_[24] ),
        .I3(x_temp[13]),
        .O(adder_2__0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__2_i_8
       (.I0(\adder_1_temp_reg_n_0_[22] ),
        .I1(x_temp[11]),
        .I2(\adder_1_temp_reg_n_0_[23] ),
        .I3(x_temp[12]),
        .O(adder_2__0_carry__2_i_8_n_0));
  CARRY4 adder_2__0_carry__3
       (.CI(adder_2__0_carry__2_n_0),
        .CO({adder_2__0_carry__3_n_0,adder_2__0_carry__3_n_1,adder_2__0_carry__3_n_2,adder_2__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_2__0_carry__3_i_1_n_0,adder_2__0_carry__3_i_2_n_0,adder_2__0_carry__3_i_3_n_0,adder_2__0_carry__3_i_4_n_0}),
        .O(adder_2[19:16]),
        .S({adder_2__0_carry__3_i_5_n_0,adder_2__0_carry__3_i_6_n_0,adder_2__0_carry__3_i_7_n_0,adder_2__0_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_1
       (.I0(x_temp[18]),
        .I1(\adder_1_temp_reg_n_0_[29] ),
        .O(adder_2__0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_2
       (.I0(x_temp[17]),
        .I1(\adder_1_temp_reg_n_0_[28] ),
        .O(adder_2__0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_3
       (.I0(x_temp[16]),
        .I1(\adder_1_temp_reg_n_0_[27] ),
        .O(adder_2__0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__3_i_4
       (.I0(x_temp[15]),
        .I1(\adder_1_temp_reg_n_0_[26] ),
        .O(adder_2__0_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_5
       (.I0(\adder_1_temp_reg_n_0_[29] ),
        .I1(x_temp[18]),
        .I2(\adder_1_temp_reg_n_0_[30] ),
        .I3(x_temp[19]),
        .O(adder_2__0_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_6
       (.I0(\adder_1_temp_reg_n_0_[28] ),
        .I1(x_temp[17]),
        .I2(\adder_1_temp_reg_n_0_[29] ),
        .I3(x_temp[18]),
        .O(adder_2__0_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_7
       (.I0(\adder_1_temp_reg_n_0_[27] ),
        .I1(x_temp[16]),
        .I2(\adder_1_temp_reg_n_0_[28] ),
        .I3(x_temp[17]),
        .O(adder_2__0_carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__3_i_8
       (.I0(\adder_1_temp_reg_n_0_[26] ),
        .I1(x_temp[15]),
        .I2(\adder_1_temp_reg_n_0_[27] ),
        .I3(x_temp[16]),
        .O(adder_2__0_carry__3_i_8_n_0));
  CARRY4 adder_2__0_carry__4
       (.CI(adder_2__0_carry__3_n_0),
        .CO({adder_2__0_carry__4_n_0,adder_2__0_carry__4_n_1,adder_2__0_carry__4_n_2,adder_2__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_1_temp_reg_n_0_[34] ,adder_2__0_carry__4_i_1_n_0,adder_2__0_carry__4_i_2_n_0,adder_2__0_carry__4_i_3_n_0}),
        .O(adder_2[23:20]),
        .S({adder_2__0_carry__4_i_4_n_0,adder_2__0_carry__4_i_5_n_0,adder_2__0_carry__4_i_6_n_0,adder_2__0_carry__4_i_7_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_1
       (.I0(x_temp[21]),
        .I1(\adder_1_temp_reg_n_0_[32] ),
        .O(adder_2__0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_2
       (.I0(x_temp[20]),
        .I1(\adder_1_temp_reg_n_0_[31] ),
        .O(adder_2__0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry__4_i_3
       (.I0(x_temp[19]),
        .I1(\adder_1_temp_reg_n_0_[30] ),
        .O(adder_2__0_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_2__0_carry__4_i_4
       (.I0(\adder_1_temp_reg_n_0_[33] ),
        .I1(x_temp[22]),
        .I2(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_5
       (.I0(\adder_1_temp_reg_n_0_[32] ),
        .I1(x_temp[21]),
        .I2(\adder_1_temp_reg_n_0_[33] ),
        .I3(x_temp[22]),
        .O(adder_2__0_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_6
       (.I0(\adder_1_temp_reg_n_0_[31] ),
        .I1(x_temp[20]),
        .I2(\adder_1_temp_reg_n_0_[32] ),
        .I3(x_temp[21]),
        .O(adder_2__0_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry__4_i_7
       (.I0(\adder_1_temp_reg_n_0_[30] ),
        .I1(x_temp[19]),
        .I2(\adder_1_temp_reg_n_0_[31] ),
        .I3(x_temp[20]),
        .O(adder_2__0_carry__4_i_7_n_0));
  CARRY4 adder_2__0_carry__5
       (.CI(adder_2__0_carry__4_n_0),
        .CO({NLW_adder_2__0_carry__5_CO_UNCONNECTED[3:1],adder_2__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_2__0_carry__5_O_UNCONNECTED[3:2],adder_2[25:24]}),
        .S({1'b0,1'b0,1'b1,adder_2__0_carry__5_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_2__0_carry__5_i_1
       (.I0(\adder_1_temp_reg_n_0_[34] ),
        .O(adder_2__0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_2__0_carry_i_1
       (.I0(x_temp[2]),
        .I1(\adder_1_temp_reg_n_0_[13] ),
        .O(adder_2__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_2
       (.I0(\adder_1_temp_reg_n_0_[12] ),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(x_temp[1]),
        .O(adder_2__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_2__0_carry_i_3
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_2__0_carry_i_4
       (.I0(\adder_1_temp_reg_n_0_[13] ),
        .I1(x_temp[2]),
        .I2(\adder_1_temp_reg_n_0_[14] ),
        .I3(x_temp[3]),
        .O(adder_2__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_2__0_carry_i_5
       (.I0(x_temp[1]),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(\adder_1_temp_reg_n_0_[13] ),
        .I4(x_temp[2]),
        .O(adder_2__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_2__0_carry_i_6
       (.I0(adder_2__0_carry_i_3_n_0),
        .I1(\adder_1_temp_reg_n_0_[10] ),
        .I2(\adder_1_temp_reg_n_0_[12] ),
        .I3(x_temp[1]),
        .O(adder_2__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_2__0_carry_i_7
       (.I0(\adder_1_temp_reg_n_0_[11] ),
        .I1(\adder_1_temp_reg_n_0_[9] ),
        .I2(x_temp[0]),
        .O(adder_2__0_carry_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[0]),
        .Q(adder_2_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[10]),
        .Q(adder_2_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[11]),
        .Q(adder_2_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[12]),
        .Q(adder_2_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[13]),
        .Q(adder_2_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[14]),
        .Q(adder_2_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[15]),
        .Q(adder_2_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[16]),
        .Q(adder_2_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[17]),
        .Q(adder_2_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[18]),
        .Q(adder_2_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[19]),
        .Q(adder_2_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[1]),
        .Q(adder_2_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[20]),
        .Q(adder_2_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[21]),
        .Q(adder_2_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[22]),
        .Q(adder_2_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[23]),
        .Q(adder_2_temp[23]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[24]),
        .Q(adder_2_temp[24]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[25]),
        .Q(adder_2_temp[25]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[2]),
        .Q(adder_2_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[3]),
        .Q(adder_2_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[4]),
        .Q(adder_2_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[5]),
        .Q(adder_2_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[6]),
        .Q(adder_2_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[7]),
        .Q(adder_2_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[8]),
        .Q(adder_2_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_2_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2[9]),
        .Q(adder_2_temp[9]),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[16]_i_2 
       (.I0(temp_0[15]),
        .I1(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_3 
       (.I0(temp_0[14]),
        .I1(temp_1[14]),
        .I2(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \adder_3_temp[16]_i_4 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[16]_i_5 
       (.I0(adder_2_temp[15]),
        .I1(temp_0[15]),
        .I2(temp_0[16]),
        .I3(adder_2_temp[16]),
        .O(\adder_3_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \adder_3_temp[16]_i_6 
       (.I0(adder_2_temp[14]),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(temp_0[15]),
        .I4(adder_2_temp[15]),
        .O(\adder_3_temp[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \adder_3_temp[16]_i_7 
       (.I0(\adder_3_temp[16]_i_4_n_0 ),
        .I1(temp_1[14]),
        .I2(temp_0[14]),
        .I3(adder_2_temp[14]),
        .O(\adder_3_temp[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \adder_3_temp[16]_i_8 
       (.I0(temp_0[13]),
        .I1(temp_1[13]),
        .I2(adder_2_temp[13]),
        .O(\adder_3_temp[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_2 
       (.I0(temp_0[19]),
        .I1(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_3 
       (.I0(temp_0[18]),
        .I1(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_4 
       (.I0(temp_0[17]),
        .I1(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[20]_i_5 
       (.I0(temp_0[16]),
        .I1(adder_2_temp[16]),
        .O(\adder_3_temp[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_6 
       (.I0(adder_2_temp[19]),
        .I1(temp_0[19]),
        .I2(temp_0[20]),
        .I3(adder_2_temp[20]),
        .O(\adder_3_temp[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_7 
       (.I0(adder_2_temp[18]),
        .I1(temp_0[18]),
        .I2(temp_0[19]),
        .I3(adder_2_temp[19]),
        .O(\adder_3_temp[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_8 
       (.I0(adder_2_temp[17]),
        .I1(temp_0[17]),
        .I2(temp_0[18]),
        .I3(adder_2_temp[18]),
        .O(\adder_3_temp[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[20]_i_9 
       (.I0(adder_2_temp[16]),
        .I1(temp_0[16]),
        .I2(temp_0[17]),
        .I3(adder_2_temp[17]),
        .O(\adder_3_temp[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_2 
       (.I0(temp_0[21]),
        .I1(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \adder_3_temp[24]_i_3 
       (.I0(temp_0[20]),
        .I1(adder_2_temp[20]),
        .O(\adder_3_temp[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \adder_3_temp[24]_i_4 
       (.I0(adder_2_temp[22]),
        .I1(temp_0[22]),
        .I2(adder_2_temp[23]),
        .O(\adder_3_temp[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_5 
       (.I0(adder_2_temp[21]),
        .I1(temp_0[21]),
        .I2(temp_0[22]),
        .I3(adder_2_temp[22]),
        .O(\adder_3_temp[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \adder_3_temp[24]_i_6 
       (.I0(adder_2_temp[20]),
        .I1(temp_0[20]),
        .I2(temp_0[21]),
        .I3(adder_2_temp[21]),
        .O(\adder_3_temp[24]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[0]),
        .Q(\adder_3_temp_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[10]),
        .Q(\adder_3_temp_reg_n_0_[10] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[11]),
        .Q(\adder_3_temp_reg_n_0_[11] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[12]),
        .Q(\adder_3_temp_reg_n_0_[12] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[13]),
        .Q(\adder_3_temp_reg_n_0_[13] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[14]),
        .Q(\adder_3_temp_reg_n_0_[14] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[15]),
        .Q(\adder_3_temp_reg_n_0_[15] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[16]),
        .Q(\adder_3_temp_reg_n_0_[16] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\adder_3_temp_reg[16]_i_1_n_0 ,\adder_3_temp_reg[16]_i_1_n_1 ,\adder_3_temp_reg[16]_i_1_n_2 ,\adder_3_temp_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[16]_i_2_n_0 ,\adder_3_temp[16]_i_3_n_0 ,\adder_3_temp[16]_i_4_n_0 ,1'b0}),
        .O(adder_3[16:13]),
        .S({\adder_3_temp[16]_i_5_n_0 ,\adder_3_temp[16]_i_6_n_0 ,\adder_3_temp[16]_i_7_n_0 ,\adder_3_temp[16]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[17]),
        .Q(\adder_3_temp_reg_n_0_[17] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[18]),
        .Q(\adder_3_temp_reg_n_0_[18] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[19]),
        .Q(\adder_3_temp_reg_n_0_[19] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[1]),
        .Q(\adder_3_temp_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[20]),
        .Q(\adder_3_temp_reg_n_0_[20] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[20]_i_1 
       (.CI(\adder_3_temp_reg[16]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[20]_i_1_n_0 ,\adder_3_temp_reg[20]_i_1_n_1 ,\adder_3_temp_reg[20]_i_1_n_2 ,\adder_3_temp_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_3_temp[20]_i_2_n_0 ,\adder_3_temp[20]_i_3_n_0 ,\adder_3_temp[20]_i_4_n_0 ,\adder_3_temp[20]_i_5_n_0 }),
        .O(adder_3[20:17]),
        .S({\adder_3_temp[20]_i_6_n_0 ,\adder_3_temp[20]_i_7_n_0 ,\adder_3_temp[20]_i_8_n_0 ,\adder_3_temp[20]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[21]),
        .Q(\adder_3_temp_reg_n_0_[21] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[22]),
        .Q(\adder_3_temp_reg_n_0_[22] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[23]),
        .Q(\adder_3_temp_reg_n_0_[23] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[24]),
        .Q(\adder_3_temp_reg_n_0_[24] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[24]_i_1 
       (.CI(\adder_3_temp_reg[20]_i_1_n_0 ),
        .CO({\adder_3_temp_reg[24]_i_1_n_0 ,\adder_3_temp_reg[24]_i_1_n_1 ,\adder_3_temp_reg[24]_i_1_n_2 ,\adder_3_temp_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_2_temp[23],\adder_3_temp[24]_i_2_n_0 ,\adder_3_temp[24]_i_3_n_0 }),
        .O(adder_3[24:21]),
        .S({adder_2_temp[24],\adder_3_temp[24]_i_4_n_0 ,\adder_3_temp[24]_i_5_n_0 ,\adder_3_temp[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[25]),
        .Q(\adder_3_temp_reg_n_0_[25] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_3[26]),
        .Q(\adder_3_temp_reg_n_0_[26] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_3_temp_reg[26]_i_1 
       (.CI(\adder_3_temp_reg[24]_i_1_n_0 ),
        .CO({\NLW_adder_3_temp_reg[26]_i_1_CO_UNCONNECTED [3:1],\adder_3_temp_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_3_temp_reg[26]_i_1_O_UNCONNECTED [3:2],adder_3[26:25]}),
        .S({1'b0,1'b0,adder_2_temp[25],adder_2_temp[25]}));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[2]),
        .Q(\adder_3_temp_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[3]),
        .Q(\adder_3_temp_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[4]),
        .Q(\adder_3_temp_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[5]),
        .Q(\adder_3_temp_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[6]),
        .Q(\adder_3_temp_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[7]),
        .Q(\adder_3_temp_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[8]),
        .Q(\adder_3_temp_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \adder_3_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_2_temp[9]),
        .Q(\adder_3_temp_reg_n_0_[9] ),
        .R(reset_IBUF));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,adder_4__23_carry_n_1,adder_4__23_carry_n_2,adder_4__23_carry_n_3}),
        .CYINIT(\adder_3_temp_reg_n_0_[0] ),
        .DI({\adder_3_temp_reg_n_0_[3] ,\adder_3_temp_reg_n_0_[2] ,sel,\adder_3_temp_reg_n_0_[1] }),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2_n_0,adder_4__23_carry_i_3_n_0,adder_4__23_carry_i_4_n_0,adder_4__23_carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,adder_4__23_carry__0_n_1,adder_4__23_carry__0_n_2,adder_4__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[7] ,\adder_3_temp_reg_n_0_[6] ,\adder_3_temp_reg_n_0_[5] ,\adder_3_temp_reg_n_0_[4] }),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1_n_0,adder_4__23_carry__0_i_2_n_0,adder_4__23_carry__0_i_3_n_0,adder_4__23_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .O(adder_4__23_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(\adder_3_temp_reg_n_0_[7] ),
        .O(adder_4__23_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(\adder_3_temp_reg_n_0_[6] ),
        .O(adder_4__23_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,adder_4__23_carry__1_n_1,adder_4__23_carry__1_n_2,adder_4__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[11] ,\adder_3_temp_reg_n_0_[10] ,\adder_3_temp_reg_n_0_[9] ,\adder_3_temp_reg_n_0_[8] }),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1_n_0,adder_4__23_carry__1_i_2_n_0,adder_4__23_carry__1_i_3_n_0,adder_4__23_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(\adder_3_temp_reg_n_0_[11] ),
        .O(adder_4__23_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(\adder_3_temp_reg_n_0_[10] ),
        .O(adder_4__23_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .O(adder_4__23_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,adder_4__23_carry__2_n_1,adder_4__23_carry__2_n_2,adder_4__23_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[15] ,\adder_3_temp_reg_n_0_[14] ,adder_4__23_carry__2_i_1_n_0,\adder_3_temp_reg_n_0_[13] }),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2_n_0,adder_4__23_carry__2_i_3_n_0,adder_4__23_carry__2_i_4_n_0,adder_4__23_carry__2_i_5_n_0}));
  LUT5 #(
    .INIT(32'h00010101)) 
    adder_4__23_carry__2_i_1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6_n_0),
        .I4(adder_4__23_carry_i_7_n_0),
        .O(adder_4__23_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .O(adder_4__23_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h00010101FFFEFEFE)) 
    adder_4__23_carry__2_i_4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6_n_0),
        .I4(adder_4__23_carry_i_7_n_0),
        .I5(\adder_3_temp_reg_n_0_[14] ),
        .O(adder_4__23_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[12] ),
        .O(adder_4__23_carry__2_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,adder_4__23_carry__3_n_1,adder_4__23_carry__3_n_2,adder_4__23_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\adder_3_temp_reg_n_0_[19] ,\adder_3_temp_reg_n_0_[18] ,\adder_3_temp_reg_n_0_[17] ,\adder_3_temp_reg_n_0_[16] }),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1_n_0,adder_4__23_carry__3_i_2_n_0,adder_4__23_carry__3_i_3_n_0,adder_4__23_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(\adder_3_temp_reg_n_0_[20] ),
        .O(adder_4__23_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .O(adder_4__23_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(\adder_3_temp_reg_n_0_[18] ),
        .O(adder_4__23_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(\adder_3_temp_reg_n_0_[17] ),
        .O(adder_4__23_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO({NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:2],adder_4__23_carry__4_n_2,adder_4__23_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_3_temp_reg_n_0_[21] ,\adder_3_temp_reg_n_0_[20] }),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1_n_0,adder_4__23_carry__4_i_2_n_0,adder_4__23_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(\adder_3_temp_reg_n_0_[23] ),
        .O(adder_4__23_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(\adder_3_temp_reg_n_0_[21] ),
        .O(adder_4__23_carry__4_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    adder_4__23_carry_i_1
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6_n_0),
        .I4(adder_4__23_carry_i_7_n_0),
        .O(sel));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(\adder_3_temp_reg_n_0_[19] ),
        .I2(\adder_3_temp_reg_n_0_[20] ),
        .I3(\adder_3_temp_reg_n_0_[21] ),
        .I4(\adder_3_temp_reg_n_0_[23] ),
        .I5(\adder_3_temp_reg_n_0_[22] ),
        .O(adder_4__23_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(\adder_3_temp_reg_n_0_[4] ),
        .O(adder_4__23_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .O(adder_4__23_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_4
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6_n_0),
        .I4(adder_4__23_carry_i_7_n_0),
        .I5(\adder_3_temp_reg_n_0_[2] ),
        .O(adder_4__23_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    adder_4__23_carry_i_5
       (.I0(\adder_3_temp_reg_n_0_[26] ),
        .I1(\adder_3_temp_reg_n_0_[24] ),
        .I2(\adder_3_temp_reg_n_0_[25] ),
        .I3(adder_4__23_carry_i_6_n_0),
        .I4(adder_4__23_carry_i_7_n_0),
        .I5(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6
       (.I0(adder_4__23_carry_i_8_n_0),
        .I1(\adder_3_temp_reg_n_0_[9] ),
        .I2(\adder_3_temp_reg_n_0_[12] ),
        .I3(\adder_3_temp_reg_n_0_[7] ),
        .I4(\adder_3_temp_reg_n_0_[10] ),
        .I5(adder_4__23_carry_i_9_n_0),
        .O(adder_4__23_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7
       (.I0(adder_4__23_carry_i_10_n_0),
        .I1(\adder_3_temp_reg_n_0_[16] ),
        .I2(\adder_3_temp_reg_n_0_[17] ),
        .I3(\adder_3_temp_reg_n_0_[14] ),
        .I4(\adder_3_temp_reg_n_0_[15] ),
        .O(adder_4__23_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(\adder_3_temp_reg_n_0_[8] ),
        .I2(\adder_3_temp_reg_n_0_[6] ),
        .I3(\adder_3_temp_reg_n_0_[5] ),
        .O(adder_4__23_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(\adder_3_temp_reg_n_0_[3] ),
        .I2(\adder_3_temp_reg_n_0_[4] ),
        .I3(\adder_3_temp_reg_n_0_[11] ),
        .I4(\adder_3_temp_reg_n_0_[1] ),
        .O(adder_4__23_carry_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(adder_0_temp),
        .Q(temp_0[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[9] ),
        .Q(temp_1[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[10] ),
        .Q(temp_1[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[0] ),
        .Q(temp_0[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[1] ),
        .Q(temp_0[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[2] ),
        .Q(temp_0[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[3] ),
        .Q(temp_0[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[4] ),
        .Q(temp_0[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[5] ),
        .Q(temp_0[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[6] ),
        .Q(temp_0[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[7] ),
        .Q(temp_0[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \concatenate_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\adder_1_temp_reg_n_0_[8] ),
        .Q(temp_0[22]),
        .R(reset_IBUF));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_1
       (.I0(NTT_in_u_IBUF[6]),
        .I1(NTT_in_d_IBUF[6]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I4(Q[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_2
       (.I0(NTT_in_u_IBUF[5]),
        .I1(NTT_in_d_IBUF[5]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I4(Q[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_3
       (.I0(NTT_in_u_IBUF[4]),
        .I1(NTT_in_d_IBUF[4]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I4(Q[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__0_i_4
       (.I0(NTT_in_u_IBUF[3]),
        .I1(NTT_in_d_IBUF[3]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I4(Q[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I2(Q[7]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[7]),
        .I5(NTT_in_u_IBUF[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[6]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[6]),
        .I5(NTT_in_u_IBUF[6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_7
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I2(Q[5]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[5]),
        .I5(NTT_in_u_IBUF[5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__0_i_8
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[4]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[4]),
        .I5(NTT_in_u_IBUF[4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 [0]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_1
       (.I0(NTT_in_u_IBUF[10]),
        .I1(NTT_in_d_IBUF[10]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I4(Q[10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_2
       (.I0(NTT_in_u_IBUF[9]),
        .I1(NTT_in_d_IBUF[9]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I4(Q[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [2]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_3
       (.I0(NTT_in_u_IBUF[8]),
        .I1(NTT_in_d_IBUF[8]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I4(Q[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__1_i_4
       (.I0(NTT_in_u_IBUF[7]),
        .I1(NTT_in_d_IBUF[7]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I4(Q[7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I2(Q[11]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[11]),
        .I5(NTT_in_u_IBUF[11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I2(Q[10]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[10]),
        .I5(NTT_in_u_IBUF[10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [2]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_7
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I2(Q[9]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[9]),
        .I5(NTT_in_u_IBUF[9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__1_i_8
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] [0]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[8]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[8]),
        .I5(NTT_in_u_IBUF[8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1
       (.I0(i___1_carry__2_i_9_n_0),
        .I1(CO),
        .O(out1_carry__1[3]));
  LUT6 #(
    .INIT(64'h04F4040400000000)) 
    i___1_carry__2_i_10
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I2(mode_IBUF),
        .I3(NTT_in_d_IBUF[12]),
        .I4(NTT_in_u_IBUF[12]),
        .I5(CO),
        .O(i___1_carry__2_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__2_i_11
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .O(i___1_carry__2_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___1_carry__2_i_13
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[12]),
        .O(i___1_carry__2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    i___1_carry__2_i_14
       (.I0(Q[12]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .O(i___1_carry__2_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA9655965596AA96)) 
    i___1_carry__2_i_2
       (.I0(i___1_carry__2_i_10_n_0),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[14]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[14]),
        .I5(NTT_in_u_IBUF[14]),
        .O(out1_carry__1[2]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    i___1_carry__2_i_3
       (.I0(NTT_in_u_IBUF[13]),
        .I1(NTT_in_d_IBUF[13]),
        .I2(mode_IBUF),
        .I3(Q[13]),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(out1_carry__1[1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry__2_i_4
       (.I0(NTT_in_u_IBUF[11]),
        .I1(NTT_in_d_IBUF[11]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I4(Q[11]),
        .O(out1_carry__1[0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__2_i_5
       (.I0(out1_carry__1[3]),
        .I1(i___1_carry__2_i_11_n_0),
        .I2(mode_IBUF),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(NTT_in_d_IBUF[15]),
        .I5(NTT_in_u_IBUF[15]),
        .O(\out_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h55595559AA595559)) 
    i___1_carry__2_i_6
       (.I0(out1_carry__1[2]),
        .I1(Q[13]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[13]),
        .I5(NTT_in_u_IBUF[13]),
        .O(\out_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h59A95959A656A6A6)) 
    i___1_carry__2_i_7
       (.I0(out1_carry__1[1]),
        .I1(i___1_carry__2_i_13_n_0),
        .I2(mode_IBUF),
        .I3(NTT_in_d_IBUF[12]),
        .I4(NTT_in_u_IBUF[12]),
        .I5(CO),
        .O(\out_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry__2_i_8
       (.I0(out1_carry__1[0]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I3(mode_IBUF),
        .I4(NTT_in_u_IBUF[12]),
        .I5(NTT_in_d_IBUF[12]),
        .O(\out_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9
       (.I0(NTT_in_u_IBUF[12]),
        .I1(NTT_in_d_IBUF[14]),
        .I2(NTT_in_u_IBUF[14]),
        .I3(NTT_in_d_IBUF[12]),
        .I4(mode_IBUF),
        .I5(i___1_carry__2_i_14_n_0),
        .O(i___1_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1
       (.I0(NTT_in_u_IBUF[17]),
        .I1(NTT_in_d_IBUF[18]),
        .I2(NTT_in_u_IBUF[18]),
        .I3(NTT_in_d_IBUF[17]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_9_n_0),
        .O(\NTT_in_u[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_10
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(i___1_carry__3_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_11
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(i___1_carry__3_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__3_i_12
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(i___1_carry__3_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_13
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(i___1_carry__3_i_13_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15
       (.I0(NTT_in_u_IBUF[17]),
        .I1(NTT_in_d_IBUF[17]),
        .I2(NTT_in_u_IBUF[18]),
        .I3(NTT_in_d_IBUF[18]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_19_n_0),
        .O(i___1_carry__3_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__3_i_16
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(i___1_carry__3_i_16_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18
       (.I0(NTT_in_u_IBUF[15]),
        .I1(NTT_in_d_IBUF[15]),
        .I2(NTT_in_u_IBUF[16]),
        .I3(NTT_in_d_IBUF[16]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_20_n_0),
        .O(i___1_carry__3_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_19
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(i___1_carry__3_i_19_n_0));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2
       (.I0(NTT_in_u_IBUF[17]),
        .I1(NTT_in_d_IBUF[16]),
        .I2(NTT_in_u_IBUF[16]),
        .I3(NTT_in_d_IBUF[17]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_10_n_0),
        .O(\NTT_in_u[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__3_i_20
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .O(i___1_carry__3_i_20_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3
       (.I0(NTT_in_u_IBUF[15]),
        .I1(NTT_in_d_IBUF[16]),
        .I2(NTT_in_u_IBUF[16]),
        .I3(NTT_in_d_IBUF[15]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_11_n_0),
        .O(\NTT_in_u[17] [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4
       (.I0(NTT_in_u_IBUF[15]),
        .I1(NTT_in_d_IBUF[14]),
        .I2(NTT_in_u_IBUF[14]),
        .I3(NTT_in_d_IBUF[15]),
        .I4(mode_IBUF),
        .I5(i___1_carry__3_i_12_n_0),
        .O(\NTT_in_u[17] [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5
       (.I0(\NTT_in_u[17] [3]),
        .I1(i___1_carry__3_i_13_n_0),
        .I2(mode_IBUF),
        .I3(\_inferred__1/i___1_carry__3_0 ),
        .I4(NTT_in_d_IBUF[19]),
        .I5(NTT_in_u_IBUF[19]),
        .O(\out_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6
       (.I0(\NTT_in_u[17] [2]),
        .I1(i___1_carry__3_i_15_n_0),
        .O(\out_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7
       (.I0(\NTT_in_u[17] [1]),
        .I1(i___1_carry__3_i_16_n_0),
        .I2(mode_IBUF),
        .I3(\_inferred__1/i___1_carry__3 ),
        .I4(NTT_in_d_IBUF[17]),
        .I5(NTT_in_u_IBUF[17]),
        .O(\out_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8
       (.I0(\NTT_in_u[17] [0]),
        .I1(i___1_carry__3_i_18_n_0),
        .O(\out_reg[19]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__3_i_9
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .O(i___1_carry__3_i_9_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1
       (.I0(NTT_in_u_IBUF[19]),
        .I1(NTT_in_d_IBUF[20]),
        .I2(NTT_in_u_IBUF[20]),
        .I3(NTT_in_d_IBUF[19]),
        .I4(mode_IBUF),
        .I5(i___1_carry__4_i_6_n_0),
        .O(\NTT_in_u[19] [1]));
  LUT4 #(
    .INIT(16'h9969)) 
    i___1_carry__4_i_10
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .O(i___1_carry__4_i_10_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_12
       (.I0(NTT_in_u_IBUF[19]),
        .I1(NTT_in_d_IBUF[19]),
        .I2(NTT_in_u_IBUF[20]),
        .I3(NTT_in_d_IBUF[20]),
        .I4(mode_IBUF),
        .I5(i___1_carry__4_i_13_n_0),
        .O(i___1_carry__4_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    i___1_carry__4_i_13
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .O(i___1_carry__4_i_13_n_0));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2
       (.I0(NTT_in_u_IBUF[19]),
        .I1(NTT_in_d_IBUF[18]),
        .I2(NTT_in_u_IBUF[18]),
        .I3(NTT_in_d_IBUF[19]),
        .I4(mode_IBUF),
        .I5(i___1_carry__4_i_7_n_0),
        .O(\NTT_in_u[19] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_3
       (.I0(\_inferred__1/i___1_carry__4 ),
        .I1(mode_IBUF),
        .I2(i___1_carry__4_i_9_n_0),
        .O(mode[2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4
       (.I0(\NTT_in_u[19] [1]),
        .I1(i___1_carry__4_i_10_n_0),
        .I2(mode_IBUF),
        .I3(\_inferred__1/i___1_carry__4_0 ),
        .I4(NTT_in_d_IBUF[21]),
        .I5(NTT_in_u_IBUF[21]),
        .O(mode[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5
       (.I0(\NTT_in_u[19] [0]),
        .I1(i___1_carry__4_i_12_n_0),
        .O(mode[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    i___1_carry__4_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .O(i___1_carry__4_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h51A2)) 
    i___1_carry__4_i_7
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .O(i___1_carry__4_i_7_n_0));
  LUT6 #(
    .INIT(64'h9699969699699999)) 
    i___1_carry__4_i_9
       (.I0(Q[22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .I2(Q[21]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .I4(Q[20]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .O(i___1_carry__4_i_9_n_0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    i___1_carry_i_1
       (.I0(NTT_in_u_IBUF[2]),
        .I1(NTT_in_d_IBUF[2]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I4(Q[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2
       (.I0(CO),
        .I1(NTT_in_u_IBUF[1]),
        .I2(NTT_in_d_IBUF[1]),
        .I3(mode_IBUF),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I5(Q[1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3
       (.I0(CO),
        .I1(NTT_in_u_IBUF[0]),
        .I2(NTT_in_d_IBUF[0]),
        .I3(mode_IBUF),
        .I4(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I5(Q[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I2(Q[3]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[3]),
        .I5(NTT_in_u_IBUF[3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 [3]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[2]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[2]),
        .I5(NTT_in_u_IBUF[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]),
        .I1(i___1_carry_i_8_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7
       (.I0(CO),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(mode_IBUF),
        .I4(NTT_in_d_IBUF[0]),
        .I5(NTT_in_u_IBUF[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8
       (.I0(CO),
        .I1(NTT_in_d_IBUF[1]),
        .I2(NTT_in_u_IBUF[1]),
        .I3(mode_IBUF),
        .I4(Q[1]),
        .I5(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .O(i___1_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1
       (.I0(NTT_in_u_IBUF[15]),
        .I1(NTT_in_d_IBUF[14]),
        .I2(NTT_in_u_IBUF[14]),
        .I3(NTT_in_d_IBUF[15]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_9_n_0),
        .O(\NTT_in_u[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_10
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(out1_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_11
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(out1_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_12
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(out1_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_13
       (.I0(Q[15]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I2(Q[14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(out1_carry__0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_14
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .O(out1_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_15
       (.I0(Q[11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I2(Q[10]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .O(out1_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__0_i_16
       (.I0(Q[9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I2(Q[8]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .O(out1_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2
       (.I0(NTT_in_u_IBUF[13]),
        .I1(NTT_in_d_IBUF[12]),
        .I2(NTT_in_u_IBUF[12]),
        .I3(NTT_in_d_IBUF[13]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_10_n_0),
        .O(\NTT_in_u[15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3
       (.I0(NTT_in_u_IBUF[11]),
        .I1(NTT_in_d_IBUF[10]),
        .I2(NTT_in_u_IBUF[10]),
        .I3(NTT_in_d_IBUF[11]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_11_n_0),
        .O(\NTT_in_u[15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4
       (.I0(NTT_in_u_IBUF[9]),
        .I1(NTT_in_d_IBUF[8]),
        .I2(NTT_in_u_IBUF[8]),
        .I3(NTT_in_d_IBUF[9]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_12_n_0),
        .O(\NTT_in_u[15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5
       (.I0(NTT_in_u_IBUF[15]),
        .I1(NTT_in_d_IBUF[14]),
        .I2(NTT_in_u_IBUF[14]),
        .I3(NTT_in_d_IBUF[15]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_13_n_0),
        .O(\NTT_in_u[15] [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6
       (.I0(NTT_in_u_IBUF[13]),
        .I1(NTT_in_u_IBUF[12]),
        .I2(NTT_in_d_IBUF[12]),
        .I3(NTT_in_d_IBUF[13]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_14_n_0),
        .O(\NTT_in_u[15] [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7
       (.I0(NTT_in_u_IBUF[11]),
        .I1(NTT_in_d_IBUF[10]),
        .I2(NTT_in_u_IBUF[10]),
        .I3(NTT_in_d_IBUF[11]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_15_n_0),
        .O(\NTT_in_u[15] [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8
       (.I0(NTT_in_u_IBUF[9]),
        .I1(NTT_in_d_IBUF[8]),
        .I2(NTT_in_u_IBUF[8]),
        .I3(NTT_in_d_IBUF[9]),
        .I4(mode_IBUF),
        .I5(out1_carry__0_i_16_n_0),
        .O(\NTT_in_u[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__0_i_9
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .O(out1_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    out1_carry__1_i_1
       (.I0(NTT_in_u_IBUF[22]),
        .I1(NTT_in_d_IBUF[22]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .I4(Q[22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_10
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .O(out1_carry__1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_11
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(out1_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_12
       (.I0(Q[21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .I2(Q[20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .O(out1_carry__1_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_13
       (.I0(Q[19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I2(Q[18]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .O(out1_carry__1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry__1_i_14
       (.I0(Q[17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I2(Q[16]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .O(out1_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2
       (.I0(NTT_in_u_IBUF[21]),
        .I1(NTT_in_d_IBUF[20]),
        .I2(NTT_in_u_IBUF[20]),
        .I3(NTT_in_d_IBUF[21]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_9_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3
       (.I0(NTT_in_u_IBUF[19]),
        .I1(NTT_in_d_IBUF[18]),
        .I2(NTT_in_u_IBUF[18]),
        .I3(NTT_in_d_IBUF[19]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_10_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4
       (.I0(NTT_in_u_IBUF[17]),
        .I1(NTT_in_d_IBUF[16]),
        .I2(NTT_in_u_IBUF[16]),
        .I3(NTT_in_d_IBUF[17]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_11_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    out1_carry__1_i_5
       (.I0(Q[22]),
        .I1(NTT_in_d_IBUF[22]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .I3(mode_IBUF),
        .I4(NTT_in_u_IBUF[22]),
        .O(\out_reg[22]_0 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6
       (.I0(NTT_in_u_IBUF[21]),
        .I1(NTT_in_d_IBUF[20]),
        .I2(NTT_in_u_IBUF[20]),
        .I3(NTT_in_d_IBUF[21]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_12_n_0),
        .O(\out_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7
       (.I0(NTT_in_u_IBUF[19]),
        .I1(NTT_in_d_IBUF[18]),
        .I2(NTT_in_u_IBUF[18]),
        .I3(NTT_in_d_IBUF[19]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_13_n_0),
        .O(\out_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8
       (.I0(NTT_in_u_IBUF[17]),
        .I1(NTT_in_d_IBUF[16]),
        .I2(NTT_in_u_IBUF[16]),
        .I3(NTT_in_d_IBUF[17]),
        .I4(mode_IBUF),
        .I5(out1_carry__1_i_14_n_0),
        .O(\out_reg[22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry__1_i_9
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .O(out1_carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1
       (.I0(NTT_in_u_IBUF[7]),
        .I1(NTT_in_d_IBUF[6]),
        .I2(NTT_in_u_IBUF[6]),
        .I3(NTT_in_d_IBUF[7]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_9_n_0),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_10
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .O(out1_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_11
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .O(out1_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .O(out1_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_13
       (.I0(Q[7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I2(Q[6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .O(out1_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_14
       (.I0(Q[5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I2(Q[4]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .O(out1_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_15
       (.I0(Q[3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I2(Q[2]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .O(out1_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    out1_carry_i_16
       (.I0(Q[1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .O(out1_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_2
       (.I0(NTT_in_u_IBUF[5]),
        .I1(NTT_in_d_IBUF[4]),
        .I2(NTT_in_u_IBUF[4]),
        .I3(NTT_in_d_IBUF[5]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_10_n_0),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_3
       (.I0(NTT_in_u_IBUF[3]),
        .I1(NTT_in_d_IBUF[2]),
        .I2(NTT_in_u_IBUF[2]),
        .I3(NTT_in_d_IBUF[3]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_11_n_0),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4
       (.I0(NTT_in_d_IBUF[1]),
        .I1(NTT_in_d_IBUF[0]),
        .I2(NTT_in_u_IBUF[0]),
        .I3(NTT_in_u_IBUF[1]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_12_n_0),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h7510FFFF75100000)) 
    out1_carry_i_4__0
       (.I0(RU_1_out_data_d[1]),
        .I1(RU_1_out_data_d[0]),
        .I2(RU_1_out_data_u[0]),
        .I3(RU_1_out_data_u[1]),
        .I4(mode_IBUF),
        .I5(out1_carry),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][0] ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5
       (.I0(NTT_in_u_IBUF[7]),
        .I1(NTT_in_d_IBUF[6]),
        .I2(NTT_in_u_IBUF[6]),
        .I3(NTT_in_d_IBUF[7]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_13_n_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6
       (.I0(NTT_in_u_IBUF[5]),
        .I1(NTT_in_d_IBUF[4]),
        .I2(NTT_in_u_IBUF[4]),
        .I3(NTT_in_d_IBUF[5]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_14_n_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7
       (.I0(NTT_in_u_IBUF[3]),
        .I1(NTT_in_d_IBUF[2]),
        .I2(NTT_in_u_IBUF[2]),
        .I3(NTT_in_d_IBUF[3]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_15_n_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8
       (.I0(NTT_in_d_IBUF[1]),
        .I1(NTT_in_d_IBUF[0]),
        .I2(NTT_in_u_IBUF[0]),
        .I3(NTT_in_u_IBUF[1]),
        .I4(mode_IBUF),
        .I5(out1_carry_i_16_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_8__0
       (.I0(RU_1_out_data_d[1]),
        .I1(RU_1_out_data_d[0]),
        .I2(RU_1_out_data_u[0]),
        .I3(RU_1_out_data_u[1]),
        .I4(mode_IBUF),
        .I5(out1_carry_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    out1_carry_i_9
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I3(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .O(out1_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \out[0]_i_1 
       (.I0(adder_4__91[23]),
        .I1(\adder_3_temp_reg_n_0_[0] ),
        .O(\out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[10]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[10] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[10]),
        .O(\out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[11]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[11] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[11]),
        .O(\out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[12]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[12] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[12]),
        .O(\out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[13]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[13] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[13]),
        .O(\out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[14]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[14] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[14]),
        .O(\out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[15]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[15] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[15]),
        .O(\out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[16]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[16] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[16]),
        .O(\out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[17]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[17] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[17]),
        .O(\out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[18]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[18] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[18]),
        .O(\out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[19]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[19] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[19]),
        .O(\out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[1] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[1]),
        .O(\out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[20]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[20] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[20]),
        .O(\out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[21]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[21] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[21]),
        .O(\out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[22]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[22] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[22]),
        .O(\out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[2] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[2]),
        .O(\out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[3] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[3]),
        .O(\out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[4] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[4]),
        .O(\out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[5] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[5]),
        .O(\out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[6] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[6]),
        .O(\out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[7] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[7]),
        .O(\out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[8]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[8] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[8]),
        .O(\out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[9]_i_1 
       (.I0(\adder_3_temp_reg_n_0_[9] ),
        .I1(adder_4__91[23]),
        .I2(adder_4__91[9]),
        .O(\out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\out[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[0]),
        .I1(mode_IBUF),
        .I2(sub_out[0]),
        .O(BU_0_out_data_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[10]),
        .I1(mode_IBUF),
        .I2(sub_out[10]),
        .O(BU_0_out_data_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[11]),
        .I1(mode_IBUF),
        .I2(sub_out[11]),
        .O(BU_0_out_data_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[12]),
        .I1(mode_IBUF),
        .I2(sub_out[12]),
        .O(BU_0_out_data_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[13]),
        .I1(mode_IBUF),
        .I2(sub_out[13]),
        .O(BU_0_out_data_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[14]),
        .I1(mode_IBUF),
        .I2(sub_out[14]),
        .O(BU_0_out_data_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[15]),
        .I1(mode_IBUF),
        .I2(sub_out[15]),
        .O(BU_0_out_data_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[16]),
        .I1(mode_IBUF),
        .I2(sub_out[16]),
        .O(BU_0_out_data_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[17]),
        .I1(mode_IBUF),
        .I2(sub_out[17]),
        .O(BU_0_out_data_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[18]),
        .I1(mode_IBUF),
        .I2(sub_out[18]),
        .O(BU_0_out_data_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[19]),
        .I1(mode_IBUF),
        .I2(sub_out[19]),
        .O(BU_0_out_data_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[1]),
        .I1(mode_IBUF),
        .I2(sub_out[1]),
        .O(BU_0_out_data_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[20]),
        .I1(mode_IBUF),
        .I2(sub_out[20]),
        .O(BU_0_out_data_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[21]),
        .I1(mode_IBUF),
        .I2(sub_out[21]),
        .O(BU_0_out_data_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[22]),
        .I1(mode_IBUF),
        .I2(sub_out[22]),
        .O(BU_0_out_data_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[2]),
        .I1(mode_IBUF),
        .I2(sub_out[2]),
        .O(BU_0_out_data_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[3]),
        .I1(mode_IBUF),
        .I2(sub_out[3]),
        .O(BU_0_out_data_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[4]),
        .I1(mode_IBUF),
        .I2(sub_out[4]),
        .O(BU_0_out_data_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[5]),
        .I1(mode_IBUF),
        .I2(sub_out[5]),
        .O(BU_0_out_data_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[6]),
        .I1(mode_IBUF),
        .I2(sub_out[6]),
        .O(BU_0_out_data_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[7]),
        .I1(mode_IBUF),
        .I2(sub_out[7]),
        .O(BU_0_out_data_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[8]),
        .I1(mode_IBUF),
        .I2(sub_out[8]),
        .O(BU_0_out_data_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(Q[9]),
        .I1(mode_IBUF),
        .I2(sub_out[9]),
        .O(BU_0_out_data_d[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [10]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[9]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][10] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [11]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[10]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][11] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [12]),
        .I1(O[0]),
        .I2(a_mul_b0_0[4]),
        .I3(a_mul_b0_0[0]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][12] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [13]),
        .I1(O[1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[11]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][13] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [14]),
        .I1(O[2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[12]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][14] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [15]),
        .I1(O[3]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[13]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][15] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [16]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]),
        .I2(a_mul_b0_0[4]),
        .I3(a_mul_b0_0[1]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][16] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [17]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[14]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][17] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [18]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_mul_b0_0[2]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][18] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [19]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[15]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][19] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [1]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[0]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [20]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]),
        .I2(a_mul_b0_0[4]),
        .I3(a_mul_b0_0[3]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][20] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [21]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[16]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][21] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [22]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[17]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][22] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [2]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[1]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][2] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [3]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[2]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][3] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [4]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[3]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][4] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [5]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[4]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][5] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [6]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[5]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][6] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [7]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[6]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][7] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [8]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[7]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][8] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [9]),
        .I1(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]),
        .I2(a_mul_b0_0[4]),
        .I3(a_plus_b_minus_q[8]),
        .I4(switch),
        .O(\shift_registers_d[63].shift_reg_d_reg[63][9] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [0]),
        .Q(x_temp[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [10]),
        .Q(x_temp[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [11]),
        .Q(x_temp[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [12]),
        .Q(x_temp[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [13]),
        .Q(x_temp[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [14]),
        .Q(x_temp[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [15]),
        .Q(x_temp[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [16]),
        .Q(x_temp[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[0]),
        .Q(x_temp[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[1]),
        .Q(x_temp[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[2]),
        .Q(x_temp[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [1]),
        .Q(x_temp[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[3]),
        .Q(x_temp[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[4]),
        .Q(x_temp[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(P[5]),
        .Q(x_temp[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [2]),
        .Q(x_temp[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [3]),
        .Q(x_temp[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [4]),
        .Q(x_temp[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [5]),
        .Q(x_temp[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [6]),
        .Q(x_temp[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [7]),
        .Q(x_temp[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [8]),
        .Q(x_temp[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \x_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\x_temp_reg[16]_0 [9]),
        .Q(x_temp[9]),
        .R(reset_IBUF));
endmodule

(* BIT_LEN = "23" *) (* INTT_mode = "1'b1" *) (* NTT_mode = "1'b0" *) 
(* depth_1 = "64" *) (* depth_2 = "32" *) (* depth_3 = "16" *) 
(* depth_4 = "8" *) (* depth_5 = "4" *) (* depth_6 = "2" *) 
(* depth_7 = "1" *) 
(* NotValidForBitStream *)
module NTT
   (clk,
    reset,
    mode,
    i_valid,
    i_ready,
    NTT_in_u,
    NTT_in_d,
    NTT_out_u,
    NTT_out_d,
    NTT_addr_u,
    NTT_addr_d,
    o_valid,
    o_ready,
    done);
  input clk;
  input reset;
  input mode;
  input i_valid;
  output i_ready;
  input [22:0]NTT_in_u;
  input [22:0]NTT_in_d;
  output [22:0]NTT_out_u;
  output [22:0]NTT_out_d;
  output [7:0]NTT_addr_u;
  output [7:0]NTT_addr_d;
  output o_valid;
  input o_ready;
  output done;

  wire BU_0_n_10;
  wire BU_0_n_35;
  wire BU_0_n_36;
  wire BU_0_n_37;
  wire BU_0_n_38;
  wire BU_0_n_39;
  wire BU_0_n_40;
  wire BU_0_n_41;
  wire BU_0_n_42;
  wire BU_0_n_43;
  wire BU_0_n_44;
  wire BU_0_n_45;
  wire BU_0_n_46;
  wire BU_0_n_47;
  wire BU_0_n_48;
  wire BU_0_n_49;
  wire BU_0_n_50;
  wire BU_0_n_51;
  wire BU_0_n_52;
  wire BU_0_n_53;
  wire BU_0_n_54;
  wire BU_0_n_55;
  wire BU_0_n_56;
  wire BU_0_n_57;
  wire BU_0_n_6;
  wire BU_0_n_7;
  wire BU_0_n_8;
  wire BU_0_n_81;
  wire BU_0_n_82;
  wire BU_0_n_9;
  wire BU_0_o_valid;
  wire [22:0]BU_0_out_data_d;
  wire BU_1_n_10;
  wire BU_1_n_100;
  wire BU_1_n_101;
  wire BU_1_n_102;
  wire BU_1_n_103;
  wire BU_1_n_104;
  wire BU_1_n_105;
  wire BU_1_n_106;
  wire BU_1_n_107;
  wire BU_1_n_108;
  wire BU_1_n_109;
  wire BU_1_n_11;
  wire BU_1_n_110;
  wire BU_1_n_12;
  wire BU_1_n_13;
  wire BU_1_n_134;
  wire BU_1_n_135;
  wire BU_1_n_136;
  wire BU_1_n_14;
  wire BU_1_n_19;
  wire BU_1_n_20;
  wire BU_1_n_21;
  wire BU_1_n_22;
  wire BU_1_n_23;
  wire BU_1_n_27;
  wire BU_1_n_28;
  wire BU_1_n_29;
  wire BU_1_n_30;
  wire BU_1_n_31;
  wire BU_1_n_32;
  wire BU_1_n_33;
  wire BU_1_n_34;
  wire BU_1_n_35;
  wire BU_1_n_36;
  wire BU_1_n_37;
  wire BU_1_n_38;
  wire BU_1_n_39;
  wire BU_1_n_40;
  wire BU_1_n_41;
  wire BU_1_n_42;
  wire BU_1_n_43;
  wire BU_1_n_44;
  wire BU_1_n_45;
  wire BU_1_n_46;
  wire BU_1_n_47;
  wire BU_1_n_48;
  wire BU_1_n_49;
  wire BU_1_n_50;
  wire BU_1_n_51;
  wire BU_1_n_52;
  wire BU_1_n_53;
  wire BU_1_n_54;
  wire BU_1_n_55;
  wire BU_1_n_56;
  wire BU_1_n_57;
  wire BU_1_n_58;
  wire BU_1_n_59;
  wire BU_1_n_60;
  wire BU_1_n_61;
  wire BU_1_n_62;
  wire BU_1_n_63;
  wire BU_1_n_87;
  wire BU_1_n_88;
  wire BU_1_n_89;
  wire BU_1_n_90;
  wire BU_1_n_91;
  wire BU_1_n_92;
  wire BU_1_n_93;
  wire BU_1_n_94;
  wire BU_1_n_95;
  wire BU_1_n_96;
  wire BU_1_n_97;
  wire BU_1_n_98;
  wire BU_1_n_99;
  wire BU_1_o_valid;
  wire [22:0]BU_1_out_data_d;
  wire BU_2_n_10;
  wire BU_2_n_100;
  wire BU_2_n_101;
  wire BU_2_n_102;
  wire BU_2_n_103;
  wire BU_2_n_104;
  wire BU_2_n_105;
  wire BU_2_n_106;
  wire BU_2_n_107;
  wire BU_2_n_11;
  wire BU_2_n_12;
  wire BU_2_n_13;
  wire BU_2_n_131;
  wire BU_2_n_132;
  wire BU_2_n_133;
  wire BU_2_n_134;
  wire BU_2_n_14;
  wire BU_2_n_19;
  wire BU_2_n_23;
  wire BU_2_n_24;
  wire BU_2_n_25;
  wire BU_2_n_26;
  wire BU_2_n_27;
  wire BU_2_n_28;
  wire BU_2_n_29;
  wire BU_2_n_30;
  wire BU_2_n_31;
  wire BU_2_n_32;
  wire BU_2_n_33;
  wire BU_2_n_34;
  wire BU_2_n_35;
  wire BU_2_n_36;
  wire BU_2_n_37;
  wire BU_2_n_38;
  wire BU_2_n_39;
  wire BU_2_n_40;
  wire BU_2_n_41;
  wire BU_2_n_42;
  wire BU_2_n_43;
  wire BU_2_n_44;
  wire BU_2_n_45;
  wire BU_2_n_46;
  wire BU_2_n_47;
  wire BU_2_n_48;
  wire BU_2_n_49;
  wire BU_2_n_50;
  wire BU_2_n_51;
  wire BU_2_n_52;
  wire BU_2_n_53;
  wire BU_2_n_54;
  wire BU_2_n_55;
  wire BU_2_n_56;
  wire BU_2_n_57;
  wire BU_2_n_58;
  wire BU_2_n_59;
  wire BU_2_n_83;
  wire BU_2_n_84;
  wire BU_2_n_85;
  wire BU_2_n_86;
  wire BU_2_n_87;
  wire BU_2_n_88;
  wire BU_2_n_89;
  wire BU_2_n_90;
  wire BU_2_n_91;
  wire BU_2_n_92;
  wire BU_2_n_93;
  wire BU_2_n_94;
  wire BU_2_n_95;
  wire BU_2_n_96;
  wire BU_2_n_97;
  wire BU_2_n_98;
  wire BU_2_n_99;
  wire BU_2_o_valid;
  wire [22:0]BU_2_out_data_d;
  wire BU_3_n_10;
  wire BU_3_n_100;
  wire BU_3_n_101;
  wire BU_3_n_102;
  wire BU_3_n_103;
  wire BU_3_n_104;
  wire BU_3_n_105;
  wire BU_3_n_106;
  wire BU_3_n_107;
  wire BU_3_n_11;
  wire BU_3_n_12;
  wire BU_3_n_13;
  wire BU_3_n_131;
  wire BU_3_n_132;
  wire BU_3_n_133;
  wire BU_3_n_134;
  wire BU_3_n_14;
  wire BU_3_n_19;
  wire BU_3_n_23;
  wire BU_3_n_24;
  wire BU_3_n_25;
  wire BU_3_n_26;
  wire BU_3_n_27;
  wire BU_3_n_28;
  wire BU_3_n_29;
  wire BU_3_n_30;
  wire BU_3_n_31;
  wire BU_3_n_32;
  wire BU_3_n_33;
  wire BU_3_n_34;
  wire BU_3_n_35;
  wire BU_3_n_36;
  wire BU_3_n_37;
  wire BU_3_n_38;
  wire BU_3_n_39;
  wire BU_3_n_40;
  wire BU_3_n_41;
  wire BU_3_n_42;
  wire BU_3_n_43;
  wire BU_3_n_44;
  wire BU_3_n_45;
  wire BU_3_n_46;
  wire BU_3_n_47;
  wire BU_3_n_48;
  wire BU_3_n_49;
  wire BU_3_n_50;
  wire BU_3_n_51;
  wire BU_3_n_52;
  wire BU_3_n_53;
  wire BU_3_n_54;
  wire BU_3_n_55;
  wire BU_3_n_56;
  wire BU_3_n_57;
  wire BU_3_n_58;
  wire BU_3_n_59;
  wire BU_3_n_83;
  wire BU_3_n_84;
  wire BU_3_n_85;
  wire BU_3_n_86;
  wire BU_3_n_87;
  wire BU_3_n_88;
  wire BU_3_n_89;
  wire BU_3_n_90;
  wire BU_3_n_91;
  wire BU_3_n_92;
  wire BU_3_n_93;
  wire BU_3_n_94;
  wire BU_3_n_95;
  wire BU_3_n_96;
  wire BU_3_n_97;
  wire BU_3_n_98;
  wire BU_3_n_99;
  wire BU_3_o_valid;
  wire [22:0]BU_3_out_data_d;
  wire BU_4_n_10;
  wire BU_4_n_100;
  wire BU_4_n_101;
  wire BU_4_n_102;
  wire BU_4_n_103;
  wire BU_4_n_104;
  wire BU_4_n_105;
  wire BU_4_n_106;
  wire BU_4_n_11;
  wire BU_4_n_12;
  wire BU_4_n_13;
  wire BU_4_n_130;
  wire BU_4_n_131;
  wire BU_4_n_132;
  wire BU_4_n_133;
  wire BU_4_n_14;
  wire BU_4_n_22;
  wire BU_4_n_23;
  wire BU_4_n_24;
  wire BU_4_n_25;
  wire BU_4_n_26;
  wire BU_4_n_27;
  wire BU_4_n_28;
  wire BU_4_n_29;
  wire BU_4_n_30;
  wire BU_4_n_31;
  wire BU_4_n_32;
  wire BU_4_n_33;
  wire BU_4_n_34;
  wire BU_4_n_35;
  wire BU_4_n_36;
  wire BU_4_n_37;
  wire BU_4_n_38;
  wire BU_4_n_39;
  wire BU_4_n_40;
  wire BU_4_n_41;
  wire BU_4_n_42;
  wire BU_4_n_43;
  wire BU_4_n_44;
  wire BU_4_n_45;
  wire BU_4_n_46;
  wire BU_4_n_47;
  wire BU_4_n_48;
  wire BU_4_n_49;
  wire BU_4_n_50;
  wire BU_4_n_51;
  wire BU_4_n_52;
  wire BU_4_n_53;
  wire BU_4_n_54;
  wire BU_4_n_55;
  wire BU_4_n_56;
  wire BU_4_n_57;
  wire BU_4_n_58;
  wire BU_4_n_82;
  wire BU_4_n_83;
  wire BU_4_n_84;
  wire BU_4_n_85;
  wire BU_4_n_86;
  wire BU_4_n_87;
  wire BU_4_n_88;
  wire BU_4_n_89;
  wire BU_4_n_90;
  wire BU_4_n_91;
  wire BU_4_n_92;
  wire BU_4_n_93;
  wire BU_4_n_94;
  wire BU_4_n_95;
  wire BU_4_n_96;
  wire BU_4_n_97;
  wire BU_4_n_98;
  wire BU_4_n_99;
  wire BU_4_o_valid;
  wire [22:0]BU_4_out_data_d;
  wire BU_5_n_10;
  wire BU_5_n_100;
  wire BU_5_n_101;
  wire BU_5_n_102;
  wire BU_5_n_103;
  wire BU_5_n_104;
  wire BU_5_n_105;
  wire BU_5_n_106;
  wire BU_5_n_11;
  wire BU_5_n_12;
  wire BU_5_n_13;
  wire BU_5_n_130;
  wire BU_5_n_131;
  wire BU_5_n_132;
  wire BU_5_n_133;
  wire BU_5_n_14;
  wire BU_5_n_22;
  wire BU_5_n_23;
  wire BU_5_n_24;
  wire BU_5_n_25;
  wire BU_5_n_26;
  wire BU_5_n_27;
  wire BU_5_n_28;
  wire BU_5_n_29;
  wire BU_5_n_30;
  wire BU_5_n_31;
  wire BU_5_n_32;
  wire BU_5_n_33;
  wire BU_5_n_34;
  wire BU_5_n_35;
  wire BU_5_n_36;
  wire BU_5_n_37;
  wire BU_5_n_38;
  wire BU_5_n_39;
  wire BU_5_n_40;
  wire BU_5_n_41;
  wire BU_5_n_42;
  wire BU_5_n_43;
  wire BU_5_n_44;
  wire BU_5_n_45;
  wire BU_5_n_46;
  wire BU_5_n_47;
  wire BU_5_n_48;
  wire BU_5_n_49;
  wire BU_5_n_50;
  wire BU_5_n_51;
  wire BU_5_n_52;
  wire BU_5_n_53;
  wire BU_5_n_54;
  wire BU_5_n_55;
  wire BU_5_n_56;
  wire BU_5_n_57;
  wire BU_5_n_58;
  wire BU_5_n_82;
  wire BU_5_n_83;
  wire BU_5_n_84;
  wire BU_5_n_85;
  wire BU_5_n_86;
  wire BU_5_n_87;
  wire BU_5_n_88;
  wire BU_5_n_89;
  wire BU_5_n_90;
  wire BU_5_n_91;
  wire BU_5_n_92;
  wire BU_5_n_93;
  wire BU_5_n_94;
  wire BU_5_n_95;
  wire BU_5_n_96;
  wire BU_5_n_97;
  wire BU_5_n_98;
  wire BU_5_n_99;
  wire BU_5_o_valid;
  wire [22:0]BU_5_out_data_d;
  wire BU_6_n_10;
  wire BU_6_n_104;
  wire BU_6_n_105;
  wire BU_6_n_106;
  wire BU_6_n_107;
  wire BU_6_n_11;
  wire BU_6_n_12;
  wire BU_6_n_13;
  wire BU_6_n_131;
  wire BU_6_n_132;
  wire BU_6_n_133;
  wire BU_6_n_134;
  wire BU_6_n_14;
  wire BU_6_n_22;
  wire BU_6_n_23;
  wire BU_6_n_24;
  wire BU_6_n_25;
  wire BU_6_n_26;
  wire BU_6_n_27;
  wire BU_6_n_28;
  wire BU_6_n_29;
  wire BU_6_n_30;
  wire BU_6_n_31;
  wire BU_6_n_32;
  wire BU_6_n_33;
  wire BU_6_n_34;
  wire BU_6_n_35;
  wire BU_6_n_36;
  wire BU_6_n_37;
  wire BU_6_n_38;
  wire BU_6_n_39;
  wire BU_6_n_40;
  wire BU_6_n_41;
  wire BU_6_n_42;
  wire BU_6_n_43;
  wire BU_6_n_44;
  wire BU_6_n_45;
  wire BU_6_n_46;
  wire BU_6_n_47;
  wire BU_6_n_48;
  wire BU_6_n_49;
  wire BU_6_n_50;
  wire BU_6_n_51;
  wire BU_6_n_52;
  wire BU_6_n_53;
  wire BU_6_n_54;
  wire BU_6_n_55;
  wire BU_6_n_56;
  wire BU_6_n_57;
  wire BU_6_n_58;
  wire BU_6_o_valid;
  wire [22:0]BU_6_out_data_d;
  wire BU_7_n_12;
  wire BU_7_n_13;
  wire BU_7_n_14;
  wire BU_7_n_15;
  wire BU_7_n_16;
  wire BU_7_n_17;
  wire BU_7_n_18;
  wire BU_7_n_19;
  wire BU_7_n_20;
  wire BU_7_n_21;
  wire BU_7_n_22;
  wire BU_7_n_23;
  wire BU_7_n_24;
  wire BU_7_n_25;
  wire BU_7_n_26;
  wire BU_7_n_27;
  wire BU_7_n_28;
  wire BU_7_n_29;
  wire BU_7_n_30;
  wire BU_7_n_31;
  wire BU_7_n_32;
  wire BU_7_n_33;
  wire BU_7_n_34;
  wire BU_7_n_35;
  wire BU_7_n_36;
  wire BU_7_n_37;
  wire BU_7_n_38;
  wire BU_7_n_39;
  wire BU_7_n_40;
  wire BU_7_n_41;
  wire BU_7_n_42;
  wire BU_7_n_43;
  wire BU_7_n_44;
  wire BU_7_n_45;
  wire BU_7_n_46;
  wire BU_7_n_47;
  wire BU_7_n_48;
  wire CONTR_2_n_15;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_13 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_18 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_23 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_28 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_3 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_8 ;
  wire [7:0]NTT_addr_d;
  wire [7:0]NTT_addr_u;
  wire [22:0]NTT_in_d;
  wire [22:0]NTT_in_d_IBUF;
  wire [22:0]NTT_in_u;
  wire [22:0]NTT_in_u_IBUF;
  wire [22:0]NTT_out_d;
  wire [22:0]NTT_out_d_OBUF;
  wire [22:0]NTT_out_u;
  wire [22:0]NTT_out_u_OBUF;
  wire RU_1_n_1;
  wire RU_1_n_100;
  wire RU_1_n_101;
  wire RU_1_n_2;
  wire RU_1_n_3;
  wire RU_1_n_4;
  wire RU_1_n_5;
  wire RU_1_n_54;
  wire RU_1_n_55;
  wire RU_1_n_56;
  wire RU_1_n_57;
  wire RU_1_n_58;
  wire RU_1_n_59;
  wire RU_1_n_6;
  wire RU_1_n_60;
  wire RU_1_n_61;
  wire RU_1_n_62;
  wire RU_1_n_63;
  wire RU_1_n_64;
  wire RU_1_n_65;
  wire RU_1_n_66;
  wire RU_1_n_67;
  wire RU_1_n_68;
  wire RU_1_n_69;
  wire RU_1_n_70;
  wire RU_1_n_71;
  wire RU_1_n_72;
  wire RU_1_n_73;
  wire RU_1_n_74;
  wire RU_1_n_75;
  wire RU_1_n_76;
  wire RU_1_n_77;
  wire RU_1_n_78;
  wire RU_1_n_79;
  wire RU_1_n_80;
  wire RU_1_n_81;
  wire RU_1_n_82;
  wire RU_1_n_83;
  wire RU_1_n_84;
  wire RU_1_n_85;
  wire RU_1_n_86;
  wire RU_1_n_87;
  wire RU_1_n_88;
  wire RU_1_n_89;
  wire RU_1_n_90;
  wire RU_1_n_91;
  wire RU_1_n_92;
  wire RU_1_n_93;
  wire RU_1_n_94;
  wire RU_1_n_95;
  wire RU_1_n_96;
  wire RU_1_n_97;
  wire RU_1_n_98;
  wire RU_1_n_99;
  wire RU_1_o_valid;
  wire [22:0]RU_1_out_data_d;
  wire [22:0]RU_1_out_data_u;
  wire RU_2_n_49;
  wire RU_2_n_50;
  wire RU_2_n_51;
  wire RU_2_n_52;
  wire RU_2_n_53;
  wire RU_2_n_54;
  wire RU_2_n_55;
  wire RU_2_n_56;
  wire RU_2_n_57;
  wire RU_2_n_58;
  wire RU_2_n_59;
  wire RU_2_n_60;
  wire RU_2_n_61;
  wire RU_2_n_62;
  wire RU_2_n_63;
  wire RU_2_n_64;
  wire RU_2_n_65;
  wire RU_2_n_66;
  wire RU_2_n_67;
  wire RU_2_n_68;
  wire RU_2_n_69;
  wire RU_2_n_70;
  wire RU_2_n_71;
  wire RU_2_n_72;
  wire RU_2_n_73;
  wire RU_2_n_74;
  wire RU_2_n_75;
  wire RU_2_n_76;
  wire RU_2_n_77;
  wire RU_2_n_78;
  wire RU_2_n_79;
  wire RU_2_n_80;
  wire RU_2_n_81;
  wire RU_2_n_82;
  wire RU_2_n_83;
  wire RU_2_n_84;
  wire RU_2_n_85;
  wire RU_2_n_86;
  wire RU_2_n_87;
  wire RU_2_n_88;
  wire RU_2_n_89;
  wire RU_2_n_90;
  wire RU_2_o_valid;
  wire [22:0]RU_2_out_data_d;
  wire [22:0]RU_2_out_data_u;
  wire RU_2_zeta_trig;
  wire RU_3_n_49;
  wire RU_3_n_50;
  wire RU_3_n_51;
  wire RU_3_n_52;
  wire RU_3_n_53;
  wire RU_3_n_54;
  wire RU_3_n_55;
  wire RU_3_n_56;
  wire RU_3_n_57;
  wire RU_3_n_58;
  wire RU_3_n_59;
  wire RU_3_n_60;
  wire RU_3_n_61;
  wire RU_3_n_62;
  wire RU_3_n_63;
  wire RU_3_n_64;
  wire RU_3_n_65;
  wire RU_3_n_66;
  wire RU_3_n_67;
  wire RU_3_n_68;
  wire RU_3_n_69;
  wire RU_3_n_70;
  wire RU_3_n_71;
  wire RU_3_n_72;
  wire RU_3_n_73;
  wire RU_3_n_74;
  wire RU_3_n_75;
  wire RU_3_n_76;
  wire RU_3_n_77;
  wire RU_3_n_78;
  wire RU_3_n_79;
  wire RU_3_n_80;
  wire RU_3_n_81;
  wire RU_3_n_82;
  wire RU_3_n_83;
  wire RU_3_n_84;
  wire RU_3_n_85;
  wire RU_3_n_86;
  wire RU_3_n_87;
  wire RU_3_n_88;
  wire RU_3_o_valid;
  wire [22:0]RU_3_out_data_d;
  wire [22:0]RU_3_out_data_u;
  wire RU_3_zeta_trig;
  wire RU_4_n_48;
  wire RU_4_n_49;
  wire RU_4_n_50;
  wire RU_4_n_51;
  wire RU_4_n_52;
  wire RU_4_n_53;
  wire RU_4_n_54;
  wire RU_4_n_55;
  wire RU_4_n_56;
  wire RU_4_n_57;
  wire RU_4_n_58;
  wire RU_4_n_59;
  wire RU_4_n_60;
  wire RU_4_n_61;
  wire RU_4_n_62;
  wire RU_4_n_63;
  wire RU_4_n_64;
  wire RU_4_n_65;
  wire RU_4_n_66;
  wire RU_4_n_67;
  wire RU_4_n_68;
  wire RU_4_n_69;
  wire RU_4_n_70;
  wire RU_4_n_71;
  wire RU_4_n_72;
  wire RU_4_n_73;
  wire RU_4_n_74;
  wire RU_4_n_75;
  wire RU_4_n_76;
  wire RU_4_n_77;
  wire RU_4_n_78;
  wire RU_4_n_79;
  wire RU_4_n_80;
  wire RU_4_n_81;
  wire RU_4_n_82;
  wire RU_4_n_83;
  wire RU_4_n_84;
  wire RU_4_n_85;
  wire RU_4_n_86;
  wire RU_4_n_87;
  wire RU_4_n_88;
  wire RU_4_o_valid;
  wire [22:0]RU_4_out_data_d;
  wire [22:0]RU_4_out_data_u;
  wire RU_5_n_48;
  wire RU_5_n_49;
  wire RU_5_n_50;
  wire RU_5_n_51;
  wire RU_5_n_52;
  wire RU_5_n_53;
  wire RU_5_n_54;
  wire RU_5_n_55;
  wire RU_5_n_56;
  wire RU_5_n_57;
  wire RU_5_n_58;
  wire RU_5_n_59;
  wire RU_5_n_60;
  wire RU_5_n_61;
  wire RU_5_n_62;
  wire RU_5_n_63;
  wire RU_5_n_64;
  wire RU_5_n_65;
  wire RU_5_n_66;
  wire RU_5_n_67;
  wire RU_5_n_68;
  wire RU_5_n_69;
  wire RU_5_n_70;
  wire RU_5_n_71;
  wire RU_5_n_72;
  wire RU_5_n_73;
  wire RU_5_n_74;
  wire RU_5_n_75;
  wire RU_5_n_76;
  wire RU_5_n_77;
  wire RU_5_n_78;
  wire RU_5_n_79;
  wire RU_5_n_80;
  wire RU_5_n_81;
  wire RU_5_n_82;
  wire RU_5_n_83;
  wire RU_5_n_84;
  wire RU_5_n_85;
  wire RU_5_n_86;
  wire RU_5_n_87;
  wire RU_5_n_88;
  wire RU_5_o_valid;
  wire [22:0]RU_5_out_data_d;
  wire [22:0]RU_5_out_data_u;
  wire RU_6_n_25;
  wire RU_6_n_26;
  wire RU_6_n_27;
  wire RU_6_n_28;
  wire RU_6_n_29;
  wire RU_6_n_30;
  wire RU_6_n_54;
  wire RU_6_n_55;
  wire RU_6_n_56;
  wire RU_6_n_57;
  wire RU_6_n_58;
  wire RU_6_n_59;
  wire RU_6_n_60;
  wire RU_6_n_61;
  wire RU_6_n_62;
  wire RU_6_n_63;
  wire RU_6_n_64;
  wire RU_6_n_65;
  wire RU_6_n_66;
  wire RU_6_n_67;
  wire RU_6_n_68;
  wire RU_6_n_69;
  wire RU_6_n_70;
  wire RU_6_n_71;
  wire RU_6_n_72;
  wire RU_6_n_73;
  wire RU_6_n_74;
  wire RU_6_n_75;
  wire RU_6_n_76;
  wire RU_6_n_77;
  wire RU_6_n_78;
  wire RU_6_n_79;
  wire RU_6_n_80;
  wire RU_6_n_81;
  wire RU_6_n_82;
  wire RU_6_n_83;
  wire RU_6_n_84;
  wire RU_6_n_85;
  wire RU_6_n_86;
  wire RU_6_n_87;
  wire RU_6_n_88;
  wire RU_6_o_valid;
  wire [22:0]RU_6_out_data_d;
  wire [22:0]RU_6_out_data_u;
  wire RU_7_n_25;
  wire RU_7_n_26;
  wire RU_7_n_27;
  wire RU_7_n_28;
  wire RU_7_n_29;
  wire RU_7_n_30;
  wire RU_7_n_54;
  wire RU_7_n_55;
  wire RU_7_n_56;
  wire RU_7_n_57;
  wire RU_7_n_58;
  wire RU_7_n_59;
  wire RU_7_n_60;
  wire RU_7_n_61;
  wire RU_7_n_62;
  wire RU_7_n_63;
  wire RU_7_n_64;
  wire RU_7_n_65;
  wire RU_7_n_66;
  wire RU_7_n_67;
  wire RU_7_n_68;
  wire RU_7_n_69;
  wire RU_7_n_70;
  wire RU_7_n_71;
  wire RU_7_n_72;
  wire RU_7_n_73;
  wire RU_7_n_74;
  wire RU_7_n_75;
  wire RU_7_n_76;
  wire RU_7_n_77;
  wire RU_7_n_78;
  wire RU_7_n_79;
  wire RU_7_n_80;
  wire RU_7_n_81;
  wire RU_7_n_82;
  wire RU_7_n_83;
  wire RU_7_n_84;
  wire RU_7_n_85;
  wire RU_7_n_86;
  wire RU_7_n_87;
  wire RU_7_o_valid;
  wire [22:0]RU_7_out_data_d;
  wire [22:0]RU_7_out_data_u;
  wire [23:12]a_plus_b_minus_q;
  wire [23:12]a_plus_b_minus_q_1;
  wire [23:12]a_plus_b_minus_q_14;
  wire [23:12]a_plus_b_minus_q_19;
  wire [23:12]a_plus_b_minus_q_24;
  wire [23:12]a_plus_b_minus_q_4;
  wire [23:12]a_plus_b_minus_q_9;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire done;
  wire i_ready;
  wire i_valid;
  wire i_valid_IBUF;
  wire mode;
  wire mode_IBUF;
  wire o_valid;
  wire o_valid_OBUF;
  wire [2:0]out;
  wire out1;
  wire out1_11;
  wire out1_16;
  wire out1_21;
  wire out1_26;
  wire out1_30;
  wire out1_6;
  wire [2:0]out_12;
  wire [2:0]out_17;
  wire [2:0]out_2;
  wire [2:0]out_22;
  wire [2:0]out_27;
  wire [2:0]out_7;
  wire [22:1]p_0_in;
  wire [22:3]p_0_in0_out;
  wire [15:0]p_0_in0_out_31;
  wire [22:0]p_0_in0_out_32;
  wire [22:0]p_0_in0_out_33;
  wire [22:0]p_0_in0_out_34;
  wire [22:0]p_0_in0_out_35;
  wire [22:0]p_0_in0_out_36;
  wire reset;
  wire reset_IBUF;
  wire [22:0]\shift_registers_d[0].shift_reg_d_reg[0]_48 ;
  wire [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_40 ;
  wire [22:0]\shift_registers_d[1].shift_reg_d_reg[1]_46 ;
  wire [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_38 ;
  wire [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_44 ;
  wire [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_37 ;
  wire [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_42 ;
  wire [22:0]sub_out;
  wire [22:0]sub_out_10;
  wire [22:0]sub_out_15;
  wire [22:0]sub_out_20;
  wire [22:0]sub_out_25;
  wire [22:0]sub_out_29;
  wire [22:0]sub_out_5;
  wire switch;
  wire switch_39;
  wire switch_41;
  wire switch_43;
  wire switch_45;
  wire switch_47;
  wire switch_49;
  wire zeta_addr;

initial begin
 $sdf_annotate("NTT_tb_time_synth.sdf",,,,"tool_control");
end
  BU BU_0
       (.A(BU_0_n_82),
        .B(p_0_in0_out[5]),
        .BU_0_o_valid(BU_0_o_valid),
        .BU_0_out_data_d(BU_0_out_data_d),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_0_n_7),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_0_n_8,BU_0_n_9}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q[23],a_plus_b_minus_q[20],a_plus_b_minus_q[18],a_plus_b_minus_q[16],a_plus_b_minus_q[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_0_n_10),
        .DI(BU_0_n_57),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .O(BU_0_n_6),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u[1:0]),
        .S(BU_0_n_81),
        .\_inferred__1/i___1_carry__4 (RU_1_n_55),
        .\_inferred__1/i___1_carry__4_0 (RU_1_n_101),
        .a_mul_b0(sub_out[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_valid_IBUF(i_valid_IBUF),
        .mode_IBUF(mode_IBUF),
        .out1_carry(BU_1_n_27),
        .out1_carry_0(BU_1_n_28),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[63].shift_reg_d_reg[63][10] (BU_0_n_47),
        .\shift_registers_d[63].shift_reg_d_reg[63][11] (BU_0_n_46),
        .\shift_registers_d[63].shift_reg_d_reg[63][12] (BU_0_n_45),
        .\shift_registers_d[63].shift_reg_d_reg[63][13] (BU_0_n_44),
        .\shift_registers_d[63].shift_reg_d_reg[63][14] (BU_0_n_43),
        .\shift_registers_d[63].shift_reg_d_reg[63][15] (BU_0_n_42),
        .\shift_registers_d[63].shift_reg_d_reg[63][16] (BU_0_n_41),
        .\shift_registers_d[63].shift_reg_d_reg[63][17] (BU_0_n_40),
        .\shift_registers_d[63].shift_reg_d_reg[63][18] (BU_0_n_39),
        .\shift_registers_d[63].shift_reg_d_reg[63][19] (BU_0_n_38),
        .\shift_registers_d[63].shift_reg_d_reg[63][1] (BU_0_n_56),
        .\shift_registers_d[63].shift_reg_d_reg[63][20] (BU_0_n_37),
        .\shift_registers_d[63].shift_reg_d_reg[63][21] (BU_0_n_36),
        .\shift_registers_d[63].shift_reg_d_reg[63][22] (BU_0_n_35),
        .\shift_registers_d[63].shift_reg_d_reg[63][2] (BU_0_n_55),
        .\shift_registers_d[63].shift_reg_d_reg[63][3] (BU_0_n_54),
        .\shift_registers_d[63].shift_reg_d_reg[63][4] (BU_0_n_53),
        .\shift_registers_d[63].shift_reg_d_reg[63][5] (BU_0_n_52),
        .\shift_registers_d[63].shift_reg_d_reg[63][6] (BU_0_n_51),
        .\shift_registers_d[63].shift_reg_d_reg[63][7] (BU_0_n_50),
        .\shift_registers_d[63].shift_reg_d_reg[63][8] (BU_0_n_49),
        .\shift_registers_d[63].shift_reg_d_reg[63][9] (BU_0_n_48),
        .\shift_registers_d[63].shift_reg_d_reg[63]_0 (\shift_registers_d[63].shift_reg_d_reg[63]_37 ),
        .switch(switch),
        .\valid_buf_reg[5]_0 (RU_1_n_2));
  BU_0 BU_1
       (.A({RU_1_n_56,RU_1_n_57,RU_1_n_58,BU_0_n_82}),
        .B({p_0_in0_out[5],p_0_in0_out_31[15:14],p_0_in0_out_31[12:0]}),
        .BU_1_o_valid(BU_1_o_valid),
        .BU_1_out_data_d(BU_1_out_data_d),
        .CO(out1),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_1_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_1_n_44),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_1_n_55),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_1_n_47),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_1_n_58),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_1_n_12,BU_1_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_1_n_50),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_1_n_61),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_1[23],a_plus_b_minus_q_1[20],a_plus_b_minus_q_1[18],a_plus_b_minus_q_1[16],a_plus_b_minus_q_1[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_1_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI({RU_1_n_84,RU_1_n_85,RU_1_n_86,BU_0_n_57}),
        .O(BU_1_n_10),
        .Q(out),
        .RU_1_o_valid(RU_1_o_valid),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u),
        .RU_2_out_data_d(RU_2_out_data_d),
        .RU_2_out_data_u(RU_2_out_data_u[3:0]),
        .S({RU_1_n_87,RU_1_n_88,RU_1_n_89,BU_0_n_81}),
        .\_inferred__1/i___1_carry__2 (RU_1_n_83),
        .a_mul_b0({RU_1_n_90,RU_1_n_91}),
        .a_mul_b0_0({RU_1_n_97,RU_1_n_98,RU_1_n_99}),
        .a_mul_b0_1(RU_1_n_82),
        .a_mul_b0_2(RU_1_n_96),
        .a_mul_b0_3({RU_1_n_70,RU_1_n_71,RU_1_n_72,RU_1_n_73}),
        .a_mul_b0_4({RU_1_n_92,RU_1_n_93,RU_1_n_94,RU_1_n_95}),
        .a_mul_b0_5({RU_1_n_68,RU_1_n_69}),
        .a_mul_b0_6({RU_1_n_59,RU_1_n_60,RU_1_n_61}),
        .a_mul_b0_7(sub_out_5[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__0({RU_1_n_62,RU_1_n_63,RU_1_n_64}),
        .i___1_carry_i_7__0_0({RU_1_n_65,RU_1_n_66,RU_1_n_67}),
        .mode(BU_1_n_19),
        .mode_0({BU_1_n_20,BU_1_n_21}),
        .mode_1({BU_1_n_22,BU_1_n_23}),
        .mode_IBUF(mode_IBUF),
        .out1_carry(BU_2_n_25),
        .out1_carry_0(BU_2_n_26),
        .out1_carry_1(BU_2_n_23),
        .out1_carry_2(BU_2_n_24),
        .out1_carry__1({RU_1_n_74,RU_1_n_75,RU_1_n_76,RU_1_n_77}),
        .out1_carry__1_0({RU_1_n_78,RU_1_n_79,RU_1_n_80,RU_1_n_81}),
        .\out_reg[11] (BU_1_n_37),
        .\out_reg[11]_0 (BU_1_n_38),
        .\out_reg[12] (BU_1_n_52),
        .\out_reg[13] (BU_1_n_39),
        .\out_reg[13]_0 (BU_1_n_40),
        .\out_reg[15] (BU_1_n_41),
        .\out_reg[15]_0 (BU_1_n_42),
        .\out_reg[15]_1 (BU_1_n_53),
        .\out_reg[15]_2 (BU_1_n_54),
        .\out_reg[17] (BU_1_n_43),
        .\out_reg[17]_0 (BU_1_n_45),
        .\out_reg[17]_1 (BU_1_n_56),
        .\out_reg[17]_2 (BU_1_n_57),
        .\out_reg[19] (BU_1_n_46),
        .\out_reg[19]_0 (BU_1_n_48),
        .\out_reg[19]_1 (BU_1_n_59),
        .\out_reg[19]_2 (BU_1_n_60),
        .\out_reg[1] (BU_1_n_27),
        .\out_reg[1]_0 (BU_1_n_28),
        .\out_reg[21] (BU_1_n_49),
        .\out_reg[21]_0 (BU_1_n_51),
        .\out_reg[21]_1 (BU_1_n_62),
        .\out_reg[22] (BU_1_n_63),
        .\out_reg[3] (BU_1_n_29),
        .\out_reg[3]_0 (BU_1_n_30),
        .\out_reg[5] (BU_1_n_31),
        .\out_reg[5]_0 (BU_1_n_32),
        .\out_reg[7] (BU_1_n_33),
        .\out_reg[7]_0 (BU_1_n_34),
        .\out_reg[9] (BU_1_n_35),
        .\out_reg[9]_0 (BU_1_n_36),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[31].shift_reg_d_reg[31][0] (BU_1_n_136),
        .\shift_registers_d[31].shift_reg_d_reg[31][10] (BU_1_n_99),
        .\shift_registers_d[31].shift_reg_d_reg[31][11] (BU_1_n_98),
        .\shift_registers_d[31].shift_reg_d_reg[31][12] (BU_1_n_97),
        .\shift_registers_d[31].shift_reg_d_reg[31][13] (BU_1_n_96),
        .\shift_registers_d[31].shift_reg_d_reg[31][14] (BU_1_n_95),
        .\shift_registers_d[31].shift_reg_d_reg[31][15] (BU_1_n_94),
        .\shift_registers_d[31].shift_reg_d_reg[31][16] (BU_1_n_93),
        .\shift_registers_d[31].shift_reg_d_reg[31][17] (BU_1_n_92),
        .\shift_registers_d[31].shift_reg_d_reg[31][18] (BU_1_n_91),
        .\shift_registers_d[31].shift_reg_d_reg[31][19] (BU_1_n_90),
        .\shift_registers_d[31].shift_reg_d_reg[31][1] (BU_1_n_108),
        .\shift_registers_d[31].shift_reg_d_reg[31][20] (BU_1_n_89),
        .\shift_registers_d[31].shift_reg_d_reg[31][21] (BU_1_n_88),
        .\shift_registers_d[31].shift_reg_d_reg[31][22] (BU_1_n_87),
        .\shift_registers_d[31].shift_reg_d_reg[31][2] (BU_1_n_107),
        .\shift_registers_d[31].shift_reg_d_reg[31][3] (BU_1_n_106),
        .\shift_registers_d[31].shift_reg_d_reg[31][4] (BU_1_n_105),
        .\shift_registers_d[31].shift_reg_d_reg[31][5] (BU_1_n_104),
        .\shift_registers_d[31].shift_reg_d_reg[31][6] (BU_1_n_103),
        .\shift_registers_d[31].shift_reg_d_reg[31][7] (BU_1_n_102),
        .\shift_registers_d[31].shift_reg_d_reg[31][8] (BU_1_n_101),
        .\shift_registers_d[31].shift_reg_d_reg[31][9] (BU_1_n_100),
        .\shift_registers_d[31].shift_reg_d_reg[31]_0 (\shift_registers_d[31].shift_reg_d_reg[31]_38 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2] ({BU_1_n_109,BU_1_n_110}),
        .\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ({BU_1_n_134,BU_1_n_135}),
        .\shift_registers_u[63].shift_reg_u_reg[63][19] ({sub_out[22:20],sub_out[0]}),
        .switch(switch_39),
        .\valid_buf_reg[5]_0 (RU_1_n_2));
  BU_1 BU_2
       (.A({RU_2_n_49,RU_2_n_50,RU_2_n_51,BU_1_n_136}),
        .B({CONTR_2_n_15,mode_IBUF}),
        .BU_2_o_valid(BU_2_o_valid),
        .BU_2_out_data_d(BU_2_out_data_d),
        .CO(out1_6),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_2_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_2_n_40),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_2_n_51),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_2_n_43),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_2_n_54),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_2_n_12,BU_2_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_2_n_46),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_2_n_57),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_4[23],a_plus_b_minus_q_4[20],a_plus_b_minus_q_4[18],a_plus_b_minus_q_4[16],a_plus_b_minus_q_4[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_2_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_3 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (RU_1_n_3),
        .DI({RU_2_n_77,RU_2_n_78,BU_1_n_109,BU_1_n_110}),
        .O(BU_2_n_10),
        .Q(out_2),
        .RU_2_o_valid(RU_2_o_valid),
        .RU_2_out_data_d(RU_2_out_data_d),
        .RU_2_out_data_u(RU_2_out_data_u),
        .RU_3_out_data_d(RU_3_out_data_d),
        .RU_3_out_data_u(RU_3_out_data_u[5:0]),
        .S({RU_2_n_79,RU_2_n_80,BU_1_n_134,BU_1_n_135}),
        .\_inferred__1/i___1_carry__2 (RU_2_n_76),
        .a_mul_b0({RU_2_n_81,RU_2_n_82}),
        .a_mul_b0_0({RU_2_n_88,RU_2_n_89,RU_2_n_90}),
        .a_mul_b0_1(RU_2_n_75),
        .a_mul_b0_2(RU_2_n_87),
        .a_mul_b0_3({RU_2_n_63,RU_2_n_64,RU_2_n_65,RU_2_n_66}),
        .a_mul_b0_4({RU_2_n_83,RU_2_n_84,RU_2_n_85,RU_2_n_86}),
        .a_mul_b0_5({RU_2_n_61,RU_2_n_62}),
        .a_mul_b0_6({RU_2_n_52,RU_2_n_53,RU_2_n_54}),
        .a_mul_b0_7(sub_out_10[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__1({RU_2_n_55,RU_2_n_56,RU_2_n_57}),
        .i___1_carry_i_7__1_0({RU_2_n_58,RU_2_n_59,RU_2_n_60}),
        .mode(BU_2_n_19),
        .out1_carry(BU_3_n_27),
        .out1_carry_0(BU_3_n_28),
        .out1_carry_1(BU_3_n_25),
        .out1_carry_2(BU_3_n_26),
        .out1_carry_3(BU_3_n_23),
        .out1_carry_4(BU_3_n_24),
        .out1_carry__1({RU_2_n_67,RU_2_n_68,RU_2_n_69,RU_2_n_70}),
        .out1_carry__1_0({RU_2_n_71,RU_2_n_72,RU_2_n_73,RU_2_n_74}),
        .\out_reg[11] (BU_2_n_33),
        .\out_reg[11]_0 (BU_2_n_34),
        .\out_reg[12] (BU_2_n_48),
        .\out_reg[13] (BU_2_n_35),
        .\out_reg[13]_0 (BU_2_n_36),
        .\out_reg[15] (BU_2_n_37),
        .\out_reg[15]_0 (BU_2_n_38),
        .\out_reg[15]_1 (BU_2_n_49),
        .\out_reg[15]_2 (BU_2_n_50),
        .\out_reg[17] (BU_2_n_39),
        .\out_reg[17]_0 (BU_2_n_41),
        .\out_reg[17]_1 (BU_2_n_52),
        .\out_reg[17]_2 (BU_2_n_53),
        .\out_reg[19] (BU_2_n_42),
        .\out_reg[19]_0 (BU_2_n_44),
        .\out_reg[19]_1 (BU_2_n_55),
        .\out_reg[19]_2 (BU_2_n_56),
        .\out_reg[1] (BU_2_n_23),
        .\out_reg[1]_0 (BU_2_n_24),
        .\out_reg[21] (BU_2_n_45),
        .\out_reg[21]_0 (BU_2_n_47),
        .\out_reg[21]_1 (BU_2_n_58),
        .\out_reg[22] (BU_2_n_59),
        .\out_reg[3] (BU_2_n_25),
        .\out_reg[3]_0 (BU_2_n_26),
        .\out_reg[5] (BU_2_n_27),
        .\out_reg[5]_0 (BU_2_n_28),
        .\out_reg[7] (BU_2_n_29),
        .\out_reg[7]_0 (BU_2_n_30),
        .\out_reg[9] (BU_2_n_31),
        .\out_reg[9]_0 (BU_2_n_32),
        .p_0_in0_out({p_0_in0_out[22:11],p_0_in0_out[6:3]}),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[15].shift_reg_d_reg[15][0] (BU_2_n_134),
        .\shift_registers_d[15].shift_reg_d_reg[15][10] (BU_2_n_95),
        .\shift_registers_d[15].shift_reg_d_reg[15][11] (BU_2_n_94),
        .\shift_registers_d[15].shift_reg_d_reg[15][12] (BU_2_n_93),
        .\shift_registers_d[15].shift_reg_d_reg[15][13] (BU_2_n_92),
        .\shift_registers_d[15].shift_reg_d_reg[15][14] (BU_2_n_91),
        .\shift_registers_d[15].shift_reg_d_reg[15][15] (BU_2_n_90),
        .\shift_registers_d[15].shift_reg_d_reg[15][16] (BU_2_n_89),
        .\shift_registers_d[15].shift_reg_d_reg[15][17] (BU_2_n_88),
        .\shift_registers_d[15].shift_reg_d_reg[15][18] (BU_2_n_87),
        .\shift_registers_d[15].shift_reg_d_reg[15][19] (BU_2_n_86),
        .\shift_registers_d[15].shift_reg_d_reg[15][1] (BU_2_n_104),
        .\shift_registers_d[15].shift_reg_d_reg[15][20] (BU_2_n_85),
        .\shift_registers_d[15].shift_reg_d_reg[15][21] (BU_2_n_84),
        .\shift_registers_d[15].shift_reg_d_reg[15][22] (BU_2_n_83),
        .\shift_registers_d[15].shift_reg_d_reg[15][2] (BU_2_n_103),
        .\shift_registers_d[15].shift_reg_d_reg[15][3] (BU_2_n_102),
        .\shift_registers_d[15].shift_reg_d_reg[15][4] (BU_2_n_101),
        .\shift_registers_d[15].shift_reg_d_reg[15][5] (BU_2_n_100),
        .\shift_registers_d[15].shift_reg_d_reg[15][6] (BU_2_n_99),
        .\shift_registers_d[15].shift_reg_d_reg[15][7] (BU_2_n_98),
        .\shift_registers_d[15].shift_reg_d_reg[15][8] (BU_2_n_97),
        .\shift_registers_d[15].shift_reg_d_reg[15][9] (BU_2_n_96),
        .\shift_registers_d[15].shift_reg_d_reg[15]_0 (\shift_registers_d[15].shift_reg_d_reg[15]_40 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][4] ({BU_2_n_105,BU_2_n_106,BU_2_n_107}),
        .\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ({BU_2_n_131,BU_2_n_132,BU_2_n_133}),
        .\shift_registers_u[31].shift_reg_u_reg[31][19] ({sub_out_5[22:20],sub_out_5[0]}),
        .switch(switch_41),
        .\valid_buf_reg[5]_0 (RU_1_n_2));
  BU_2 BU_3
       (.A({RU_3_n_49,RU_3_n_50,RU_3_n_51,BU_2_n_134}),
        .B(mode_IBUF),
        .BU_3_o_valid(BU_3_o_valid),
        .BU_3_out_data_d(BU_3_out_data_d),
        .CO(out1_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_3_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_3_n_40),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_3_n_51),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_3_n_43),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_3_n_54),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_3_n_12,BU_3_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_3_n_46),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_3_n_57),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_9[23],a_plus_b_minus_q_9[20],a_plus_b_minus_q_9[18],a_plus_b_minus_q_9[16],a_plus_b_minus_q_9[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_3_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_8 ),
        .DI({RU_3_n_77,BU_2_n_105,BU_2_n_106,BU_2_n_107}),
        .O(BU_3_n_10),
        .Q(out_7),
        .RU_3_o_valid(RU_3_o_valid),
        .RU_3_out_data_d(RU_3_out_data_d),
        .RU_3_out_data_u(RU_3_out_data_u),
        .RU_4_out_data_d(RU_4_out_data_d),
        .RU_4_out_data_u(RU_4_out_data_u[5:0]),
        .S({RU_3_n_78,BU_2_n_131,BU_2_n_132,BU_2_n_133}),
        .\_inferred__1/i___1_carry__2 (RU_3_n_76),
        .a_mul_b0({RU_3_n_79,RU_3_n_80}),
        .a_mul_b0_0({RU_3_n_86,RU_3_n_87,RU_3_n_88}),
        .a_mul_b0_1(RU_3_n_75),
        .a_mul_b0_2(RU_3_n_85),
        .a_mul_b0_3({RU_3_n_63,RU_3_n_64,RU_3_n_65,RU_3_n_66}),
        .a_mul_b0_4({RU_3_n_81,RU_3_n_82,RU_3_n_83,RU_3_n_84}),
        .a_mul_b0_5({RU_3_n_61,RU_3_n_62}),
        .a_mul_b0_6({RU_3_n_52,RU_3_n_53,RU_3_n_54}),
        .a_mul_b0_7(sub_out_15[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__2({RU_3_n_55,RU_3_n_56,RU_3_n_57}),
        .i___1_carry_i_7__2_0({RU_3_n_58,RU_3_n_59,RU_3_n_60}),
        .mode(BU_3_n_19),
        .out1_carry(BU_4_n_26),
        .out1_carry_0(BU_4_n_27),
        .out1_carry_1(BU_4_n_24),
        .out1_carry_2(BU_4_n_25),
        .out1_carry_3(BU_4_n_22),
        .out1_carry_4(BU_4_n_23),
        .out1_carry__1({RU_3_n_67,RU_3_n_68,RU_3_n_69,RU_3_n_70}),
        .out1_carry__1_0({RU_3_n_71,RU_3_n_72,RU_3_n_73,RU_3_n_74}),
        .\out_reg[11] (BU_3_n_33),
        .\out_reg[11]_0 (BU_3_n_34),
        .\out_reg[12] (BU_3_n_48),
        .\out_reg[13] (BU_3_n_35),
        .\out_reg[13]_0 (BU_3_n_36),
        .\out_reg[15] (BU_3_n_37),
        .\out_reg[15]_0 (BU_3_n_38),
        .\out_reg[15]_1 (BU_3_n_49),
        .\out_reg[15]_2 (BU_3_n_50),
        .\out_reg[17] (BU_3_n_39),
        .\out_reg[17]_0 (BU_3_n_41),
        .\out_reg[17]_1 (BU_3_n_52),
        .\out_reg[17]_2 (BU_3_n_53),
        .\out_reg[19] (BU_3_n_42),
        .\out_reg[19]_0 (BU_3_n_44),
        .\out_reg[19]_1 (BU_3_n_55),
        .\out_reg[19]_2 (BU_3_n_56),
        .\out_reg[1] (BU_3_n_23),
        .\out_reg[1]_0 (BU_3_n_24),
        .\out_reg[21] (BU_3_n_45),
        .\out_reg[21]_0 (BU_3_n_47),
        .\out_reg[21]_1 (BU_3_n_58),
        .\out_reg[22] (BU_3_n_59),
        .\out_reg[3] (BU_3_n_25),
        .\out_reg[3]_0 (BU_3_n_26),
        .\out_reg[5] (BU_3_n_27),
        .\out_reg[5]_0 (BU_3_n_28),
        .\out_reg[7] (BU_3_n_29),
        .\out_reg[7]_0 (BU_3_n_30),
        .\out_reg[9] (BU_3_n_31),
        .\out_reg[9]_0 (BU_3_n_32),
        .p_0_in0_out(p_0_in0_out_32),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[7].shift_reg_d_reg[7][0] (BU_3_n_134),
        .\shift_registers_d[7].shift_reg_d_reg[7][10] (BU_3_n_95),
        .\shift_registers_d[7].shift_reg_d_reg[7][11] (BU_3_n_94),
        .\shift_registers_d[7].shift_reg_d_reg[7][12] (BU_3_n_93),
        .\shift_registers_d[7].shift_reg_d_reg[7][13] (BU_3_n_92),
        .\shift_registers_d[7].shift_reg_d_reg[7][14] (BU_3_n_91),
        .\shift_registers_d[7].shift_reg_d_reg[7][15] (BU_3_n_90),
        .\shift_registers_d[7].shift_reg_d_reg[7][16] (BU_3_n_89),
        .\shift_registers_d[7].shift_reg_d_reg[7][17] (BU_3_n_88),
        .\shift_registers_d[7].shift_reg_d_reg[7][18] (BU_3_n_87),
        .\shift_registers_d[7].shift_reg_d_reg[7][19] (BU_3_n_86),
        .\shift_registers_d[7].shift_reg_d_reg[7][1] (BU_3_n_104),
        .\shift_registers_d[7].shift_reg_d_reg[7][20] (BU_3_n_85),
        .\shift_registers_d[7].shift_reg_d_reg[7][21] (BU_3_n_84),
        .\shift_registers_d[7].shift_reg_d_reg[7][22] (BU_3_n_83),
        .\shift_registers_d[7].shift_reg_d_reg[7][2] (BU_3_n_103),
        .\shift_registers_d[7].shift_reg_d_reg[7][3] (BU_3_n_102),
        .\shift_registers_d[7].shift_reg_d_reg[7][4] (BU_3_n_101),
        .\shift_registers_d[7].shift_reg_d_reg[7][5] (BU_3_n_100),
        .\shift_registers_d[7].shift_reg_d_reg[7][6] (BU_3_n_99),
        .\shift_registers_d[7].shift_reg_d_reg[7][7] (BU_3_n_98),
        .\shift_registers_d[7].shift_reg_d_reg[7][8] (BU_3_n_97),
        .\shift_registers_d[7].shift_reg_d_reg[7][9] (BU_3_n_96),
        .\shift_registers_d[7].shift_reg_d_reg[7]_0 (\shift_registers_d[7].shift_reg_d_reg[7]_42 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][19] ({sub_out_10[22:20],sub_out_10[0]}),
        .\shift_registers_u[7].shift_reg_u_reg[7][4] ({BU_3_n_105,BU_3_n_106,BU_3_n_107}),
        .\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ({BU_3_n_131,BU_3_n_132,BU_3_n_133}),
        .switch(switch_43),
        .\valid_buf_reg[5]_0 (RU_1_n_3));
  BU_3 BU_4
       (.A({RU_4_n_48,RU_4_n_49,RU_4_n_50,BU_3_n_134}),
        .B(mode_IBUF),
        .BU_4_o_valid(BU_4_o_valid),
        .BU_4_out_data_d(BU_4_out_data_d),
        .CO(out1_16),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_4_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_4_n_39),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_4_n_50),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_4_n_42),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_4_n_53),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_4_n_12,BU_4_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_4_n_45),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_4_n_56),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_14[23],a_plus_b_minus_q_14[20],a_plus_b_minus_q_14[18],a_plus_b_minus_q_14[16],a_plus_b_minus_q_14[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_4_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_13 ),
        .\DELAY_CHAIN_b[5].shift_reg_b_reg[5][4]_0 (RU_1_n_54),
        .DI({RU_4_n_76,BU_3_n_105,BU_3_n_106,BU_3_n_107}),
        .O(BU_4_n_10),
        .Q(out_12),
        .RU_4_o_valid(RU_4_o_valid),
        .RU_4_out_data_d(RU_4_out_data_d),
        .RU_4_out_data_u(RU_4_out_data_u),
        .RU_5_out_data_d(RU_5_out_data_d),
        .RU_5_out_data_u(RU_5_out_data_u[5:0]),
        .S({RU_4_n_77,BU_3_n_131,BU_3_n_132,BU_3_n_133}),
        .\_inferred__1/i___1_carry__2 (RU_4_n_75),
        .a_mul_b0({RU_4_n_78,RU_4_n_79}),
        .a_mul_b0_0({RU_4_n_85,RU_4_n_86,RU_4_n_87}),
        .a_mul_b0_1(RU_4_n_74),
        .a_mul_b0_2(RU_4_n_84),
        .a_mul_b0_3({RU_4_n_62,RU_4_n_63,RU_4_n_64,RU_4_n_65}),
        .a_mul_b0_4({RU_4_n_80,RU_4_n_81,RU_4_n_82,RU_4_n_83}),
        .a_mul_b0_5({RU_4_n_60,RU_4_n_61}),
        .a_mul_b0_6({RU_4_n_51,RU_4_n_52,RU_4_n_53}),
        .a_mul_b0_7(sub_out_20[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__3({RU_4_n_54,RU_4_n_55,RU_4_n_56}),
        .i___1_carry_i_7__3_0({RU_4_n_57,RU_4_n_58,RU_4_n_59}),
        .out1_carry(BU_5_n_26),
        .out1_carry_0(BU_5_n_27),
        .out1_carry_1(BU_5_n_24),
        .out1_carry_2(BU_5_n_25),
        .out1_carry_3(BU_5_n_22),
        .out1_carry_4(BU_5_n_23),
        .out1_carry__1({RU_4_n_66,RU_4_n_67,RU_4_n_68,RU_4_n_69}),
        .out1_carry__1_0({RU_4_n_70,RU_4_n_71,RU_4_n_72,RU_4_n_73}),
        .\out_reg[11] (BU_4_n_32),
        .\out_reg[11]_0 (BU_4_n_33),
        .\out_reg[12] (BU_4_n_47),
        .\out_reg[13] (BU_4_n_34),
        .\out_reg[13]_0 (BU_4_n_35),
        .\out_reg[15] (BU_4_n_36),
        .\out_reg[15]_0 (BU_4_n_37),
        .\out_reg[15]_1 (BU_4_n_48),
        .\out_reg[15]_2 (BU_4_n_49),
        .\out_reg[17] (BU_4_n_38),
        .\out_reg[17]_0 (BU_4_n_40),
        .\out_reg[17]_1 (BU_4_n_51),
        .\out_reg[17]_2 (BU_4_n_52),
        .\out_reg[19] (BU_4_n_41),
        .\out_reg[19]_0 (BU_4_n_43),
        .\out_reg[19]_1 (BU_4_n_54),
        .\out_reg[19]_2 (BU_4_n_55),
        .\out_reg[1] (BU_4_n_22),
        .\out_reg[1]_0 (BU_4_n_23),
        .\out_reg[21] (BU_4_n_44),
        .\out_reg[21]_0 (BU_4_n_46),
        .\out_reg[21]_1 (BU_4_n_57),
        .\out_reg[22] (BU_4_n_58),
        .\out_reg[3] (BU_4_n_24),
        .\out_reg[3]_0 (BU_4_n_25),
        .\out_reg[5] (BU_4_n_26),
        .\out_reg[5]_0 (BU_4_n_27),
        .\out_reg[7] (BU_4_n_28),
        .\out_reg[7]_0 (BU_4_n_29),
        .\out_reg[9] (BU_4_n_30),
        .\out_reg[9]_0 (BU_4_n_31),
        .p_0_in0_out(p_0_in0_out_33),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[3].shift_reg_d_reg[3][0] (BU_4_n_133),
        .\shift_registers_d[3].shift_reg_d_reg[3][10] (BU_4_n_94),
        .\shift_registers_d[3].shift_reg_d_reg[3][11] (BU_4_n_93),
        .\shift_registers_d[3].shift_reg_d_reg[3][12] (BU_4_n_92),
        .\shift_registers_d[3].shift_reg_d_reg[3][13] (BU_4_n_91),
        .\shift_registers_d[3].shift_reg_d_reg[3][14] (BU_4_n_90),
        .\shift_registers_d[3].shift_reg_d_reg[3][15] (BU_4_n_89),
        .\shift_registers_d[3].shift_reg_d_reg[3][16] (BU_4_n_88),
        .\shift_registers_d[3].shift_reg_d_reg[3][17] (BU_4_n_87),
        .\shift_registers_d[3].shift_reg_d_reg[3][18] (BU_4_n_86),
        .\shift_registers_d[3].shift_reg_d_reg[3][19] (BU_4_n_85),
        .\shift_registers_d[3].shift_reg_d_reg[3][1] (BU_4_n_103),
        .\shift_registers_d[3].shift_reg_d_reg[3][20] (BU_4_n_84),
        .\shift_registers_d[3].shift_reg_d_reg[3][21] (BU_4_n_83),
        .\shift_registers_d[3].shift_reg_d_reg[3][22] (BU_4_n_82),
        .\shift_registers_d[3].shift_reg_d_reg[3][2] (BU_4_n_102),
        .\shift_registers_d[3].shift_reg_d_reg[3][3] (BU_4_n_101),
        .\shift_registers_d[3].shift_reg_d_reg[3][4] (BU_4_n_100),
        .\shift_registers_d[3].shift_reg_d_reg[3][5] (BU_4_n_99),
        .\shift_registers_d[3].shift_reg_d_reg[3][6] (BU_4_n_98),
        .\shift_registers_d[3].shift_reg_d_reg[3][7] (BU_4_n_97),
        .\shift_registers_d[3].shift_reg_d_reg[3][8] (BU_4_n_96),
        .\shift_registers_d[3].shift_reg_d_reg[3][9] (BU_4_n_95),
        .\shift_registers_d[3].shift_reg_d_reg[3]_0 (\shift_registers_d[3].shift_reg_d_reg[3]_44 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][4] ({BU_4_n_104,BU_4_n_105,BU_4_n_106}),
        .\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ({BU_4_n_130,BU_4_n_131,BU_4_n_132}),
        .\shift_registers_u[7].shift_reg_u_reg[7][19] ({sub_out_15[22:20],sub_out_15[0]}),
        .switch(switch_45),
        .\valid_buf_reg[5]_0 (RU_1_n_3));
  BU_4 BU_5
       (.A({RU_5_n_48,RU_5_n_49,RU_5_n_50,BU_4_n_133}),
        .B(mode_IBUF),
        .BU_5_o_valid(BU_5_o_valid),
        .CO(out1_21),
        .D(BU_5_out_data_d),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (RU_1_n_54),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_5_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_5_n_39),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_5_n_50),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_5_n_42),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_5_n_53),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_5_n_12,BU_5_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_5_n_45),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_5_n_56),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_19[23],a_plus_b_minus_q_19[20],a_plus_b_minus_q_19[18],a_plus_b_minus_q_19[16],a_plus_b_minus_q_19[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_5_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_18 ),
        .DI({RU_5_n_76,BU_4_n_104,BU_4_n_105,BU_4_n_106}),
        .O(BU_5_n_10),
        .Q(out_17),
        .RU_5_o_valid(RU_5_o_valid),
        .RU_5_out_data_d(RU_5_out_data_d),
        .RU_5_out_data_u(RU_5_out_data_u),
        .RU_6_out_data_d(RU_6_out_data_d),
        .S({RU_5_n_77,BU_4_n_130,BU_4_n_131,BU_4_n_132}),
        .\_inferred__1/i___1_carry__2 (RU_5_n_75),
        .a_mul_b0({RU_5_n_78,RU_5_n_79}),
        .a_mul_b0_0({RU_5_n_85,RU_5_n_86,RU_5_n_87}),
        .a_mul_b0_1(RU_5_n_74),
        .a_mul_b0_2(RU_5_n_84),
        .a_mul_b0_3({RU_5_n_62,RU_5_n_63,RU_5_n_64,RU_5_n_65}),
        .a_mul_b0_4({RU_5_n_80,RU_5_n_81,RU_5_n_82,RU_5_n_83}),
        .a_mul_b0_5(sub_out_25[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__4({RU_5_n_54,RU_5_n_55,RU_5_n_56}),
        .i___1_carry_i_7__4_0({RU_5_n_57,RU_5_n_58,RU_5_n_59}),
        .out1_carry(RU_6_out_data_u[5:0]),
        .out1_carry_0(BU_6_n_26),
        .out1_carry_1(BU_6_n_27),
        .out1_carry_2(BU_6_n_24),
        .out1_carry_3(BU_6_n_25),
        .out1_carry_4(BU_6_n_22),
        .out1_carry_5(BU_6_n_23),
        .out1_carry__1({RU_5_n_66,RU_5_n_67,RU_5_n_68,RU_5_n_69}),
        .out1_carry__1_0({RU_5_n_70,RU_5_n_71,RU_5_n_72,RU_5_n_73}),
        .\out_reg[11] (BU_5_n_32),
        .\out_reg[11]_0 (BU_5_n_33),
        .\out_reg[12] (BU_5_n_47),
        .\out_reg[13] (BU_5_n_34),
        .\out_reg[13]_0 (BU_5_n_35),
        .\out_reg[15] (BU_5_n_36),
        .\out_reg[15]_0 (BU_5_n_37),
        .\out_reg[15]_1 (BU_5_n_48),
        .\out_reg[15]_2 (BU_5_n_49),
        .\out_reg[17] (BU_5_n_38),
        .\out_reg[17]_0 (BU_5_n_40),
        .\out_reg[17]_1 (BU_5_n_51),
        .\out_reg[17]_2 (BU_5_n_52),
        .\out_reg[19] (BU_5_n_41),
        .\out_reg[19]_0 (BU_5_n_43),
        .\out_reg[19]_1 (BU_5_n_54),
        .\out_reg[19]_2 (BU_5_n_55),
        .\out_reg[1] (BU_5_n_22),
        .\out_reg[1]_0 (BU_5_n_23),
        .\out_reg[21] (BU_5_n_44),
        .\out_reg[21]_0 (BU_5_n_46),
        .\out_reg[21]_1 (BU_5_n_57),
        .\out_reg[22] (BU_5_n_58),
        .\out_reg[3] (BU_5_n_24),
        .\out_reg[3]_0 (BU_5_n_25),
        .\out_reg[5] (BU_5_n_26),
        .\out_reg[5]_0 (BU_5_n_27),
        .\out_reg[7] (BU_5_n_28),
        .\out_reg[7]_0 (BU_5_n_29),
        .\out_reg[9] (BU_5_n_30),
        .\out_reg[9]_0 (BU_5_n_31),
        .p_0_in0_out(p_0_in0_out_34),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] ({RU_5_n_60,RU_5_n_61}),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ({RU_5_n_51,RU_5_n_52,RU_5_n_53}),
        .\shift_registers_d[1].shift_reg_d_reg[1][0] (BU_5_n_133),
        .\shift_registers_d[1].shift_reg_d_reg[1][22] ({BU_5_n_82,BU_5_n_83,BU_5_n_84,BU_5_n_85,BU_5_n_86,BU_5_n_87,BU_5_n_88,BU_5_n_89,BU_5_n_90,BU_5_n_91,BU_5_n_92,BU_5_n_93,BU_5_n_94,BU_5_n_95,BU_5_n_96,BU_5_n_97,BU_5_n_98,BU_5_n_99,BU_5_n_100,BU_5_n_101,BU_5_n_102,BU_5_n_103}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] (\shift_registers_d[1].shift_reg_d_reg[1]_46 ),
        .\shift_registers_u[1].shift_reg_u_reg[1][4] ({BU_5_n_104,BU_5_n_105,BU_5_n_106}),
        .\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ({BU_5_n_130,BU_5_n_131,BU_5_n_132}),
        .\shift_registers_u[3].shift_reg_u_reg[3][19] ({sub_out_20[22:20],sub_out_20[0]}),
        .switch(switch_47),
        .\valid_buf_reg[5]_0 (RU_1_n_3));
  BU_5 BU_6
       (.A({RU_6_n_25,RU_6_n_26,RU_6_n_27,BU_5_n_133}),
        .B(mode_IBUF),
        .BU_6_o_valid(BU_6_o_valid),
        .CO(out1_26),
        .D(BU_6_out_data_d),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_6_n_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_6_n_39),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (BU_6_n_50),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_6_n_42),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_6_n_53),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ({BU_6_n_12,BU_6_n_13}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_6_n_45),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_2 (BU_6_n_56),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ({a_plus_b_minus_q_24[23],a_plus_b_minus_q_24[20],a_plus_b_minus_q_24[18],a_plus_b_minus_q_24[16],a_plus_b_minus_q_24[12]}),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_1 (BU_6_n_14),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_23 ),
        .DI({RU_6_n_76,BU_5_n_104,BU_5_n_105,BU_5_n_106}),
        .O(BU_6_n_10),
        .Q(RU_6_out_data_u),
        .RU_6_o_valid(RU_6_o_valid),
        .RU_6_out_data_d(RU_6_out_data_d),
        .RU_7_out_data_d(RU_7_out_data_d),
        .S({RU_6_n_77,BU_5_n_130,BU_5_n_131,BU_5_n_132}),
        .\_inferred__1/i___1_carry__2 (RU_6_n_75),
        .a_mul_b0({RU_6_n_78,RU_6_n_79}),
        .a_mul_b0_0({RU_6_n_85,RU_6_n_86,RU_6_n_87}),
        .a_mul_b0_1(RU_6_n_74),
        .a_mul_b0_2(RU_6_n_84),
        .a_mul_b0_3({RU_6_n_62,RU_6_n_63,RU_6_n_64,RU_6_n_65}),
        .a_mul_b0_4({RU_6_n_80,RU_6_n_81,RU_6_n_82,RU_6_n_83}),
        .a_mul_b0_5(sub_out_29[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__5({RU_6_n_54,RU_6_n_55,RU_6_n_56}),
        .i___1_carry_i_7__5_0({RU_6_n_57,RU_6_n_58,RU_6_n_59}),
        .out1_carry(RU_7_out_data_u[5:0]),
        .out1_carry_0(BU_7_n_16),
        .out1_carry_1(BU_7_n_17),
        .out1_carry_2(BU_7_n_14),
        .out1_carry_3(BU_7_n_15),
        .out1_carry_4(BU_7_n_12),
        .out1_carry_5(BU_7_n_13),
        .out1_carry__1({RU_6_n_66,RU_6_n_67,RU_6_n_68,RU_6_n_69}),
        .out1_carry__1_0({RU_6_n_70,RU_6_n_71,RU_6_n_72,RU_6_n_73}),
        .\out_reg[11] (BU_6_n_32),
        .\out_reg[11]_0 (BU_6_n_33),
        .\out_reg[12] (BU_6_n_47),
        .\out_reg[13] (BU_6_n_34),
        .\out_reg[13]_0 (BU_6_n_35),
        .\out_reg[15] (BU_6_n_36),
        .\out_reg[15]_0 (BU_6_n_37),
        .\out_reg[15]_1 (BU_6_n_48),
        .\out_reg[15]_2 (BU_6_n_49),
        .\out_reg[17] (BU_6_n_38),
        .\out_reg[17]_0 (BU_6_n_40),
        .\out_reg[17]_1 (BU_6_n_51),
        .\out_reg[17]_2 (BU_6_n_52),
        .\out_reg[19] (BU_6_n_41),
        .\out_reg[19]_0 (BU_6_n_43),
        .\out_reg[19]_1 (BU_6_n_54),
        .\out_reg[19]_2 (BU_6_n_55),
        .\out_reg[1] (BU_6_n_22),
        .\out_reg[1]_0 (BU_6_n_23),
        .\out_reg[21] (BU_6_n_44),
        .\out_reg[21]_0 (BU_6_n_46),
        .\out_reg[21]_1 (BU_6_n_57),
        .\out_reg[22] (BU_6_n_58),
        .\out_reg[2] (out_22),
        .\out_reg[3] (BU_6_n_24),
        .\out_reg[3]_0 (BU_6_n_25),
        .\out_reg[5] (BU_6_n_26),
        .\out_reg[5]_0 (BU_6_n_27),
        .\out_reg[7] (BU_6_n_28),
        .\out_reg[7]_0 (BU_6_n_29),
        .\out_reg[9] (BU_6_n_30),
        .\out_reg[9]_0 (BU_6_n_31),
        .p_0_in0_out(p_0_in0_out_35),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][0] (BU_6_n_134),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (p_0_in),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ({RU_6_n_60,RU_6_n_61}),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_1 ({RU_6_n_28,RU_6_n_29,RU_6_n_30}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0]_48 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][4] ({BU_6_n_105,BU_6_n_106,BU_6_n_107}),
        .\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ({BU_6_n_131,BU_6_n_132,BU_6_n_133}),
        .\shift_registers_u[1].shift_reg_u_reg[1][19] ({sub_out_25[22:20],sub_out_25[0]}),
        .switch(switch_49),
        .\valid_buf_reg[5]_0 (BU_6_n_104),
        .\valid_buf_reg[5]_1 (RU_1_n_54));
  BU_6 BU_7
       (.A({RU_7_n_25,RU_7_n_26,RU_7_n_27,BU_6_n_134}),
        .B(mode_IBUF),
        .CO(out1_30),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (BU_7_n_29),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (BU_7_n_40),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (BU_7_n_32),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_1 (BU_7_n_43),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (BU_7_n_35),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (BU_7_n_46),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_28 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (RU_1_n_54),
        .DI({RU_7_n_76,BU_6_n_105,BU_6_n_106,BU_6_n_107}),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .NTT_out_u_OBUF(NTT_out_u_OBUF),
        .Q(RU_7_out_data_u),
        .RU_7_o_valid(RU_7_o_valid),
        .RU_7_out_data_d(RU_7_out_data_d),
        .S({RU_7_n_77,BU_6_n_131,BU_6_n_132,BU_6_n_133}),
        .\_inferred__1/i___1_carry__2 (RU_7_n_75),
        .a_mul_b0({RU_7_n_78,RU_7_n_79}),
        .a_mul_b0_0({RU_7_n_85,RU_7_n_86,RU_7_n_87}),
        .a_mul_b0_1(RU_7_n_74),
        .a_mul_b0_2(RU_7_n_84),
        .a_mul_b0_3({RU_7_n_62,RU_7_n_63,RU_7_n_64,RU_7_n_65}),
        .a_mul_b0_4({RU_7_n_80,RU_7_n_81,RU_7_n_82,RU_7_n_83}),
        .a_mul_b0_5({RU_7_n_60,RU_7_n_61}),
        .a_mul_b0_6({RU_7_n_28,RU_7_n_29,RU_7_n_30}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry_i_7__6({RU_7_n_54,RU_7_n_55,RU_7_n_56}),
        .i___1_carry_i_7__6_0({RU_7_n_57,RU_7_n_58,RU_7_n_59}),
        .o_valid_OBUF(o_valid_OBUF),
        .out1_carry__1({RU_7_n_66,RU_7_n_67,RU_7_n_68,RU_7_n_69}),
        .out1_carry__1_0({RU_7_n_70,RU_7_n_71,RU_7_n_72,RU_7_n_73}),
        .\out_reg[11] (BU_7_n_22),
        .\out_reg[11]_0 (BU_7_n_23),
        .\out_reg[12] (BU_7_n_37),
        .\out_reg[13] (BU_7_n_24),
        .\out_reg[13]_0 (BU_7_n_25),
        .\out_reg[15] (BU_7_n_26),
        .\out_reg[15]_0 (BU_7_n_27),
        .\out_reg[15]_1 (BU_7_n_38),
        .\out_reg[15]_2 (BU_7_n_39),
        .\out_reg[17] (BU_7_n_28),
        .\out_reg[17]_0 (BU_7_n_30),
        .\out_reg[17]_1 (BU_7_n_41),
        .\out_reg[17]_2 (BU_7_n_42),
        .\out_reg[19] (BU_7_n_31),
        .\out_reg[19]_0 (BU_7_n_33),
        .\out_reg[19]_1 (BU_7_n_44),
        .\out_reg[19]_2 (BU_7_n_45),
        .\out_reg[1] (BU_7_n_12),
        .\out_reg[1]_0 (BU_7_n_13),
        .\out_reg[21] (BU_7_n_34),
        .\out_reg[21]_0 (BU_7_n_36),
        .\out_reg[21]_1 (BU_7_n_47),
        .\out_reg[22] (BU_7_n_48),
        .\out_reg[2] (out_27),
        .\out_reg[3] (BU_7_n_14),
        .\out_reg[3]_0 (BU_7_n_15),
        .\out_reg[5] (BU_7_n_16),
        .\out_reg[5]_0 (BU_7_n_17),
        .\out_reg[7] (BU_7_n_18),
        .\out_reg[7]_0 (BU_7_n_19),
        .\out_reg[9] (BU_7_n_20),
        .\out_reg[9]_0 (BU_7_n_21),
        .p_0_in0_out(p_0_in0_out_36),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] ({sub_out_29[22:20],sub_out_29[0]}),
        .\valid_buf_reg[5]_0 (RU_1_n_2));
  CONTR CONTR_1
       (.B({p_0_in0_out_31[15:14],p_0_in0_out_31[12:0]}),
        .a_mul_b0(mode_IBUF),
        .a_mul_b0_0(BU_1_n_19),
        .a_mul_b0_1({BU_1_n_20,BU_1_n_21}),
        .a_mul_b0_2({BU_1_n_22,BU_1_n_23}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reset_IBUF(reset_IBUF),
        .zeta_addr(zeta_addr),
        .\zeta_addr_reg[0]_0 (RU_1_n_100));
  CONTR__parameterized0 CONTR_2
       (.B(CONTR_2_n_15),
        .DI({BU_2_n_19,mode_IBUF}),
        .RU_2_o_valid(RU_2_o_valid),
        .RU_2_zeta_trig(RU_2_zeta_trig),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out({p_0_in0_out[22:11],p_0_in0_out[6],p_0_in0_out[4:3]}),
        .reset_IBUF(reset_IBUF));
  CONTR__parameterized1 CONTR_3
       (.DI(mode_IBUF),
        .RU_3_o_valid(RU_3_o_valid),
        .RU_3_zeta_trig(RU_3_zeta_trig),
        .a_mul_b0(BU_3_n_19),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out(p_0_in0_out_32),
        .reset_IBUF(reset_IBUF));
  CONTR__parameterized2 CONTR_4
       (.DI(mode_IBUF),
        .E(RU_4_n_88),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out(p_0_in0_out_33),
        .reset_IBUF(reset_IBUF));
  CONTR__parameterized3 CONTR_5
       (.DI(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out(p_0_in0_out_34),
        .reset_IBUF(reset_IBUF),
        .\zeta_addr_reg[4]_0 (RU_5_n_88));
  CONTR__parameterized4 CONTR_6
       (.DI(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out(p_0_in0_out_35),
        .reset_IBUF(reset_IBUF),
        .\zeta_addr_reg[5]_0 (RU_6_n_88));
  CONTR__parameterized5 CONTR_7
       (.DI(mode_IBUF),
        .RU_7_o_valid(RU_7_o_valid),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in0_out(p_0_in0_out_36),
        .reset_IBUF(reset_IBUF));
  OBUFT \NTT_addr_d_OBUF[0]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[0]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[1]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[1]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[2]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[2]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[3]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[3]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[4]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[4]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[5]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[5]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[6]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[6]),
        .T(1'b1));
  OBUFT \NTT_addr_d_OBUF[7]_inst 
       (.I(1'b0),
        .O(NTT_addr_d[7]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[0]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[0]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[1]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[1]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[2]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[2]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[3]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[3]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[4]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[4]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[5]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[5]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[6]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[6]),
        .T(1'b1));
  OBUFT \NTT_addr_u_OBUF[7]_inst 
       (.I(1'b0),
        .O(NTT_addr_u[7]),
        .T(1'b1));
  IBUF \NTT_in_d_IBUF[0]_inst 
       (.I(NTT_in_d[0]),
        .O(NTT_in_d_IBUF[0]));
  IBUF \NTT_in_d_IBUF[10]_inst 
       (.I(NTT_in_d[10]),
        .O(NTT_in_d_IBUF[10]));
  IBUF \NTT_in_d_IBUF[11]_inst 
       (.I(NTT_in_d[11]),
        .O(NTT_in_d_IBUF[11]));
  IBUF \NTT_in_d_IBUF[12]_inst 
       (.I(NTT_in_d[12]),
        .O(NTT_in_d_IBUF[12]));
  IBUF \NTT_in_d_IBUF[13]_inst 
       (.I(NTT_in_d[13]),
        .O(NTT_in_d_IBUF[13]));
  IBUF \NTT_in_d_IBUF[14]_inst 
       (.I(NTT_in_d[14]),
        .O(NTT_in_d_IBUF[14]));
  IBUF \NTT_in_d_IBUF[15]_inst 
       (.I(NTT_in_d[15]),
        .O(NTT_in_d_IBUF[15]));
  IBUF \NTT_in_d_IBUF[16]_inst 
       (.I(NTT_in_d[16]),
        .O(NTT_in_d_IBUF[16]));
  IBUF \NTT_in_d_IBUF[17]_inst 
       (.I(NTT_in_d[17]),
        .O(NTT_in_d_IBUF[17]));
  IBUF \NTT_in_d_IBUF[18]_inst 
       (.I(NTT_in_d[18]),
        .O(NTT_in_d_IBUF[18]));
  IBUF \NTT_in_d_IBUF[19]_inst 
       (.I(NTT_in_d[19]),
        .O(NTT_in_d_IBUF[19]));
  IBUF \NTT_in_d_IBUF[1]_inst 
       (.I(NTT_in_d[1]),
        .O(NTT_in_d_IBUF[1]));
  IBUF \NTT_in_d_IBUF[20]_inst 
       (.I(NTT_in_d[20]),
        .O(NTT_in_d_IBUF[20]));
  IBUF \NTT_in_d_IBUF[21]_inst 
       (.I(NTT_in_d[21]),
        .O(NTT_in_d_IBUF[21]));
  IBUF \NTT_in_d_IBUF[22]_inst 
       (.I(NTT_in_d[22]),
        .O(NTT_in_d_IBUF[22]));
  IBUF \NTT_in_d_IBUF[2]_inst 
       (.I(NTT_in_d[2]),
        .O(NTT_in_d_IBUF[2]));
  IBUF \NTT_in_d_IBUF[3]_inst 
       (.I(NTT_in_d[3]),
        .O(NTT_in_d_IBUF[3]));
  IBUF \NTT_in_d_IBUF[4]_inst 
       (.I(NTT_in_d[4]),
        .O(NTT_in_d_IBUF[4]));
  IBUF \NTT_in_d_IBUF[5]_inst 
       (.I(NTT_in_d[5]),
        .O(NTT_in_d_IBUF[5]));
  IBUF \NTT_in_d_IBUF[6]_inst 
       (.I(NTT_in_d[6]),
        .O(NTT_in_d_IBUF[6]));
  IBUF \NTT_in_d_IBUF[7]_inst 
       (.I(NTT_in_d[7]),
        .O(NTT_in_d_IBUF[7]));
  IBUF \NTT_in_d_IBUF[8]_inst 
       (.I(NTT_in_d[8]),
        .O(NTT_in_d_IBUF[8]));
  IBUF \NTT_in_d_IBUF[9]_inst 
       (.I(NTT_in_d[9]),
        .O(NTT_in_d_IBUF[9]));
  IBUF \NTT_in_u_IBUF[0]_inst 
       (.I(NTT_in_u[0]),
        .O(NTT_in_u_IBUF[0]));
  IBUF \NTT_in_u_IBUF[10]_inst 
       (.I(NTT_in_u[10]),
        .O(NTT_in_u_IBUF[10]));
  IBUF \NTT_in_u_IBUF[11]_inst 
       (.I(NTT_in_u[11]),
        .O(NTT_in_u_IBUF[11]));
  IBUF \NTT_in_u_IBUF[12]_inst 
       (.I(NTT_in_u[12]),
        .O(NTT_in_u_IBUF[12]));
  IBUF \NTT_in_u_IBUF[13]_inst 
       (.I(NTT_in_u[13]),
        .O(NTT_in_u_IBUF[13]));
  IBUF \NTT_in_u_IBUF[14]_inst 
       (.I(NTT_in_u[14]),
        .O(NTT_in_u_IBUF[14]));
  IBUF \NTT_in_u_IBUF[15]_inst 
       (.I(NTT_in_u[15]),
        .O(NTT_in_u_IBUF[15]));
  IBUF \NTT_in_u_IBUF[16]_inst 
       (.I(NTT_in_u[16]),
        .O(NTT_in_u_IBUF[16]));
  IBUF \NTT_in_u_IBUF[17]_inst 
       (.I(NTT_in_u[17]),
        .O(NTT_in_u_IBUF[17]));
  IBUF \NTT_in_u_IBUF[18]_inst 
       (.I(NTT_in_u[18]),
        .O(NTT_in_u_IBUF[18]));
  IBUF \NTT_in_u_IBUF[19]_inst 
       (.I(NTT_in_u[19]),
        .O(NTT_in_u_IBUF[19]));
  IBUF \NTT_in_u_IBUF[1]_inst 
       (.I(NTT_in_u[1]),
        .O(NTT_in_u_IBUF[1]));
  IBUF \NTT_in_u_IBUF[20]_inst 
       (.I(NTT_in_u[20]),
        .O(NTT_in_u_IBUF[20]));
  IBUF \NTT_in_u_IBUF[21]_inst 
       (.I(NTT_in_u[21]),
        .O(NTT_in_u_IBUF[21]));
  IBUF \NTT_in_u_IBUF[22]_inst 
       (.I(NTT_in_u[22]),
        .O(NTT_in_u_IBUF[22]));
  IBUF \NTT_in_u_IBUF[2]_inst 
       (.I(NTT_in_u[2]),
        .O(NTT_in_u_IBUF[2]));
  IBUF \NTT_in_u_IBUF[3]_inst 
       (.I(NTT_in_u[3]),
        .O(NTT_in_u_IBUF[3]));
  IBUF \NTT_in_u_IBUF[4]_inst 
       (.I(NTT_in_u[4]),
        .O(NTT_in_u_IBUF[4]));
  IBUF \NTT_in_u_IBUF[5]_inst 
       (.I(NTT_in_u[5]),
        .O(NTT_in_u_IBUF[5]));
  IBUF \NTT_in_u_IBUF[6]_inst 
       (.I(NTT_in_u[6]),
        .O(NTT_in_u_IBUF[6]));
  IBUF \NTT_in_u_IBUF[7]_inst 
       (.I(NTT_in_u[7]),
        .O(NTT_in_u_IBUF[7]));
  IBUF \NTT_in_u_IBUF[8]_inst 
       (.I(NTT_in_u[8]),
        .O(NTT_in_u_IBUF[8]));
  IBUF \NTT_in_u_IBUF[9]_inst 
       (.I(NTT_in_u[9]),
        .O(NTT_in_u_IBUF[9]));
  OBUF \NTT_out_d_OBUF[0]_inst 
       (.I(NTT_out_d_OBUF[0]),
        .O(NTT_out_d[0]));
  OBUF \NTT_out_d_OBUF[10]_inst 
       (.I(NTT_out_d_OBUF[10]),
        .O(NTT_out_d[10]));
  OBUF \NTT_out_d_OBUF[11]_inst 
       (.I(NTT_out_d_OBUF[11]),
        .O(NTT_out_d[11]));
  OBUF \NTT_out_d_OBUF[12]_inst 
       (.I(NTT_out_d_OBUF[12]),
        .O(NTT_out_d[12]));
  OBUF \NTT_out_d_OBUF[13]_inst 
       (.I(NTT_out_d_OBUF[13]),
        .O(NTT_out_d[13]));
  OBUF \NTT_out_d_OBUF[14]_inst 
       (.I(NTT_out_d_OBUF[14]),
        .O(NTT_out_d[14]));
  OBUF \NTT_out_d_OBUF[15]_inst 
       (.I(NTT_out_d_OBUF[15]),
        .O(NTT_out_d[15]));
  OBUF \NTT_out_d_OBUF[16]_inst 
       (.I(NTT_out_d_OBUF[16]),
        .O(NTT_out_d[16]));
  OBUF \NTT_out_d_OBUF[17]_inst 
       (.I(NTT_out_d_OBUF[17]),
        .O(NTT_out_d[17]));
  OBUF \NTT_out_d_OBUF[18]_inst 
       (.I(NTT_out_d_OBUF[18]),
        .O(NTT_out_d[18]));
  OBUF \NTT_out_d_OBUF[19]_inst 
       (.I(NTT_out_d_OBUF[19]),
        .O(NTT_out_d[19]));
  OBUF \NTT_out_d_OBUF[1]_inst 
       (.I(NTT_out_d_OBUF[1]),
        .O(NTT_out_d[1]));
  OBUF \NTT_out_d_OBUF[20]_inst 
       (.I(NTT_out_d_OBUF[20]),
        .O(NTT_out_d[20]));
  OBUF \NTT_out_d_OBUF[21]_inst 
       (.I(NTT_out_d_OBUF[21]),
        .O(NTT_out_d[21]));
  OBUF \NTT_out_d_OBUF[22]_inst 
       (.I(NTT_out_d_OBUF[22]),
        .O(NTT_out_d[22]));
  OBUF \NTT_out_d_OBUF[2]_inst 
       (.I(NTT_out_d_OBUF[2]),
        .O(NTT_out_d[2]));
  OBUF \NTT_out_d_OBUF[3]_inst 
       (.I(NTT_out_d_OBUF[3]),
        .O(NTT_out_d[3]));
  OBUF \NTT_out_d_OBUF[4]_inst 
       (.I(NTT_out_d_OBUF[4]),
        .O(NTT_out_d[4]));
  OBUF \NTT_out_d_OBUF[5]_inst 
       (.I(NTT_out_d_OBUF[5]),
        .O(NTT_out_d[5]));
  OBUF \NTT_out_d_OBUF[6]_inst 
       (.I(NTT_out_d_OBUF[6]),
        .O(NTT_out_d[6]));
  OBUF \NTT_out_d_OBUF[7]_inst 
       (.I(NTT_out_d_OBUF[7]),
        .O(NTT_out_d[7]));
  OBUF \NTT_out_d_OBUF[8]_inst 
       (.I(NTT_out_d_OBUF[8]),
        .O(NTT_out_d[8]));
  OBUF \NTT_out_d_OBUF[9]_inst 
       (.I(NTT_out_d_OBUF[9]),
        .O(NTT_out_d[9]));
  OBUF \NTT_out_u_OBUF[0]_inst 
       (.I(NTT_out_u_OBUF[0]),
        .O(NTT_out_u[0]));
  OBUF \NTT_out_u_OBUF[10]_inst 
       (.I(NTT_out_u_OBUF[10]),
        .O(NTT_out_u[10]));
  OBUF \NTT_out_u_OBUF[11]_inst 
       (.I(NTT_out_u_OBUF[11]),
        .O(NTT_out_u[11]));
  OBUF \NTT_out_u_OBUF[12]_inst 
       (.I(NTT_out_u_OBUF[12]),
        .O(NTT_out_u[12]));
  OBUF \NTT_out_u_OBUF[13]_inst 
       (.I(NTT_out_u_OBUF[13]),
        .O(NTT_out_u[13]));
  OBUF \NTT_out_u_OBUF[14]_inst 
       (.I(NTT_out_u_OBUF[14]),
        .O(NTT_out_u[14]));
  OBUF \NTT_out_u_OBUF[15]_inst 
       (.I(NTT_out_u_OBUF[15]),
        .O(NTT_out_u[15]));
  OBUF \NTT_out_u_OBUF[16]_inst 
       (.I(NTT_out_u_OBUF[16]),
        .O(NTT_out_u[16]));
  OBUF \NTT_out_u_OBUF[17]_inst 
       (.I(NTT_out_u_OBUF[17]),
        .O(NTT_out_u[17]));
  OBUF \NTT_out_u_OBUF[18]_inst 
       (.I(NTT_out_u_OBUF[18]),
        .O(NTT_out_u[18]));
  OBUF \NTT_out_u_OBUF[19]_inst 
       (.I(NTT_out_u_OBUF[19]),
        .O(NTT_out_u[19]));
  OBUF \NTT_out_u_OBUF[1]_inst 
       (.I(NTT_out_u_OBUF[1]),
        .O(NTT_out_u[1]));
  OBUF \NTT_out_u_OBUF[20]_inst 
       (.I(NTT_out_u_OBUF[20]),
        .O(NTT_out_u[20]));
  OBUF \NTT_out_u_OBUF[21]_inst 
       (.I(NTT_out_u_OBUF[21]),
        .O(NTT_out_u[21]));
  OBUF \NTT_out_u_OBUF[22]_inst 
       (.I(NTT_out_u_OBUF[22]),
        .O(NTT_out_u[22]));
  OBUF \NTT_out_u_OBUF[2]_inst 
       (.I(NTT_out_u_OBUF[2]),
        .O(NTT_out_u[2]));
  OBUF \NTT_out_u_OBUF[3]_inst 
       (.I(NTT_out_u_OBUF[3]),
        .O(NTT_out_u[3]));
  OBUF \NTT_out_u_OBUF[4]_inst 
       (.I(NTT_out_u_OBUF[4]),
        .O(NTT_out_u[4]));
  OBUF \NTT_out_u_OBUF[5]_inst 
       (.I(NTT_out_u_OBUF[5]),
        .O(NTT_out_u[5]));
  OBUF \NTT_out_u_OBUF[6]_inst 
       (.I(NTT_out_u_OBUF[6]),
        .O(NTT_out_u[6]));
  OBUF \NTT_out_u_OBUF[7]_inst 
       (.I(NTT_out_u_OBUF[7]),
        .O(NTT_out_u[7]));
  OBUF \NTT_out_u_OBUF[8]_inst 
       (.I(NTT_out_u_OBUF[8]),
        .O(NTT_out_u[8]));
  OBUF \NTT_out_u_OBUF[9]_inst 
       (.I(NTT_out_u_OBUF[9]),
        .O(NTT_out_u[9]));
  RU RU_1
       (.A({RU_1_n_56,RU_1_n_57,RU_1_n_58}),
        .BU_0_o_valid(BU_0_o_valid),
        .BU_0_out_data_d(BU_0_out_data_d),
        .CO(out1),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_1_n_97,RU_1_n_98,RU_1_n_99}),
        .DI(mode_IBUF),
        .NTT_in_d_IBUF(NTT_in_d_IBUF[22:20]),
        .\NTT_in_u[20] (RU_1_n_101),
        .\NTT_in_u[22] (RU_1_n_55),
        .NTT_in_u_IBUF(NTT_in_u_IBUF[22:20]),
        .O(BU_0_n_6),
        .Q(out),
        .RU_1_o_valid(RU_1_o_valid),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u),
        .S({RU_1_n_87,RU_1_n_88,RU_1_n_89}),
        .\_inferred__1/i___1_carry (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .\_inferred__1/i___1_carry__3 (BU_1_n_58),
        .\_inferred__1/i___1_carry__3_0 (BU_1_n_57),
        .\_inferred__1/i___1_carry__3_1 (BU_1_n_55),
        .\_inferred__1/i___1_carry__3_2 (BU_1_n_54),
        .\_inferred__1/i___1_carry__3_3 (BU_1_n_59),
        .\_inferred__1/i___1_carry__3_4 (BU_1_n_56),
        .\_inferred__1/i___1_carry__4 (BU_1_n_63),
        .\_inferred__1/i___1_carry__4_0 (BU_1_n_61),
        .\_inferred__1/i___1_carry__4_1 (BU_1_n_60),
        .\_inferred__1/i___1_carry__4_2 (BU_1_n_62),
        .a_mul_b0(sub_out[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__0_0(BU_1_n_53),
        .i___1_carry__2_i_5__0_1(BU_1_n_52),
        .i___1_carry__2_i_7__0(BU_0_n_7),
        .i___1_carry__3_i_5__0_0({BU_0_n_8,BU_0_n_9}),
        .i___1_carry__3_i_6__0_0(BU_1_n_47),
        .i___1_carry__3_i_8__0_0(BU_1_n_44),
        .i___1_carry__4_i_4__0_0(BU_0_n_10),
        .i___1_carry__4_i_5__0_0(BU_1_n_50),
        .out1_carry(BU_1_n_33),
        .out1_carry_0(BU_1_n_34),
        .out1_carry_1(BU_1_n_31),
        .out1_carry_2(BU_1_n_32),
        .out1_carry_3(BU_1_n_29),
        .out1_carry_4(BU_1_n_30),
        .out1_carry__0(BU_1_n_41),
        .out1_carry__0_0(BU_1_n_42),
        .out1_carry__0_1(BU_1_n_40),
        .out1_carry__0_2(BU_1_n_39),
        .out1_carry__0_3(BU_1_n_37),
        .out1_carry__0_4(BU_1_n_38),
        .out1_carry__0_5(BU_1_n_35),
        .out1_carry__0_6(BU_1_n_36),
        .out1_carry__1(BU_1_n_49),
        .out1_carry__1_0(BU_1_n_51),
        .out1_carry__1_1(BU_1_n_46),
        .out1_carry__1_2(BU_1_n_48),
        .out1_carry__1_3(BU_1_n_43),
        .out1_carry__1_4(BU_1_n_45),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[63].shift_reg_d_reg[63]_0 (\shift_registers_d[63].shift_reg_d_reg[63]_37 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 ({a_plus_b_minus_q[23],a_plus_b_minus_q[20],a_plus_b_minus_q[18],a_plus_b_minus_q[16],a_plus_b_minus_q[12]}),
        .\shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_0 (BU_0_n_47),
        .\shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_0 (BU_0_n_46),
        .\shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_0 (BU_0_n_45),
        .\shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_0 (BU_0_n_44),
        .\shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_0 (BU_0_n_43),
        .\shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_0 (BU_0_n_42),
        .\shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_0 (BU_0_n_41),
        .\shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_0 (BU_0_n_40),
        .\shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_0 (BU_0_n_39),
        .\shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_0 (BU_0_n_38),
        .\shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_0 (BU_0_n_56),
        .\shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_0 (BU_0_n_37),
        .\shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_0 (BU_0_n_36),
        .\shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_0 (BU_0_n_35),
        .\shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_0 (BU_0_n_55),
        .\shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_0 (BU_0_n_54),
        .\shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_0 (BU_0_n_53),
        .\shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_0 (BU_0_n_52),
        .\shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_0 (BU_0_n_51),
        .\shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_0 (BU_0_n_50),
        .\shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_0 (BU_0_n_49),
        .\shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_0 (BU_0_n_48),
        .\shift_registers_u[63].shift_reg_u_reg[63][12]_0 (RU_1_n_82),
        .\shift_registers_u[63].shift_reg_u_reg[63][12]_1 (RU_1_n_83),
        .\shift_registers_u[63].shift_reg_u_reg[63][12]_2 (RU_1_n_96),
        .\shift_registers_u[63].shift_reg_u_reg[63][15]_0 ({RU_1_n_74,RU_1_n_75,RU_1_n_76,RU_1_n_77}),
        .\shift_registers_u[63].shift_reg_u_reg[63][15]_1 ({RU_1_n_78,RU_1_n_79,RU_1_n_80,RU_1_n_81}),
        .\shift_registers_u[63].shift_reg_u_reg[63][17]_0 ({RU_1_n_70,RU_1_n_71,RU_1_n_72,RU_1_n_73}),
        .\shift_registers_u[63].shift_reg_u_reg[63][19]_0 ({RU_1_n_68,RU_1_n_69}),
        .\shift_registers_u[63].shift_reg_u_reg[63][19]_1 ({RU_1_n_92,RU_1_n_93,RU_1_n_94,RU_1_n_95}),
        .\shift_registers_u[63].shift_reg_u_reg[63][1]_0 ({RU_1_n_90,RU_1_n_91}),
        .\shift_registers_u[63].shift_reg_u_reg[63][21]_0 ({RU_1_n_62,RU_1_n_63,RU_1_n_64}),
        .\shift_registers_u[63].shift_reg_u_reg[63][21]_1 ({RU_1_n_65,RU_1_n_66,RU_1_n_67}),
        .\shift_registers_u[63].shift_reg_u_reg[63][22]_0 ({RU_1_n_59,RU_1_n_60,RU_1_n_61}),
        .\shift_registers_u[63].shift_reg_u_reg[63][7]_0 ({RU_1_n_84,RU_1_n_85,RU_1_n_86}),
        .switch(switch),
        .valid_buf__r_13_0(RU_1_n_5),
        .valid_buf__r_1_0(RU_1_n_1),
        .valid_buf__r_29_0(RU_1_n_6),
        .valid_buf__r_3_0(RU_1_n_2),
        .valid_buf__r_3_rep_0(RU_1_n_3),
        .valid_buf__r_3_rep__0_0(RU_1_n_54),
        .valid_buf__r_5_0(RU_1_n_4),
        .zeta_addr(zeta_addr),
        .zeta_trig_reg_0(RU_1_n_100));
  RU__parameterized0 RU_2
       (.A({RU_2_n_49,RU_2_n_50,RU_2_n_51}),
        .BU_1_o_valid(BU_1_o_valid),
        .BU_1_out_data_d(BU_1_out_data_d),
        .CO(out1_6),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_2_n_88,RU_2_n_89,RU_2_n_90}),
        .DI(mode_IBUF),
        .O(BU_1_n_10),
        .Q(out_2),
        .RU_2_o_valid(RU_2_o_valid),
        .RU_2_out_data_d({RU_2_out_data_d[22:4],RU_2_out_data_d[2:0]}),
        .RU_2_out_data_u(RU_2_out_data_u),
        .RU_2_zeta_trig(RU_2_zeta_trig),
        .S({RU_2_n_79,RU_2_n_80}),
        .\_inferred__1/i___1_carry (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_3 ),
        .\_inferred__1/i___1_carry__3 (BU_2_n_54),
        .\_inferred__1/i___1_carry__3_0 (BU_2_n_53),
        .\_inferred__1/i___1_carry__3_1 (BU_2_n_51),
        .\_inferred__1/i___1_carry__3_2 (BU_2_n_50),
        .\_inferred__1/i___1_carry__3_3 (BU_2_n_55),
        .\_inferred__1/i___1_carry__3_4 (BU_2_n_52),
        .\_inferred__1/i___1_carry__4 (BU_2_n_59),
        .\_inferred__1/i___1_carry__4_0 (BU_2_n_57),
        .\_inferred__1/i___1_carry__4_1 (BU_2_n_56),
        .\_inferred__1/i___1_carry__4_2 (BU_2_n_58),
        .a_mul_b0(sub_out_5[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__1_0(BU_2_n_49),
        .i___1_carry__2_i_5__1_1(BU_2_n_48),
        .i___1_carry__2_i_7__1(BU_1_n_11),
        .i___1_carry__3_i_5__1_0({BU_1_n_12,BU_1_n_13}),
        .i___1_carry__3_i_6__1_0(BU_2_n_43),
        .i___1_carry__3_i_8__1_0(BU_2_n_40),
        .i___1_carry__4_i_4__1_0(BU_1_n_14),
        .i___1_carry__4_i_5__1_0(BU_2_n_46),
        .out1_carry(BU_2_n_29),
        .out1_carry_0(BU_2_n_30),
        .out1_carry_1(BU_2_n_27),
        .out1_carry_2(BU_2_n_28),
        .out1_carry__0(BU_2_n_37),
        .out1_carry__0_0(BU_2_n_38),
        .out1_carry__0_1(BU_2_n_36),
        .out1_carry__0_2(BU_2_n_35),
        .out1_carry__0_3(BU_2_n_33),
        .out1_carry__0_4(BU_2_n_34),
        .out1_carry__0_5(BU_2_n_31),
        .out1_carry__0_6(BU_2_n_32),
        .out1_carry__1(BU_2_n_45),
        .out1_carry__1_0(BU_2_n_47),
        .out1_carry__1_1(BU_2_n_42),
        .out1_carry__1_2(BU_2_n_44),
        .out1_carry__1_3(BU_2_n_39),
        .out1_carry__1_4(BU_2_n_41),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[31].shift_reg_d_reg[31]_0 (\shift_registers_d[31].shift_reg_d_reg[31]_38 ),
        .\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 ({a_plus_b_minus_q_1[23],a_plus_b_minus_q_1[20],a_plus_b_minus_q_1[18],a_plus_b_minus_q_1[16],a_plus_b_minus_q_1[12]}),
        .\shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_0 (BU_1_n_99),
        .\shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_0 (BU_1_n_98),
        .\shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_0 (BU_1_n_97),
        .\shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_0 (BU_1_n_96),
        .\shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_0 (BU_1_n_95),
        .\shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_0 (BU_1_n_94),
        .\shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_0 (BU_1_n_93),
        .\shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_0 (BU_1_n_92),
        .\shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_0 (BU_1_n_91),
        .\shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_0 (BU_1_n_90),
        .\shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_0 (BU_1_n_108),
        .\shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_0 (BU_1_n_89),
        .\shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_0 (BU_1_n_88),
        .\shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_0 (BU_1_n_87),
        .\shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_0 (BU_1_n_107),
        .\shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_0 (BU_1_n_106),
        .\shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_0 (BU_1_n_105),
        .\shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_0 (BU_1_n_104),
        .\shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_0 (BU_1_n_103),
        .\shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_0 (BU_1_n_102),
        .\shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_0 (BU_1_n_101),
        .\shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_0 (BU_1_n_100),
        .\shift_registers_u[31].shift_reg_u_reg[31][12]_0 (RU_2_n_75),
        .\shift_registers_u[31].shift_reg_u_reg[31][12]_1 (RU_2_n_76),
        .\shift_registers_u[31].shift_reg_u_reg[31][12]_2 (RU_2_n_87),
        .\shift_registers_u[31].shift_reg_u_reg[31][15]_0 ({RU_2_n_67,RU_2_n_68,RU_2_n_69,RU_2_n_70}),
        .\shift_registers_u[31].shift_reg_u_reg[31][15]_1 ({RU_2_n_71,RU_2_n_72,RU_2_n_73,RU_2_n_74}),
        .\shift_registers_u[31].shift_reg_u_reg[31][17]_0 ({RU_2_n_63,RU_2_n_64,RU_2_n_65,RU_2_n_66}),
        .\shift_registers_u[31].shift_reg_u_reg[31][19]_0 ({RU_2_n_61,RU_2_n_62}),
        .\shift_registers_u[31].shift_reg_u_reg[31][19]_1 ({RU_2_n_83,RU_2_n_84,RU_2_n_85,RU_2_n_86}),
        .\shift_registers_u[31].shift_reg_u_reg[31][1]_0 ({RU_2_n_81,RU_2_n_82}),
        .\shift_registers_u[31].shift_reg_u_reg[31][21]_0 ({RU_2_n_55,RU_2_n_56,RU_2_n_57}),
        .\shift_registers_u[31].shift_reg_u_reg[31][21]_1 ({RU_2_n_58,RU_2_n_59,RU_2_n_60}),
        .\shift_registers_u[31].shift_reg_u_reg[31][22]_0 ({RU_2_n_52,RU_2_n_53,RU_2_n_54}),
        .\shift_registers_u[31].shift_reg_u_reg[31][7]_0 ({RU_2_n_77,RU_2_n_78}),
        .switch(switch_39),
        .\valid_buf_[31].valid_buf_reg[31]_0 (RU_1_n_6));
  RU__parameterized1 RU_3
       (.A({RU_3_n_49,RU_3_n_50,RU_3_n_51}),
        .BU_2_o_valid(BU_2_o_valid),
        .BU_2_out_data_d(BU_2_out_data_d),
        .CO(out1_11),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_3_n_86,RU_3_n_87,RU_3_n_88}),
        .DI(mode_IBUF),
        .O(BU_2_n_10),
        .Q(out_7),
        .RU_3_o_valid(RU_3_o_valid),
        .RU_3_out_data_d({RU_3_out_data_d[22:6],RU_3_out_data_d[2:0]}),
        .RU_3_out_data_u(RU_3_out_data_u),
        .RU_3_zeta_trig(RU_3_zeta_trig),
        .S(RU_3_n_78),
        .\_inferred__1/i___1_carry (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_8 ),
        .\_inferred__1/i___1_carry__3 (BU_3_n_54),
        .\_inferred__1/i___1_carry__3_0 (BU_3_n_53),
        .\_inferred__1/i___1_carry__3_1 (BU_3_n_51),
        .\_inferred__1/i___1_carry__3_2 (BU_3_n_50),
        .\_inferred__1/i___1_carry__3_3 (BU_3_n_55),
        .\_inferred__1/i___1_carry__3_4 (BU_3_n_52),
        .\_inferred__1/i___1_carry__4 (BU_3_n_59),
        .\_inferred__1/i___1_carry__4_0 (BU_3_n_57),
        .\_inferred__1/i___1_carry__4_1 (BU_3_n_56),
        .\_inferred__1/i___1_carry__4_2 (BU_3_n_58),
        .a_mul_b0(sub_out_10[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__2_0(BU_3_n_49),
        .i___1_carry__2_i_5__2_1(BU_3_n_48),
        .i___1_carry__2_i_7__2(BU_2_n_11),
        .i___1_carry__3_i_5__2_0({BU_2_n_12,BU_2_n_13}),
        .i___1_carry__3_i_6__2_0(BU_3_n_43),
        .i___1_carry__3_i_8__2_0(BU_3_n_40),
        .i___1_carry__4_i_4__2_0(BU_2_n_14),
        .i___1_carry__4_i_5__2_0(BU_3_n_46),
        .out1_carry(BU_3_n_29),
        .out1_carry_0(BU_3_n_30),
        .out1_carry__0(BU_3_n_37),
        .out1_carry__0_0(BU_3_n_38),
        .out1_carry__0_1(BU_3_n_36),
        .out1_carry__0_2(BU_3_n_35),
        .out1_carry__0_3(BU_3_n_33),
        .out1_carry__0_4(BU_3_n_34),
        .out1_carry__0_5(BU_3_n_31),
        .out1_carry__0_6(BU_3_n_32),
        .out1_carry__1(BU_3_n_45),
        .out1_carry__1_0(BU_3_n_47),
        .out1_carry__1_1(BU_3_n_42),
        .out1_carry__1_2(BU_3_n_44),
        .out1_carry__1_3(BU_3_n_39),
        .out1_carry__1_4(BU_3_n_41),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[15].shift_reg_d_reg[15]_0 (\shift_registers_d[15].shift_reg_d_reg[15]_40 ),
        .\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 ({a_plus_b_minus_q_4[23],a_plus_b_minus_q_4[20],a_plus_b_minus_q_4[18],a_plus_b_minus_q_4[16],a_plus_b_minus_q_4[12]}),
        .\shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_0 (BU_2_n_95),
        .\shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_0 (BU_2_n_94),
        .\shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_0 (BU_2_n_93),
        .\shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_0 (BU_2_n_92),
        .\shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_0 (BU_2_n_91),
        .\shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_0 (BU_2_n_90),
        .\shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_0 (BU_2_n_89),
        .\shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_0 (BU_2_n_88),
        .\shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_0 (BU_2_n_87),
        .\shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_0 (BU_2_n_86),
        .\shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_0 (BU_2_n_104),
        .\shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_0 (BU_2_n_85),
        .\shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_0 (BU_2_n_84),
        .\shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_0 (BU_2_n_83),
        .\shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_0 (BU_2_n_103),
        .\shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_0 (BU_2_n_102),
        .\shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_0 (BU_2_n_101),
        .\shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_0 (BU_2_n_100),
        .\shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_0 (BU_2_n_99),
        .\shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_0 (BU_2_n_98),
        .\shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_0 (BU_2_n_97),
        .\shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_0 (BU_2_n_96),
        .\shift_registers_u[15].shift_reg_u_reg[15][12]_0 (RU_3_n_75),
        .\shift_registers_u[15].shift_reg_u_reg[15][12]_1 (RU_3_n_76),
        .\shift_registers_u[15].shift_reg_u_reg[15][12]_2 (RU_3_n_85),
        .\shift_registers_u[15].shift_reg_u_reg[15][15]_0 ({RU_3_n_67,RU_3_n_68,RU_3_n_69,RU_3_n_70}),
        .\shift_registers_u[15].shift_reg_u_reg[15][15]_1 ({RU_3_n_71,RU_3_n_72,RU_3_n_73,RU_3_n_74}),
        .\shift_registers_u[15].shift_reg_u_reg[15][17]_0 ({RU_3_n_63,RU_3_n_64,RU_3_n_65,RU_3_n_66}),
        .\shift_registers_u[15].shift_reg_u_reg[15][19]_0 ({RU_3_n_61,RU_3_n_62}),
        .\shift_registers_u[15].shift_reg_u_reg[15][19]_1 ({RU_3_n_81,RU_3_n_82,RU_3_n_83,RU_3_n_84}),
        .\shift_registers_u[15].shift_reg_u_reg[15][1]_0 ({RU_3_n_79,RU_3_n_80}),
        .\shift_registers_u[15].shift_reg_u_reg[15][21]_0 ({RU_3_n_55,RU_3_n_56,RU_3_n_57}),
        .\shift_registers_u[15].shift_reg_u_reg[15][21]_1 ({RU_3_n_58,RU_3_n_59,RU_3_n_60}),
        .\shift_registers_u[15].shift_reg_u_reg[15][22]_0 ({RU_3_n_52,RU_3_n_53,RU_3_n_54}),
        .\shift_registers_u[15].shift_reg_u_reg[15][7]_0 (RU_3_n_77),
        .switch(switch_41),
        .\valid_buf_[15].valid_buf_reg[15]_0 (RU_1_n_5));
  RU__parameterized2 RU_4
       (.A({RU_4_n_48,RU_4_n_49,RU_4_n_50}),
        .BU_3_o_valid(BU_3_o_valid),
        .BU_3_out_data_d(BU_3_out_data_d),
        .CO(out1_16),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_4_n_85,RU_4_n_86,RU_4_n_87}),
        .DI(mode_IBUF),
        .E(RU_4_n_88),
        .O(BU_3_n_10),
        .Q(out_12),
        .RU_4_o_valid(RU_4_o_valid),
        .RU_4_out_data_d({RU_4_out_data_d[22:6],RU_4_out_data_d[2:0]}),
        .RU_4_out_data_u(RU_4_out_data_u),
        .S(RU_4_n_77),
        .\_inferred__1/i___1_carry (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_13 ),
        .\_inferred__1/i___1_carry__3 (BU_4_n_53),
        .\_inferred__1/i___1_carry__3_0 (BU_4_n_52),
        .\_inferred__1/i___1_carry__3_1 (BU_4_n_50),
        .\_inferred__1/i___1_carry__3_2 (BU_4_n_49),
        .\_inferred__1/i___1_carry__3_3 (BU_4_n_54),
        .\_inferred__1/i___1_carry__3_4 (BU_4_n_51),
        .\_inferred__1/i___1_carry__4 (BU_4_n_58),
        .\_inferred__1/i___1_carry__4_0 (BU_4_n_56),
        .\_inferred__1/i___1_carry__4_1 (BU_4_n_55),
        .\_inferred__1/i___1_carry__4_2 (BU_4_n_57),
        .a_mul_b0(sub_out_15[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__3_0(BU_4_n_48),
        .i___1_carry__2_i_5__3_1(BU_4_n_47),
        .i___1_carry__2_i_7__3(BU_3_n_11),
        .i___1_carry__3_i_5__3_0({BU_3_n_12,BU_3_n_13}),
        .i___1_carry__3_i_6__3_0(BU_4_n_42),
        .i___1_carry__3_i_8__3_0(BU_4_n_39),
        .i___1_carry__4_i_4__3_0(BU_3_n_14),
        .i___1_carry__4_i_5__3_0(BU_4_n_45),
        .out1_carry(BU_4_n_28),
        .out1_carry_0(BU_4_n_29),
        .out1_carry__0(BU_4_n_36),
        .out1_carry__0_0(BU_4_n_37),
        .out1_carry__0_1(BU_4_n_35),
        .out1_carry__0_2(BU_4_n_34),
        .out1_carry__0_3(BU_4_n_32),
        .out1_carry__0_4(BU_4_n_33),
        .out1_carry__0_5(BU_4_n_30),
        .out1_carry__0_6(BU_4_n_31),
        .out1_carry__1(BU_4_n_44),
        .out1_carry__1_0(BU_4_n_46),
        .out1_carry__1_1(BU_4_n_41),
        .out1_carry__1_2(BU_4_n_43),
        .out1_carry__1_3(BU_4_n_38),
        .out1_carry__1_4(BU_4_n_40),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[7].shift_reg_d_reg[7]_0 (\shift_registers_d[7].shift_reg_d_reg[7]_42 ),
        .\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 ({a_plus_b_minus_q_9[23],a_plus_b_minus_q_9[20],a_plus_b_minus_q_9[18],a_plus_b_minus_q_9[16],a_plus_b_minus_q_9[12]}),
        .\shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_0 (BU_3_n_95),
        .\shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_0 (BU_3_n_94),
        .\shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_0 (BU_3_n_93),
        .\shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_0 (BU_3_n_92),
        .\shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_0 (BU_3_n_91),
        .\shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_0 (BU_3_n_90),
        .\shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_0 (BU_3_n_89),
        .\shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_0 (BU_3_n_88),
        .\shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_0 (BU_3_n_87),
        .\shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_0 (BU_3_n_86),
        .\shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_0 (BU_3_n_104),
        .\shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_0 (BU_3_n_85),
        .\shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_0 (BU_3_n_84),
        .\shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_0 (BU_3_n_83),
        .\shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_0 (BU_3_n_103),
        .\shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_0 (BU_3_n_102),
        .\shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_0 (BU_3_n_101),
        .\shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_0 (BU_3_n_100),
        .\shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_0 (BU_3_n_99),
        .\shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_0 (BU_3_n_98),
        .\shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_0 (BU_3_n_97),
        .\shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_0 (BU_3_n_96),
        .\shift_registers_u[7].shift_reg_u_reg[7][12]_0 (RU_4_n_74),
        .\shift_registers_u[7].shift_reg_u_reg[7][12]_1 (RU_4_n_75),
        .\shift_registers_u[7].shift_reg_u_reg[7][12]_2 (RU_4_n_84),
        .\shift_registers_u[7].shift_reg_u_reg[7][15]_0 ({RU_4_n_66,RU_4_n_67,RU_4_n_68,RU_4_n_69}),
        .\shift_registers_u[7].shift_reg_u_reg[7][15]_1 ({RU_4_n_70,RU_4_n_71,RU_4_n_72,RU_4_n_73}),
        .\shift_registers_u[7].shift_reg_u_reg[7][17]_0 ({RU_4_n_62,RU_4_n_63,RU_4_n_64,RU_4_n_65}),
        .\shift_registers_u[7].shift_reg_u_reg[7][19]_0 ({RU_4_n_60,RU_4_n_61}),
        .\shift_registers_u[7].shift_reg_u_reg[7][19]_1 ({RU_4_n_80,RU_4_n_81,RU_4_n_82,RU_4_n_83}),
        .\shift_registers_u[7].shift_reg_u_reg[7][1]_0 ({RU_4_n_78,RU_4_n_79}),
        .\shift_registers_u[7].shift_reg_u_reg[7][21]_0 ({RU_4_n_54,RU_4_n_55,RU_4_n_56}),
        .\shift_registers_u[7].shift_reg_u_reg[7][21]_1 ({RU_4_n_57,RU_4_n_58,RU_4_n_59}),
        .\shift_registers_u[7].shift_reg_u_reg[7][22]_0 ({RU_4_n_51,RU_4_n_52,RU_4_n_53}),
        .\shift_registers_u[7].shift_reg_u_reg[7][7]_0 (RU_4_n_76),
        .switch(switch_43),
        .\valid_buf_[7].valid_buf_reg[7]_0 (RU_1_n_4));
  RU__parameterized3 RU_5
       (.A({RU_5_n_48,RU_5_n_49,RU_5_n_50}),
        .BU_4_o_valid(BU_4_o_valid),
        .BU_4_out_data_d(BU_4_out_data_d),
        .CO(out1_21),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_5_n_85,RU_5_n_86,RU_5_n_87}),
        .DI(mode_IBUF),
        .O(BU_4_n_10),
        .Q(out_17),
        .RU_5_o_valid(RU_5_o_valid),
        .RU_5_out_data_d({RU_5_out_data_d[22:6],RU_5_out_data_d[2:0]}),
        .RU_5_out_data_u(RU_5_out_data_u),
        .S(RU_5_n_77),
        .\_inferred__1/i___1_carry (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_18 ),
        .\_inferred__1/i___1_carry__3 (BU_5_n_53),
        .\_inferred__1/i___1_carry__3_0 (BU_5_n_52),
        .\_inferred__1/i___1_carry__3_1 (BU_5_n_50),
        .\_inferred__1/i___1_carry__3_2 (BU_5_n_49),
        .\_inferred__1/i___1_carry__3_3 (BU_5_n_54),
        .\_inferred__1/i___1_carry__3_4 (BU_5_n_51),
        .\_inferred__1/i___1_carry__4 (BU_5_n_58),
        .\_inferred__1/i___1_carry__4_0 (BU_5_n_56),
        .\_inferred__1/i___1_carry__4_1 (BU_5_n_55),
        .\_inferred__1/i___1_carry__4_2 (BU_5_n_57),
        .a_mul_b0(sub_out_20[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__4_0(BU_5_n_48),
        .i___1_carry__2_i_5__4_1(BU_5_n_47),
        .i___1_carry__2_i_7__4(BU_4_n_11),
        .i___1_carry__3_i_5__4_0({BU_4_n_12,BU_4_n_13}),
        .i___1_carry__3_i_6__4_0(BU_5_n_42),
        .i___1_carry__3_i_8__4_0(BU_5_n_39),
        .i___1_carry__4_i_4__4_0(BU_4_n_14),
        .i___1_carry__4_i_5__4_0(BU_5_n_45),
        .out1_carry(BU_5_n_28),
        .out1_carry_0(BU_5_n_29),
        .out1_carry__0(BU_5_n_36),
        .out1_carry__0_0(BU_5_n_37),
        .out1_carry__0_1(BU_5_n_35),
        .out1_carry__0_2(BU_5_n_34),
        .out1_carry__0_3(BU_5_n_32),
        .out1_carry__0_4(BU_5_n_33),
        .out1_carry__0_5(BU_5_n_30),
        .out1_carry__0_6(BU_5_n_31),
        .out1_carry__1(BU_5_n_44),
        .out1_carry__1_0(BU_5_n_46),
        .out1_carry__1_1(BU_5_n_41),
        .out1_carry__1_2(BU_5_n_43),
        .out1_carry__1_3(BU_5_n_38),
        .out1_carry__1_4(BU_5_n_40),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[3].shift_reg_d_reg[3]_0 (\shift_registers_d[3].shift_reg_d_reg[3]_44 ),
        .\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 ({a_plus_b_minus_q_14[23],a_plus_b_minus_q_14[20],a_plus_b_minus_q_14[18],a_plus_b_minus_q_14[16],a_plus_b_minus_q_14[12]}),
        .\shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_0 (BU_4_n_94),
        .\shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_0 (BU_4_n_93),
        .\shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_0 (BU_4_n_92),
        .\shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_0 (BU_4_n_91),
        .\shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_0 (BU_4_n_90),
        .\shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_0 (BU_4_n_89),
        .\shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_0 (BU_4_n_88),
        .\shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_0 (BU_4_n_87),
        .\shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_0 (BU_4_n_86),
        .\shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_0 (BU_4_n_85),
        .\shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_0 (BU_4_n_103),
        .\shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_0 (BU_4_n_84),
        .\shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_0 (BU_4_n_83),
        .\shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_0 (BU_4_n_82),
        .\shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_0 (BU_4_n_102),
        .\shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_0 (BU_4_n_101),
        .\shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_0 (BU_4_n_100),
        .\shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_0 (BU_4_n_99),
        .\shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_0 (BU_4_n_98),
        .\shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_0 (BU_4_n_97),
        .\shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_0 (BU_4_n_96),
        .\shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_0 (BU_4_n_95),
        .\shift_registers_u[3].shift_reg_u_reg[3][12]_0 (RU_5_n_74),
        .\shift_registers_u[3].shift_reg_u_reg[3][12]_1 (RU_5_n_75),
        .\shift_registers_u[3].shift_reg_u_reg[3][12]_2 (RU_5_n_84),
        .\shift_registers_u[3].shift_reg_u_reg[3][15]_0 ({RU_5_n_66,RU_5_n_67,RU_5_n_68,RU_5_n_69}),
        .\shift_registers_u[3].shift_reg_u_reg[3][15]_1 ({RU_5_n_70,RU_5_n_71,RU_5_n_72,RU_5_n_73}),
        .\shift_registers_u[3].shift_reg_u_reg[3][17]_0 ({RU_5_n_62,RU_5_n_63,RU_5_n_64,RU_5_n_65}),
        .\shift_registers_u[3].shift_reg_u_reg[3][19]_0 ({RU_5_n_60,RU_5_n_61}),
        .\shift_registers_u[3].shift_reg_u_reg[3][19]_1 ({RU_5_n_80,RU_5_n_81,RU_5_n_82,RU_5_n_83}),
        .\shift_registers_u[3].shift_reg_u_reg[3][1]_0 ({RU_5_n_78,RU_5_n_79}),
        .\shift_registers_u[3].shift_reg_u_reg[3][21]_0 ({RU_5_n_54,RU_5_n_55,RU_5_n_56}),
        .\shift_registers_u[3].shift_reg_u_reg[3][21]_1 ({RU_5_n_57,RU_5_n_58,RU_5_n_59}),
        .\shift_registers_u[3].shift_reg_u_reg[3][22]_0 ({RU_5_n_51,RU_5_n_52,RU_5_n_53}),
        .\shift_registers_u[3].shift_reg_u_reg[3][7]_0 (RU_5_n_76),
        .switch(switch_45),
        .\valid_buf_[3].valid_buf_reg[3]_0 (RU_5_n_88),
        .\valid_buf_[3].valid_buf_reg[3]_1 (RU_1_n_1));
  RU__parameterized4 RU_6
       (.A({RU_6_n_25,RU_6_n_26,RU_6_n_27}),
        .BU_5_o_valid(BU_5_o_valid),
        .CO(out1_26),
        .D(BU_5_out_data_d),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_6_n_85,RU_6_n_86,RU_6_n_87}),
        .DI(mode_IBUF),
        .O(BU_5_n_10),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1]_46 ),
        .RU_6_o_valid(RU_6_o_valid),
        .RU_6_out_data_d({RU_6_out_data_d[22:6],RU_6_out_data_d[2:0]}),
        .S(RU_6_n_77),
        .\_inferred__1/i___1_carry (out_22),
        .\_inferred__1/i___1_carry_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_23 ),
        .\_inferred__1/i___1_carry__3 (BU_6_n_53),
        .\_inferred__1/i___1_carry__3_0 (BU_6_n_52),
        .\_inferred__1/i___1_carry__3_1 (BU_6_n_50),
        .\_inferred__1/i___1_carry__3_2 (BU_6_n_49),
        .\_inferred__1/i___1_carry__3_3 (BU_6_n_54),
        .\_inferred__1/i___1_carry__3_4 (BU_6_n_51),
        .\_inferred__1/i___1_carry__4 (BU_6_n_58),
        .\_inferred__1/i___1_carry__4_0 (BU_6_n_56),
        .\_inferred__1/i___1_carry__4_1 (BU_6_n_55),
        .\_inferred__1/i___1_carry__4_2 (BU_6_n_57),
        .a_mul_b0(sub_out_25[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__5_0(BU_6_n_48),
        .i___1_carry__2_i_5__5_1(BU_6_n_47),
        .i___1_carry__2_i_7__5(BU_5_n_11),
        .i___1_carry__3_i_5__5_0({BU_5_n_12,BU_5_n_13}),
        .i___1_carry__3_i_6__5_0(BU_6_n_42),
        .i___1_carry__3_i_8__5_0(BU_6_n_39),
        .i___1_carry__4_i_4__5_0(BU_5_n_14),
        .i___1_carry__4_i_5__5_0(BU_6_n_45),
        .out1_carry(BU_6_n_28),
        .out1_carry_0(BU_6_n_29),
        .out1_carry__0(BU_6_n_36),
        .out1_carry__0_0(BU_6_n_37),
        .out1_carry__0_1(BU_6_n_35),
        .out1_carry__0_2(BU_6_n_34),
        .out1_carry__0_3(BU_6_n_32),
        .out1_carry__0_4(BU_6_n_33),
        .out1_carry__0_5(BU_6_n_30),
        .out1_carry__0_6(BU_6_n_31),
        .out1_carry__1(BU_6_n_44),
        .out1_carry__1_0(BU_6_n_46),
        .out1_carry__1_1(BU_6_n_41),
        .out1_carry__1_2(BU_6_n_43),
        .out1_carry__1_3(BU_6_n_38),
        .out1_carry__1_4(BU_6_n_40),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ({a_plus_b_minus_q_19[23],a_plus_b_minus_q_19[20],a_plus_b_minus_q_19[18],a_plus_b_minus_q_19[16],a_plus_b_minus_q_19[12]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ({BU_5_n_82,BU_5_n_83,BU_5_n_84,BU_5_n_85,BU_5_n_86,BU_5_n_87,BU_5_n_88,BU_5_n_89,BU_5_n_90,BU_5_n_91,BU_5_n_92,BU_5_n_93,BU_5_n_94,BU_5_n_95,BU_5_n_96,BU_5_n_97,BU_5_n_98,BU_5_n_99,BU_5_n_100,BU_5_n_101,BU_5_n_102,BU_5_n_103}),
        .\shift_registers_u[1].shift_reg_u_reg[1][12]_0 (RU_6_n_74),
        .\shift_registers_u[1].shift_reg_u_reg[1][12]_1 (RU_6_n_75),
        .\shift_registers_u[1].shift_reg_u_reg[1][12]_2 (RU_6_n_84),
        .\shift_registers_u[1].shift_reg_u_reg[1][15]_0 ({RU_6_n_66,RU_6_n_67,RU_6_n_68,RU_6_n_69}),
        .\shift_registers_u[1].shift_reg_u_reg[1][15]_1 ({RU_6_n_70,RU_6_n_71,RU_6_n_72,RU_6_n_73}),
        .\shift_registers_u[1].shift_reg_u_reg[1][17]_0 ({RU_6_n_62,RU_6_n_63,RU_6_n_64,RU_6_n_65}),
        .\shift_registers_u[1].shift_reg_u_reg[1][19]_0 ({RU_6_n_60,RU_6_n_61}),
        .\shift_registers_u[1].shift_reg_u_reg[1][19]_1 ({RU_6_n_80,RU_6_n_81,RU_6_n_82,RU_6_n_83}),
        .\shift_registers_u[1].shift_reg_u_reg[1][1]_0 ({RU_6_n_78,RU_6_n_79}),
        .\shift_registers_u[1].shift_reg_u_reg[1][21]_0 ({RU_6_n_54,RU_6_n_55,RU_6_n_56}),
        .\shift_registers_u[1].shift_reg_u_reg[1][21]_1 ({RU_6_n_57,RU_6_n_58,RU_6_n_59}),
        .\shift_registers_u[1].shift_reg_u_reg[1][22]_0 ({RU_6_n_28,RU_6_n_29,RU_6_n_30}),
        .\shift_registers_u[1].shift_reg_u_reg[1][22]_1 (RU_6_out_data_u),
        .\shift_registers_u[1].shift_reg_u_reg[1][7]_0 (RU_6_n_76),
        .switch(switch_47),
        .\valid_buf_[1].valid_buf_reg[1]_0 (RU_6_n_88));
  RU__parameterized5 RU_7
       (.A({RU_7_n_25,RU_7_n_26,RU_7_n_27}),
        .BU_6_o_valid(BU_6_o_valid),
        .CO(out1_30),
        .D(p_0_in),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ({RU_7_n_85,RU_7_n_86,RU_7_n_87}),
        .DI(mode_IBUF),
        .O(BU_6_n_10),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_48 ),
        .RU_7_o_valid(RU_7_o_valid),
        .RU_7_out_data_d({RU_7_out_data_d[22:6],RU_7_out_data_d[2:0]}),
        .S(RU_7_n_77),
        .\_inferred__1/i___1_carry (out_27),
        .\_inferred__1/i___1_carry_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_28 ),
        .\_inferred__1/i___1_carry__3 (BU_7_n_43),
        .\_inferred__1/i___1_carry__3_0 (BU_7_n_42),
        .\_inferred__1/i___1_carry__3_1 (BU_7_n_40),
        .\_inferred__1/i___1_carry__3_2 (BU_7_n_39),
        .\_inferred__1/i___1_carry__3_3 (BU_7_n_44),
        .\_inferred__1/i___1_carry__3_4 (BU_7_n_41),
        .\_inferred__1/i___1_carry__4 (BU_7_n_48),
        .\_inferred__1/i___1_carry__4_0 (BU_7_n_46),
        .\_inferred__1/i___1_carry__4_1 (BU_7_n_45),
        .\_inferred__1/i___1_carry__4_2 (BU_7_n_47),
        .a_mul_b0(sub_out_29[22:20]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_5__6_0(BU_7_n_38),
        .i___1_carry__2_i_5__6_1(BU_7_n_37),
        .i___1_carry__2_i_7__6(BU_6_n_11),
        .i___1_carry__3_i_5__6_0({BU_6_n_12,BU_6_n_13}),
        .i___1_carry__3_i_6__6_0(BU_7_n_32),
        .i___1_carry__3_i_8__6_0(BU_7_n_29),
        .i___1_carry__4_i_4__6_0(BU_6_n_14),
        .i___1_carry__4_i_5__6_0(BU_7_n_35),
        .out1_carry(BU_7_n_18),
        .out1_carry_0(BU_7_n_19),
        .out1_carry__0(BU_7_n_26),
        .out1_carry__0_0(BU_7_n_27),
        .out1_carry__0_1(BU_7_n_25),
        .out1_carry__0_2(BU_7_n_24),
        .out1_carry__0_3(BU_7_n_22),
        .out1_carry__0_4(BU_7_n_23),
        .out1_carry__0_5(BU_7_n_20),
        .out1_carry__0_6(BU_7_n_21),
        .out1_carry__1(BU_7_n_34),
        .out1_carry__1_0(BU_7_n_36),
        .out1_carry__1_1(BU_7_n_31),
        .out1_carry__1_2(BU_7_n_33),
        .out1_carry__1_3(BU_7_n_28),
        .out1_carry__1_4(BU_7_n_30),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 (BU_6_out_data_d),
        .\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ({a_plus_b_minus_q_24[23],a_plus_b_minus_q_24[20],a_plus_b_minus_q_24[18],a_plus_b_minus_q_24[16],a_plus_b_minus_q_24[12]}),
        .\shift_registers_u[0].shift_reg_u_reg[0][12]_0 (RU_7_n_74),
        .\shift_registers_u[0].shift_reg_u_reg[0][12]_1 (RU_7_n_75),
        .\shift_registers_u[0].shift_reg_u_reg[0][12]_2 (RU_7_n_84),
        .\shift_registers_u[0].shift_reg_u_reg[0][15]_0 ({RU_7_n_66,RU_7_n_67,RU_7_n_68,RU_7_n_69}),
        .\shift_registers_u[0].shift_reg_u_reg[0][15]_1 ({RU_7_n_70,RU_7_n_71,RU_7_n_72,RU_7_n_73}),
        .\shift_registers_u[0].shift_reg_u_reg[0][17]_0 ({RU_7_n_62,RU_7_n_63,RU_7_n_64,RU_7_n_65}),
        .\shift_registers_u[0].shift_reg_u_reg[0][19]_0 ({RU_7_n_60,RU_7_n_61}),
        .\shift_registers_u[0].shift_reg_u_reg[0][19]_1 ({RU_7_n_80,RU_7_n_81,RU_7_n_82,RU_7_n_83}),
        .\shift_registers_u[0].shift_reg_u_reg[0][1]_0 ({RU_7_n_78,RU_7_n_79}),
        .\shift_registers_u[0].shift_reg_u_reg[0][21]_0 ({RU_7_n_54,RU_7_n_55,RU_7_n_56}),
        .\shift_registers_u[0].shift_reg_u_reg[0][21]_1 ({RU_7_n_57,RU_7_n_58,RU_7_n_59}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ({RU_7_n_28,RU_7_n_29,RU_7_n_30}),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_1 (RU_7_out_data_u),
        .\shift_registers_u[0].shift_reg_u_reg[0][7]_0 (RU_7_n_76),
        .switch(switch_49),
        .switch_reg_0(BU_6_n_104));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUFT done_OBUF_inst
       (.I(1'b0),
        .O(done),
        .T(1'b1));
  OBUFT i_ready_OBUF_inst
       (.I(1'b0),
        .O(i_ready),
        .T(1'b1));
  IBUF i_valid_IBUF_inst
       (.I(i_valid),
        .O(i_valid_IBUF));
  IBUF mode_IBUF_inst
       (.I(mode),
        .O(mode_IBUF));
  OBUF o_valid_OBUF_inst
       (.I(o_valid_OBUF),
        .O(o_valid));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
endmodule

module RU
   (switch,
    valid_buf__r_1_0,
    valid_buf__r_3_0,
    valid_buf__r_3_rep_0,
    valid_buf__r_5_0,
    valid_buf__r_13_0,
    valid_buf__r_29_0,
    RU_1_o_valid,
    \shift_registers_d[63].shift_reg_d_reg[63]_0 ,
    RU_1_out_data_u,
    valid_buf__r_3_rep__0_0,
    \NTT_in_u[22] ,
    A,
    \shift_registers_u[63].shift_reg_u_reg[63][22]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][21]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][21]_1 ,
    \shift_registers_u[63].shift_reg_u_reg[63][19]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][17]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][15]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][15]_1 ,
    \shift_registers_u[63].shift_reg_u_reg[63][12]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][12]_1 ,
    \shift_registers_u[63].shift_reg_u_reg[63][7]_0 ,
    S,
    \shift_registers_u[63].shift_reg_u_reg[63][1]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][19]_1 ,
    \shift_registers_u[63].shift_reg_u_reg[63][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    zeta_trig_reg_0,
    \NTT_in_u[20] ,
    reset_IBUF,
    BU_0_o_valid,
    clk_IBUF_BUFG,
    BU_0_out_data_d,
    \shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_0 ,
    \shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_0 ,
    NTT_in_u_IBUF,
    NTT_in_d_IBUF,
    \shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 ,
    O,
    a_mul_b0,
    DI,
    RU_1_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__0_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__0_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__0_0,
    i___1_carry__2_i_5__0_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__0_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__0,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    Q,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__0_0,
    i___1_carry__3_i_5__0_0,
    zeta_addr);
  output switch;
  output valid_buf__r_1_0;
  output valid_buf__r_3_0;
  output valid_buf__r_3_rep_0;
  output valid_buf__r_5_0;
  output valid_buf__r_13_0;
  output valid_buf__r_29_0;
  output RU_1_o_valid;
  output [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  output [22:0]RU_1_out_data_u;
  output valid_buf__r_3_rep__0_0;
  output \NTT_in_u[22] ;
  output [2:0]A;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][22]_0 ;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][21]_0 ;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][21]_1 ;
  output [1:0]\shift_registers_u[63].shift_reg_u_reg[63][19]_0 ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][17]_0 ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][15]_0 ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][15]_1 ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][12]_0 ;
  output \shift_registers_u[63].shift_reg_u_reg[63][12]_1 ;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][7]_0 ;
  output [2:0]S;
  output [1:0]\shift_registers_u[63].shift_reg_u_reg[63][1]_0 ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19]_1 ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output zeta_trig_reg_0;
  output \NTT_in_u[20] ;
  input reset_IBUF;
  input BU_0_o_valid;
  input clk_IBUF_BUFG;
  input [22:0]BU_0_out_data_d;
  input \shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_0 ;
  input \shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_0 ;
  input [2:0]NTT_in_u_IBUF;
  input [2:0]NTT_in_d_IBUF;
  input [4:0]\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [22:0]RU_1_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__0_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__0_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__0_0;
  input i___1_carry__2_i_5__0_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__0_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__0;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [2:0]Q;
  input [2:0]\_inferred__1/i___1_carry ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__0_0;
  input [1:0]i___1_carry__3_i_5__0_0;
  input zeta_addr;

  wire [2:0]A;
  wire BU_0_o_valid;
  wire [22:0]BU_0_out_data_d;
  wire [0:0]CO;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [2:0]NTT_in_d_IBUF;
  wire \NTT_in_u[20] ;
  wire \NTT_in_u[22] ;
  wire [2:0]NTT_in_u_IBUF;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_1_o_valid;
  wire [22:0]RU_1_out_data_d;
  wire [22:0]RU_1_out_data_u;
  wire RU_1_zeta_trig;
  wire [2:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__0_n_0;
  wire i___1_carry__2_i_5__0_0;
  wire i___1_carry__2_i_5__0_1;
  wire [0:0]i___1_carry__2_i_7__0;
  wire i___1_carry__2_i_9__0_n_0;
  wire i___1_carry__3_i_14_n_0;
  wire i___1_carry__3_i_15__0_n_0;
  wire i___1_carry__3_i_17_n_0;
  wire i___1_carry__3_i_18__0_n_0;
  wire [1:0]i___1_carry__3_i_5__0_0;
  wire i___1_carry__3_i_6__0_0;
  wire i___1_carry__3_i_8__0_0;
  wire i___1_carry__4_i_12__0_n_0;
  wire i___1_carry__4_i_13__0_n_0;
  wire [0:0]i___1_carry__4_i_4__0_0;
  wire i___1_carry__4_i_5__0_0;
  wire i___1_carry__4_i_8__0_n_0;
  wire i___1_carry__4_i_9__0_n_0;
  wire i___1_carry_i_8__0_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire reset_IBUF;
  wire \shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][0]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][10]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][11]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][12]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][13]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][14]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][15]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][16]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][17]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][18]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][19]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][1]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][20]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][21]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][22]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][2]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][3]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][4]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][5]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][6]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][7]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][8]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_d[62].shift_reg_d_reg[62][9]_RU_1_valid_buf__r_61_n_0 ;
  wire [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  wire shift_registers_d_gate__0_n_0;
  wire shift_registers_d_gate__10_n_0;
  wire shift_registers_d_gate__11_n_0;
  wire shift_registers_d_gate__12_n_0;
  wire shift_registers_d_gate__13_n_0;
  wire shift_registers_d_gate__14_n_0;
  wire shift_registers_d_gate__15_n_0;
  wire shift_registers_d_gate__16_n_0;
  wire shift_registers_d_gate__17_n_0;
  wire shift_registers_d_gate__18_n_0;
  wire shift_registers_d_gate__19_n_0;
  wire shift_registers_d_gate__1_n_0;
  wire shift_registers_d_gate__20_n_0;
  wire shift_registers_d_gate__21_n_0;
  wire shift_registers_d_gate__2_n_0;
  wire shift_registers_d_gate__3_n_0;
  wire shift_registers_d_gate__4_n_0;
  wire shift_registers_d_gate__5_n_0;
  wire shift_registers_d_gate__6_n_0;
  wire shift_registers_d_gate__7_n_0;
  wire shift_registers_d_gate__8_n_0;
  wire shift_registers_d_gate__9_n_0;
  wire shift_registers_d_gate_n_0;
  wire [4:0]\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_i_1_n_0 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][0]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_n_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_0 ;
  wire \shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_n_0 ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][12]_0 ;
  wire \shift_registers_u[63].shift_reg_u_reg[63][12]_1 ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][12]_2 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][15]_0 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][15]_1 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][17]_0 ;
  wire [1:0]\shift_registers_u[63].shift_reg_u_reg[63][19]_0 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19]_1 ;
  wire [1:0]\shift_registers_u[63].shift_reg_u_reg[63][1]_0 ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][21]_0 ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][21]_1 ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][22]_0 ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][7]_0 ;
  wire shift_registers_u_gate__0_n_0;
  wire shift_registers_u_gate__10_n_0;
  wire shift_registers_u_gate__11_n_0;
  wire shift_registers_u_gate__12_n_0;
  wire shift_registers_u_gate__13_n_0;
  wire shift_registers_u_gate__14_n_0;
  wire shift_registers_u_gate__15_n_0;
  wire shift_registers_u_gate__16_n_0;
  wire shift_registers_u_gate__17_n_0;
  wire shift_registers_u_gate__18_n_0;
  wire shift_registers_u_gate__19_n_0;
  wire shift_registers_u_gate__1_n_0;
  wire shift_registers_u_gate__20_n_0;
  wire shift_registers_u_gate__21_n_0;
  wire shift_registers_u_gate__2_n_0;
  wire shift_registers_u_gate__3_n_0;
  wire shift_registers_u_gate__4_n_0;
  wire shift_registers_u_gate__5_n_0;
  wire shift_registers_u_gate__6_n_0;
  wire shift_registers_u_gate__7_n_0;
  wire shift_registers_u_gate__8_n_0;
  wire shift_registers_u_gate__9_n_0;
  wire shift_registers_u_gate_n_0;
  wire switch;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[10].switch_buf_reg ;
  wire \switch_buf_[11].switch_buf_reg ;
  wire \switch_buf_[12].switch_buf_reg ;
  wire \switch_buf_[13].switch_buf_reg ;
  wire \switch_buf_[14].switch_buf_reg ;
  wire \switch_buf_[15].switch_buf_reg ;
  wire \switch_buf_[16].switch_buf_reg ;
  wire \switch_buf_[17].switch_buf_reg ;
  wire \switch_buf_[18].switch_buf_reg ;
  wire \switch_buf_[19].switch_buf_reg ;
  wire \switch_buf_[1].switch_buf_reg ;
  wire \switch_buf_[20].switch_buf_reg ;
  wire \switch_buf_[21].switch_buf_reg ;
  wire \switch_buf_[22].switch_buf_reg ;
  wire \switch_buf_[23].switch_buf_reg ;
  wire \switch_buf_[24].switch_buf_reg ;
  wire \switch_buf_[25].switch_buf_reg ;
  wire \switch_buf_[26].switch_buf_reg ;
  wire \switch_buf_[27].switch_buf_reg ;
  wire \switch_buf_[28].switch_buf_reg ;
  wire \switch_buf_[29].switch_buf_reg ;
  wire \switch_buf_[2].switch_buf_reg ;
  wire \switch_buf_[30].switch_buf_reg ;
  wire \switch_buf_[31].switch_buf_reg ;
  wire \switch_buf_[32].switch_buf_reg ;
  wire \switch_buf_[33].switch_buf_reg ;
  wire \switch_buf_[34].switch_buf_reg ;
  wire \switch_buf_[35].switch_buf_reg ;
  wire \switch_buf_[36].switch_buf_reg ;
  wire \switch_buf_[37].switch_buf_reg ;
  wire \switch_buf_[38].switch_buf_reg ;
  wire \switch_buf_[39].switch_buf_reg ;
  wire \switch_buf_[3].switch_buf_reg ;
  wire \switch_buf_[40].switch_buf_reg ;
  wire \switch_buf_[41].switch_buf_reg ;
  wire \switch_buf_[42].switch_buf_reg ;
  wire \switch_buf_[43].switch_buf_reg ;
  wire \switch_buf_[44].switch_buf_reg ;
  wire \switch_buf_[45].switch_buf_reg ;
  wire \switch_buf_[46].switch_buf_reg ;
  wire \switch_buf_[47].switch_buf_reg ;
  wire \switch_buf_[48].switch_buf_reg ;
  wire \switch_buf_[49].switch_buf_reg ;
  wire \switch_buf_[4].switch_buf_reg ;
  wire \switch_buf_[50].switch_buf_reg ;
  wire \switch_buf_[51].switch_buf_reg ;
  wire \switch_buf_[52].switch_buf_reg ;
  wire \switch_buf_[53].switch_buf_reg ;
  wire \switch_buf_[54].switch_buf_reg ;
  wire \switch_buf_[55].switch_buf_reg ;
  wire \switch_buf_[56].switch_buf_reg ;
  wire \switch_buf_[57].switch_buf_reg ;
  wire \switch_buf_[58].switch_buf_reg ;
  wire \switch_buf_[59].switch_buf_reg ;
  wire \switch_buf_[5].switch_buf_reg ;
  wire \switch_buf_[60].switch_buf_reg ;
  wire \switch_buf_[61].switch_buf_reg ;
  wire \switch_buf_[6].switch_buf_reg ;
  wire \switch_buf_[7].switch_buf_reg ;
  wire \switch_buf_[8].switch_buf_reg ;
  wire \switch_buf_[9].switch_buf_reg ;
  wire switch_i_1_n_0;
  wire \valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30_n_1 ;
  wire \valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60_n_0 ;
  wire \valid_buf_[62].valid_buf_reg[62]_RU_1_valid_buf__r_61_n_0 ;
  wire valid_buf__gate_n_0;
  wire valid_buf__r_0_n_0;
  wire valid_buf__r_10_n_0;
  wire valid_buf__r_11_n_0;
  wire valid_buf__r_12_n_0;
  wire valid_buf__r_13_0;
  wire valid_buf__r_14_n_0;
  wire valid_buf__r_15_n_0;
  wire valid_buf__r_16_n_0;
  wire valid_buf__r_17_n_0;
  wire valid_buf__r_18_n_0;
  wire valid_buf__r_19_n_0;
  wire valid_buf__r_1_0;
  wire valid_buf__r_20_n_0;
  wire valid_buf__r_21_n_0;
  wire valid_buf__r_22_n_0;
  wire valid_buf__r_23_n_0;
  wire valid_buf__r_24_n_0;
  wire valid_buf__r_25_n_0;
  wire valid_buf__r_26_n_0;
  wire valid_buf__r_27_n_0;
  wire valid_buf__r_28_n_0;
  wire valid_buf__r_29_0;
  wire valid_buf__r_2_n_0;
  wire valid_buf__r_30_n_0;
  wire valid_buf__r_31_n_0;
  wire valid_buf__r_32_n_0;
  wire valid_buf__r_33_n_0;
  wire valid_buf__r_34_n_0;
  wire valid_buf__r_35_n_0;
  wire valid_buf__r_36_n_0;
  wire valid_buf__r_37_n_0;
  wire valid_buf__r_38_n_0;
  wire valid_buf__r_39_n_0;
  wire valid_buf__r_3_0;
  wire valid_buf__r_3_rep_0;
  wire valid_buf__r_3_rep__0_0;
  wire valid_buf__r_40_n_0;
  wire valid_buf__r_41_n_0;
  wire valid_buf__r_42_n_0;
  wire valid_buf__r_43_n_0;
  wire valid_buf__r_44_n_0;
  wire valid_buf__r_45_n_0;
  wire valid_buf__r_46_n_0;
  wire valid_buf__r_47_n_0;
  wire valid_buf__r_48_n_0;
  wire valid_buf__r_49_n_0;
  wire valid_buf__r_4_n_0;
  wire valid_buf__r_50_n_0;
  wire valid_buf__r_51_n_0;
  wire valid_buf__r_52_n_0;
  wire valid_buf__r_53_n_0;
  wire valid_buf__r_54_n_0;
  wire valid_buf__r_55_n_0;
  wire valid_buf__r_56_n_0;
  wire valid_buf__r_57_n_0;
  wire valid_buf__r_58_n_0;
  wire valid_buf__r_59_n_0;
  wire valid_buf__r_5_0;
  wire valid_buf__r_60_n_0;
  wire valid_buf__r_61_n_0;
  wire valid_buf__r_6_n_0;
  wire valid_buf__r_7_n_0;
  wire valid_buf__r_8_n_0;
  wire valid_buf__r_9_n_0;
  wire valid_buf__r_n_0;
  wire zeta_addr;
  wire zeta_trig0;
  wire zeta_trig_reg_0;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;
  wire \NLW_valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ;
  wire \NLW_valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_5__0
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_1_out_data_d[22]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__0
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_1_out_data_d[21]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__0
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_1_out_data_d[20]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[15]),
        .I2(RU_1_out_data_d[14]),
        .I3(RU_1_out_data_u[14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__0_0),
        .O(i___1_carry__2_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__0
       (.I0(RU_1_out_data_u[12]),
        .I1(switch),
        .I2(\shift_registers_d[63].shift_reg_d_reg[63]_0 [12]),
        .I3(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [0]),
        .I4(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [4]),
        .I5(i___1_carry__2_i_7__0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__0
       (.I0(i___1_carry__2_i_9__0_n_0),
        .I1(CO),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__0
       (.I0(CO),
        .I1(i___1_carry__2_i_9__0_n_0),
        .I2(i___1_carry__2_i_11__0_n_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__0
       (.I0(RU_1_out_data_u[12]),
        .I1(RU_1_out_data_d[14]),
        .I2(RU_1_out_data_u[14]),
        .I3(RU_1_out_data_d[12]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__0_1),
        .O(i___1_carry__2_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14
       (.I0(RU_1_out_data_u[18]),
        .I1(switch),
        .I2(\shift_registers_d[63].shift_reg_d_reg[63]_0 [18]),
        .I3(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [2]),
        .I4(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [4]),
        .I5(i___1_carry__3_i_5__0_0[1]),
        .O(i___1_carry__3_i_14_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__0
       (.I0(RU_1_out_data_u[17]),
        .I1(RU_1_out_data_d[17]),
        .I2(RU_1_out_data_u[18]),
        .I3(RU_1_out_data_d[18]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__0_0),
        .O(i___1_carry__3_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17
       (.I0(RU_1_out_data_u[16]),
        .I1(switch),
        .I2(\shift_registers_d[63].shift_reg_d_reg[63]_0 [16]),
        .I3(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [1]),
        .I4(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [4]),
        .I5(i___1_carry__3_i_5__0_0[0]),
        .O(i___1_carry__3_i_17_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[15]),
        .I2(RU_1_out_data_u[16]),
        .I3(RU_1_out_data_d[16]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__0_0),
        .O(i___1_carry__3_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__0
       (.I0(RU_1_out_data_u[17]),
        .I1(RU_1_out_data_d[18]),
        .I2(RU_1_out_data_u[18]),
        .I3(RU_1_out_data_d[17]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__0
       (.I0(RU_1_out_data_u[17]),
        .I1(RU_1_out_data_d[16]),
        .I2(RU_1_out_data_u[16]),
        .I3(RU_1_out_data_d[17]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[16]),
        .I2(RU_1_out_data_u[16]),
        .I3(RU_1_out_data_d[15]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[14]),
        .I2(RU_1_out_data_u[14]),
        .I3(RU_1_out_data_d[15]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14_n_0),
        .I4(RU_1_out_data_d[19]),
        .I5(RU_1_out_data_u[19]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [2]),
        .I1(i___1_carry__3_i_15__0_n_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17_n_0),
        .I4(RU_1_out_data_d[17]),
        .I5(RU_1_out_data_u[17]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][17]_0 [0]),
        .I1(i___1_carry__3_i_18__0_n_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    i___1_carry__4_i_11__6
       (.I0(NTT_in_u_IBUF[0]),
        .I1(NTT_in_d_IBUF[0]),
        .O(\NTT_in_u[20] ));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__0
       (.I0(RU_1_out_data_u[20]),
        .I1(switch),
        .I2(\shift_registers_d[63].shift_reg_d_reg[63]_0 [20]),
        .I3(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [3]),
        .I4(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [4]),
        .I5(i___1_carry__4_i_4__0_0),
        .O(i___1_carry__4_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__0
       (.I0(RU_1_out_data_u[19]),
        .I1(RU_1_out_data_d[19]),
        .I2(RU_1_out_data_u[20]),
        .I3(RU_1_out_data_d[20]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__0_0),
        .O(i___1_carry__4_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__0
       (.I0(RU_1_out_data_u[19]),
        .I1(RU_1_out_data_d[20]),
        .I2(RU_1_out_data_u[20]),
        .I3(RU_1_out_data_d[19]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__0
       (.I0(RU_1_out_data_u[19]),
        .I1(RU_1_out_data_d[18]),
        .I2(RU_1_out_data_u[18]),
        .I3(RU_1_out_data_d[19]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__0
       (.I0(RU_1_out_data_u[22]),
        .I1(i___1_carry__4_i_8__0_n_0),
        .I2(RU_1_out_data_d[22]),
        .I3(i___1_carry__4_i_9__0_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__0_n_0),
        .I4(RU_1_out_data_d[21]),
        .I5(RU_1_out_data_u[21]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][19]_0 [0]),
        .I1(i___1_carry__4_i_13__0_n_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][22]_0 [0]));
  LUT6 #(
    .INIT(64'h9999969969699969)) 
    i___1_carry__4_i_8
       (.I0(NTT_in_u_IBUF[2]),
        .I1(NTT_in_d_IBUF[2]),
        .I2(NTT_in_u_IBUF[1]),
        .I3(NTT_in_d_IBUF[0]),
        .I4(NTT_in_u_IBUF[0]),
        .I5(NTT_in_d_IBUF[1]),
        .O(\NTT_in_u[22] ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__0
       (.I0(RU_1_out_data_u[21]),
        .I1(RU_1_out_data_u[20]),
        .I2(RU_1_out_data_d[20]),
        .I3(RU_1_out_data_d[21]),
        .O(i___1_carry__4_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__0
       (.I0(RU_1_out_data_u[21]),
        .I1(RU_1_out_data_d[20]),
        .I2(RU_1_out_data_u[20]),
        .I3(RU_1_out_data_d[21]),
        .O(i___1_carry__4_i_9__0_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__0
       (.I0(CO),
        .I1(RU_1_out_data_u[1]),
        .I2(RU_1_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(Q[1]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__0
       (.I0(CO),
        .I1(RU_1_out_data_u[0]),
        .I2(RU_1_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [0]),
        .I5(Q[0]),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry [2]),
        .I2(Q[2]),
        .I3(DI),
        .I4(RU_1_out_data_d[2]),
        .I5(RU_1_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__0
       (.I0(\shift_registers_u[63].shift_reg_u_reg[63][1]_0 [0]),
        .I1(i___1_carry_i_8__0_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__0
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry [0]),
        .I2(Q[0]),
        .I3(DI),
        .I4(RU_1_out_data_d[0]),
        .I5(RU_1_out_data_u[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__0
       (.I0(CO),
        .I1(RU_1_out_data_d[1]),
        .I2(RU_1_out_data_u[1]),
        .I3(DI),
        .I4(Q[1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(i___1_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[14]),
        .I2(RU_1_out_data_u[14]),
        .I3(RU_1_out_data_d[15]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__0
       (.I0(RU_1_out_data_u[13]),
        .I1(RU_1_out_data_d[12]),
        .I2(RU_1_out_data_u[12]),
        .I3(RU_1_out_data_d[13]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__0
       (.I0(RU_1_out_data_u[11]),
        .I1(RU_1_out_data_d[10]),
        .I2(RU_1_out_data_u[10]),
        .I3(RU_1_out_data_d[11]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__0
       (.I0(RU_1_out_data_u[9]),
        .I1(RU_1_out_data_d[8]),
        .I2(RU_1_out_data_u[8]),
        .I3(RU_1_out_data_d[9]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__0
       (.I0(RU_1_out_data_u[15]),
        .I1(RU_1_out_data_d[14]),
        .I2(RU_1_out_data_u[14]),
        .I3(RU_1_out_data_d[15]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__0
       (.I0(RU_1_out_data_u[13]),
        .I1(RU_1_out_data_u[12]),
        .I2(RU_1_out_data_d[12]),
        .I3(RU_1_out_data_d[13]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__0
       (.I0(RU_1_out_data_u[11]),
        .I1(RU_1_out_data_d[10]),
        .I2(RU_1_out_data_u[10]),
        .I3(RU_1_out_data_d[11]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__0
       (.I0(RU_1_out_data_u[9]),
        .I1(RU_1_out_data_d[8]),
        .I2(RU_1_out_data_u[8]),
        .I3(RU_1_out_data_d[9]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__0
       (.I0(RU_1_out_data_u[21]),
        .I1(RU_1_out_data_d[20]),
        .I2(RU_1_out_data_u[20]),
        .I3(RU_1_out_data_d[21]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__0
       (.I0(RU_1_out_data_u[19]),
        .I1(RU_1_out_data_d[18]),
        .I2(RU_1_out_data_u[18]),
        .I3(RU_1_out_data_d[19]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__0
       (.I0(RU_1_out_data_u[17]),
        .I1(RU_1_out_data_d[16]),
        .I2(RU_1_out_data_u[16]),
        .I3(RU_1_out_data_d[17]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__0
       (.I0(RU_1_out_data_u[21]),
        .I1(RU_1_out_data_d[20]),
        .I2(RU_1_out_data_u[20]),
        .I3(RU_1_out_data_d[21]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__0
       (.I0(RU_1_out_data_u[19]),
        .I1(RU_1_out_data_d[18]),
        .I2(RU_1_out_data_u[18]),
        .I3(RU_1_out_data_d[19]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__0
       (.I0(RU_1_out_data_u[17]),
        .I1(RU_1_out_data_d[16]),
        .I2(RU_1_out_data_u[16]),
        .I3(RU_1_out_data_d[17]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__0
       (.I0(RU_1_out_data_u[7]),
        .I1(RU_1_out_data_d[6]),
        .I2(RU_1_out_data_u[6]),
        .I3(RU_1_out_data_d[7]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][7]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_2__0
       (.I0(RU_1_out_data_u[5]),
        .I1(RU_1_out_data_d[4]),
        .I2(RU_1_out_data_u[4]),
        .I3(RU_1_out_data_d[5]),
        .I4(DI),
        .I5(out1_carry_1),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][7]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_3__0
       (.I0(RU_1_out_data_u[3]),
        .I1(RU_1_out_data_d[2]),
        .I2(RU_1_out_data_u[2]),
        .I3(RU_1_out_data_d[3]),
        .I4(DI),
        .I5(out1_carry_3),
        .O(\shift_registers_u[63].shift_reg_u_reg[63][7]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__0
       (.I0(RU_1_out_data_u[7]),
        .I1(RU_1_out_data_d[6]),
        .I2(RU_1_out_data_u[6]),
        .I3(RU_1_out_data_d[7]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__0
       (.I0(RU_1_out_data_u[5]),
        .I1(RU_1_out_data_d[4]),
        .I2(RU_1_out_data_u[4]),
        .I3(RU_1_out_data_d[5]),
        .I4(DI),
        .I5(out1_carry_2),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_7__0
       (.I0(RU_1_out_data_u[3]),
        .I1(RU_1_out_data_d[2]),
        .I2(RU_1_out_data_u[2]),
        .I3(RU_1_out_data_d[3]),
        .I4(DI),
        .I5(out1_carry_4),
        .O(S[0]));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[0]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[10]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[11]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[12]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[13]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[14]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[15]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[16]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[17]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[18]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[19]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[1]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[20]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[21]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[22]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[2]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[3]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[4]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[5]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[6]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[7]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[8]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_out_data_d[9]),
        .Q(\NLW_shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_d[31].shift_reg_d_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][0]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][0]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][10]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][10]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][11]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][11]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][12]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][12]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][13]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][13]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][14]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][14]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][15]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][15]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][16]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][16]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][17]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][17]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][18]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][18]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][19]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][19]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][1]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][1]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][20]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][20]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][21]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][21]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][22]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][22]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][2]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][2]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][3]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][3]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][4]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][4]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][5]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][5]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][6]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][6]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][7]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][7]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][8]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][8]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[62].shift_reg_d_reg[62][9]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[61].shift_reg_d_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_d[62].shift_reg_d_reg[62][9]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__21_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__11_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__10_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__9_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__8_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__7_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__6_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__5_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__4_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__3_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__2_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__20_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__1_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__0_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__19_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__18_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__17_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__16_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__15_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__14_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__13_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[63].shift_reg_d_reg[63][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__12_n_0),
        .Q(\shift_registers_d[63].shift_reg_d_reg[63]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][22]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__0
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][21]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__1
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][20]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__10
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][11]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__11
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][10]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__12
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][9]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__13
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][8]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__14
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][7]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__15
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][6]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__16
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][5]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__17
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][4]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__18
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][3]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__19
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][2]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__2
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][19]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__20
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][1]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__21
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][0]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__3
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][18]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__4
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][17]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__5
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][16]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__6
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][15]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__7
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][14]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__8
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][13]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__9
       (.I0(\shift_registers_d[62].shift_reg_d_reg[62][12]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_d_gate__9_n_0));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_i_1_n_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_i_1 
       (.I0(\shift_registers_d[63].shift_reg_d_reg[63]_0 [0]),
        .I1(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_i_1_n_0 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_0 ),
        .Q(\NLW_shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][0]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][10]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][11]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][12]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][14]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][15]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][16]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][18]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][19]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][1]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][20]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][21]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][2]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][3]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][4]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][6]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][7]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][8]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61] " *) 
  (* srl_name = "\\RU_1/shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][0]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][0]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][0]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][10]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][11]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][12]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][13]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][14]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][15]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][16]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][17]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][18]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][19]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][1]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][20]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][21]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][22]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][2]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][3]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][4]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][5]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][6]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][7]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][8]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[61].shift_reg_u_reg[61][9]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__21_n_0),
        .Q(RU_1_out_data_u[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__11_n_0),
        .Q(RU_1_out_data_u[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__10_n_0),
        .Q(RU_1_out_data_u[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__9_n_0),
        .Q(RU_1_out_data_u[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__8_n_0),
        .Q(RU_1_out_data_u[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__7_n_0),
        .Q(RU_1_out_data_u[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__6_n_0),
        .Q(RU_1_out_data_u[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__5_n_0),
        .Q(RU_1_out_data_u[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__4_n_0),
        .Q(RU_1_out_data_u[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__3_n_0),
        .Q(RU_1_out_data_u[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__2_n_0),
        .Q(RU_1_out_data_u[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__20_n_0),
        .Q(RU_1_out_data_u[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__1_n_0),
        .Q(RU_1_out_data_u[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__0_n_0),
        .Q(RU_1_out_data_u[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate_n_0),
        .Q(RU_1_out_data_u[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__19_n_0),
        .Q(RU_1_out_data_u[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__18_n_0),
        .Q(RU_1_out_data_u[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__17_n_0),
        .Q(RU_1_out_data_u[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__16_n_0),
        .Q(RU_1_out_data_u[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__15_n_0),
        .Q(RU_1_out_data_u[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__14_n_0),
        .Q(RU_1_out_data_u[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__13_n_0),
        .Q(RU_1_out_data_u[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[63].shift_reg_u_reg[63][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__12_n_0),
        .Q(RU_1_out_data_u[9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][22]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__0
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][21]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__1
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][20]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__10
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][11]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__11
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][10]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__12
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][9]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__13
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][8]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__14
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][7]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__15
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][6]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__16
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][5]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__17
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][4]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__18
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][3]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__19
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][2]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__2
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][19]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__20
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][1]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__21
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][0]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__3
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][18]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__4
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][17]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__5
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][16]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__6
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][15]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__7
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][14]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__8
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][13]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__9
       (.I0(\shift_registers_u[62].shift_reg_u_reg[62][12]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(shift_registers_u_gate__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(p_0_in0_in),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[10].switch_buf_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[9].switch_buf_reg ),
        .Q(\switch_buf_[10].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[11].switch_buf_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[10].switch_buf_reg ),
        .Q(\switch_buf_[11].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[12].switch_buf_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[11].switch_buf_reg ),
        .Q(\switch_buf_[12].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[13].switch_buf_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[12].switch_buf_reg ),
        .Q(\switch_buf_[13].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[14].switch_buf_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[13].switch_buf_reg ),
        .Q(\switch_buf_[14].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[15].switch_buf_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[14].switch_buf_reg ),
        .Q(\switch_buf_[15].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[16].switch_buf_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[15].switch_buf_reg ),
        .Q(\switch_buf_[16].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[17].switch_buf_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[16].switch_buf_reg ),
        .Q(\switch_buf_[17].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[18].switch_buf_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[17].switch_buf_reg ),
        .Q(\switch_buf_[18].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[19].switch_buf_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[18].switch_buf_reg ),
        .Q(\switch_buf_[19].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .Q(\switch_buf_[1].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[20].switch_buf_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[19].switch_buf_reg ),
        .Q(\switch_buf_[20].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[21].switch_buf_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[20].switch_buf_reg ),
        .Q(\switch_buf_[21].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[22].switch_buf_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[21].switch_buf_reg ),
        .Q(\switch_buf_[22].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[23].switch_buf_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[22].switch_buf_reg ),
        .Q(\switch_buf_[23].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[24].switch_buf_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[23].switch_buf_reg ),
        .Q(\switch_buf_[24].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[25].switch_buf_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[24].switch_buf_reg ),
        .Q(\switch_buf_[25].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[26].switch_buf_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[25].switch_buf_reg ),
        .Q(\switch_buf_[26].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[27].switch_buf_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[26].switch_buf_reg ),
        .Q(\switch_buf_[27].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[28].switch_buf_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[27].switch_buf_reg ),
        .Q(\switch_buf_[28].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[29].switch_buf_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[28].switch_buf_reg ),
        .Q(\switch_buf_[29].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[2].switch_buf_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[1].switch_buf_reg ),
        .Q(\switch_buf_[2].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[30].switch_buf_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[29].switch_buf_reg ),
        .Q(\switch_buf_[30].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[31].switch_buf_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[30].switch_buf_reg ),
        .Q(\switch_buf_[31].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[32].switch_buf_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[31].switch_buf_reg ),
        .Q(\switch_buf_[32].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[33].switch_buf_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[32].switch_buf_reg ),
        .Q(\switch_buf_[33].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[34].switch_buf_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[33].switch_buf_reg ),
        .Q(\switch_buf_[34].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[35].switch_buf_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[34].switch_buf_reg ),
        .Q(\switch_buf_[35].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[36].switch_buf_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[35].switch_buf_reg ),
        .Q(\switch_buf_[36].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[37].switch_buf_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[36].switch_buf_reg ),
        .Q(\switch_buf_[37].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[38].switch_buf_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[37].switch_buf_reg ),
        .Q(\switch_buf_[38].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[39].switch_buf_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[38].switch_buf_reg ),
        .Q(\switch_buf_[39].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[3].switch_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[2].switch_buf_reg ),
        .Q(\switch_buf_[3].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[40].switch_buf_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[39].switch_buf_reg ),
        .Q(\switch_buf_[40].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[41].switch_buf_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[40].switch_buf_reg ),
        .Q(\switch_buf_[41].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[42].switch_buf_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[41].switch_buf_reg ),
        .Q(\switch_buf_[42].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[43].switch_buf_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[42].switch_buf_reg ),
        .Q(\switch_buf_[43].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[44].switch_buf_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[43].switch_buf_reg ),
        .Q(\switch_buf_[44].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[45].switch_buf_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[44].switch_buf_reg ),
        .Q(\switch_buf_[45].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[46].switch_buf_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[45].switch_buf_reg ),
        .Q(\switch_buf_[46].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[47].switch_buf_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[46].switch_buf_reg ),
        .Q(\switch_buf_[47].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[48].switch_buf_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[47].switch_buf_reg ),
        .Q(\switch_buf_[48].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[49].switch_buf_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[48].switch_buf_reg ),
        .Q(\switch_buf_[49].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[4].switch_buf_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[3].switch_buf_reg ),
        .Q(\switch_buf_[4].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[50].switch_buf_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[49].switch_buf_reg ),
        .Q(\switch_buf_[50].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[51].switch_buf_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[50].switch_buf_reg ),
        .Q(\switch_buf_[51].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[52].switch_buf_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[51].switch_buf_reg ),
        .Q(\switch_buf_[52].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[53].switch_buf_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[52].switch_buf_reg ),
        .Q(\switch_buf_[53].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[54].switch_buf_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[53].switch_buf_reg ),
        .Q(\switch_buf_[54].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[55].switch_buf_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[54].switch_buf_reg ),
        .Q(\switch_buf_[55].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[56].switch_buf_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[55].switch_buf_reg ),
        .Q(\switch_buf_[56].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[57].switch_buf_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[56].switch_buf_reg ),
        .Q(\switch_buf_[57].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[58].switch_buf_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[57].switch_buf_reg ),
        .Q(\switch_buf_[58].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[59].switch_buf_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[58].switch_buf_reg ),
        .Q(\switch_buf_[59].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[5].switch_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[4].switch_buf_reg ),
        .Q(\switch_buf_[5].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[60].switch_buf_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[59].switch_buf_reg ),
        .Q(\switch_buf_[60].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[61].switch_buf_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[60].switch_buf_reg ),
        .Q(\switch_buf_[61].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[62].switch_buf_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[61].switch_buf_reg ),
        .Q(p_0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[63].switch_buf_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(p_0_in),
        .Q(p_0_in0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[6].switch_buf_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[5].switch_buf_reg ),
        .Q(\switch_buf_[6].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[7].switch_buf_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[6].switch_buf_reg ),
        .Q(\switch_buf_[7].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[8].switch_buf_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[7].switch_buf_reg ),
        .Q(\switch_buf_[8].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[9].switch_buf_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_0_o_valid),
        .D(\switch_buf_[8].switch_buf_reg ),
        .Q(\switch_buf_[9].switch_buf_reg ),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1
       (.I0(BU_0_o_valid),
        .I1(p_0_in0_in),
        .I2(switch),
        .O(switch_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1_n_0),
        .Q(switch),
        .R(reset_IBUF));
  (* srl_bus_name = "\\RU_1/valid_buf_[31].valid_buf_reg " *) 
  (* srl_name = "\\RU_1/valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_0_o_valid),
        .Q(\NLW_valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30_Q_UNCONNECTED ),
        .Q31(\valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30_n_1 ));
  (* srl_bus_name = "\\RU_1/valid_buf_[61].valid_buf_reg " *) 
  (* srl_name = "\\RU_1/valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\valid_buf_[31].valid_buf_reg[31]_srl32___RU_1_valid_buf__r_30_n_1 ),
        .Q(\valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q31(\NLW_valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[62].valid_buf_reg[62]_RU_1_valid_buf__r_61 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_[61].valid_buf_reg[61]_srl30___RU_1_valid_buf__r_60_n_0 ),
        .Q(\valid_buf_[62].valid_buf_reg[62]_RU_1_valid_buf__r_61_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[63].valid_buf_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__gate_n_0),
        .Q(RU_1_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf__gate
       (.I0(\valid_buf_[62].valid_buf_reg[62]_RU_1_valid_buf__r_61_n_0 ),
        .I1(valid_buf__r_61_n_0),
        .O(valid_buf__gate_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(1'b1),
        .Q(valid_buf__r_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_n_0),
        .Q(valid_buf__r_0_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_1
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_0_n_0),
        .Q(valid_buf__r_1_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_10
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_9_n_0),
        .Q(valid_buf__r_10_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_11
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_10_n_0),
        .Q(valid_buf__r_11_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_12
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_11_n_0),
        .Q(valid_buf__r_12_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_13
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_12_n_0),
        .Q(valid_buf__r_13_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_14
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_13_0),
        .Q(valid_buf__r_14_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_15
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_14_n_0),
        .Q(valid_buf__r_15_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_16
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_15_n_0),
        .Q(valid_buf__r_16_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_17
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_16_n_0),
        .Q(valid_buf__r_17_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_18
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_17_n_0),
        .Q(valid_buf__r_18_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_19
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_18_n_0),
        .Q(valid_buf__r_19_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_2
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_1_0),
        .Q(valid_buf__r_2_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_20
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_19_n_0),
        .Q(valid_buf__r_20_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_21
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_20_n_0),
        .Q(valid_buf__r_21_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_22
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_21_n_0),
        .Q(valid_buf__r_22_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_23
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_22_n_0),
        .Q(valid_buf__r_23_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_24
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_23_n_0),
        .Q(valid_buf__r_24_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_25
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_24_n_0),
        .Q(valid_buf__r_25_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_26
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_25_n_0),
        .Q(valid_buf__r_26_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_27
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_26_n_0),
        .Q(valid_buf__r_27_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_28
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_27_n_0),
        .Q(valid_buf__r_28_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_29
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_28_n_0),
        .Q(valid_buf__r_29_0),
        .R(reset_IBUF));
  (* ORIG_CELL_NAME = "valid_buf__r_3" *) 
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_3
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_2_n_0),
        .Q(valid_buf__r_3_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_30
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_29_0),
        .Q(valid_buf__r_30_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_31
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_30_n_0),
        .Q(valid_buf__r_31_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_32
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_31_n_0),
        .Q(valid_buf__r_32_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_33
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_32_n_0),
        .Q(valid_buf__r_33_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_34
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_33_n_0),
        .Q(valid_buf__r_34_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_35
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_34_n_0),
        .Q(valid_buf__r_35_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_36
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_35_n_0),
        .Q(valid_buf__r_36_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_37
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_36_n_0),
        .Q(valid_buf__r_37_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_38
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_37_n_0),
        .Q(valid_buf__r_38_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_39
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_38_n_0),
        .Q(valid_buf__r_39_n_0),
        .R(reset_IBUF));
  (* ORIG_CELL_NAME = "valid_buf__r_3" *) 
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_3_rep
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_2_n_0),
        .Q(valid_buf__r_3_rep_0),
        .R(reset_IBUF));
  (* ORIG_CELL_NAME = "valid_buf__r_3" *) 
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_3_rep__0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_2_n_0),
        .Q(valid_buf__r_3_rep__0_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_4
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_3_rep_0),
        .Q(valid_buf__r_4_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_40
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_39_n_0),
        .Q(valid_buf__r_40_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_41
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_40_n_0),
        .Q(valid_buf__r_41_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_42
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_41_n_0),
        .Q(valid_buf__r_42_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_43
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_42_n_0),
        .Q(valid_buf__r_43_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_44
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_43_n_0),
        .Q(valid_buf__r_44_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_45
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_44_n_0),
        .Q(valid_buf__r_45_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_46
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_45_n_0),
        .Q(valid_buf__r_46_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_47
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_46_n_0),
        .Q(valid_buf__r_47_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_48
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_47_n_0),
        .Q(valid_buf__r_48_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_49
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_48_n_0),
        .Q(valid_buf__r_49_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_5
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_4_n_0),
        .Q(valid_buf__r_5_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_50
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_49_n_0),
        .Q(valid_buf__r_50_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_51
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_50_n_0),
        .Q(valid_buf__r_51_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_52
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_51_n_0),
        .Q(valid_buf__r_52_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_53
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_52_n_0),
        .Q(valid_buf__r_53_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_54
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_53_n_0),
        .Q(valid_buf__r_54_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_55
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_54_n_0),
        .Q(valid_buf__r_55_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_56
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_55_n_0),
        .Q(valid_buf__r_56_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_57
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_56_n_0),
        .Q(valid_buf__r_57_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_58
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_57_n_0),
        .Q(valid_buf__r_58_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_59
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_58_n_0),
        .Q(valid_buf__r_59_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_6
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_5_0),
        .Q(valid_buf__r_6_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_60
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_59_n_0),
        .Q(valid_buf__r_60_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_61
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_60_n_0),
        .Q(valid_buf__r_61_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_7
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_6_n_0),
        .Q(valid_buf__r_7_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_8
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_7_n_0),
        .Q(valid_buf__r_8_n_0),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    valid_buf__r_9
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__r_8_n_0),
        .Q(valid_buf__r_9_n_0),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'h78)) 
    \zeta_addr[0]_i_1__2 
       (.I0(RU_1_zeta_trig),
        .I1(RU_1_o_valid),
        .I2(zeta_addr),
        .O(zeta_trig_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1
       (.I0(p_0_in),
        .I1(BU_0_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_1_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized0
   (RU_2_zeta_trig,
    switch,
    RU_2_o_valid,
    \shift_registers_d[31].shift_reg_d_reg[31]_0 ,
    RU_2_out_data_u,
    A,
    \shift_registers_u[31].shift_reg_u_reg[31][22]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][21]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][21]_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][19]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][17]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][15]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][15]_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][12]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][12]_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][7]_0 ,
    S,
    \shift_registers_u[31].shift_reg_u_reg[31][1]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][19]_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    reset_IBUF,
    BU_1_o_valid,
    clk_IBUF_BUFG,
    \valid_buf_[31].valid_buf_reg[31]_0 ,
    BU_1_out_data_d,
    \shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_0 ,
    \shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 ,
    O,
    a_mul_b0,
    DI,
    RU_2_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__1_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__1_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__1_0,
    i___1_carry__2_i_5__1_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__1_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__1,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    Q,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__1_0,
    i___1_carry__3_i_5__1_0);
  output RU_2_zeta_trig;
  output switch;
  output RU_2_o_valid;
  output [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  output [22:0]RU_2_out_data_u;
  output [2:0]A;
  output [2:0]\shift_registers_u[31].shift_reg_u_reg[31][22]_0 ;
  output [2:0]\shift_registers_u[31].shift_reg_u_reg[31][21]_0 ;
  output [2:0]\shift_registers_u[31].shift_reg_u_reg[31][21]_1 ;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][19]_0 ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][17]_0 ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][15]_0 ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][15]_1 ;
  output [0:0]\shift_registers_u[31].shift_reg_u_reg[31][12]_0 ;
  output \shift_registers_u[31].shift_reg_u_reg[31][12]_1 ;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][7]_0 ;
  output [1:0]S;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][1]_0 ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19]_1 ;
  output [0:0]\shift_registers_u[31].shift_reg_u_reg[31][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  input reset_IBUF;
  input BU_1_o_valid;
  input clk_IBUF_BUFG;
  input \valid_buf_[31].valid_buf_reg[31]_0 ;
  input [22:0]BU_1_out_data_d;
  input \shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_0 ;
  input \shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_0 ;
  input [4:0]\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [21:0]RU_2_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__1_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__1_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__1_0;
  input i___1_carry__2_i_5__1_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__1_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__1;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input [2:0]Q;
  input [2:0]\_inferred__1/i___1_carry ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__1_0;
  input [1:0]i___1_carry__3_i_5__1_0;

  wire [2:0]A;
  wire BU_1_o_valid;
  wire [22:0]BU_1_out_data_d;
  wire [0:0]CO;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_2_o_valid;
  wire [21:0]RU_2_out_data_d;
  wire [22:0]RU_2_out_data_u;
  wire RU_2_zeta_trig;
  wire [1:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__1_n_0;
  wire i___1_carry__2_i_5__1_0;
  wire i___1_carry__2_i_5__1_1;
  wire [0:0]i___1_carry__2_i_7__1;
  wire i___1_carry__2_i_9__1_n_0;
  wire i___1_carry__3_i_14__0_n_0;
  wire i___1_carry__3_i_15__1_n_0;
  wire i___1_carry__3_i_17__0_n_0;
  wire i___1_carry__3_i_18__1_n_0;
  wire [1:0]i___1_carry__3_i_5__1_0;
  wire i___1_carry__3_i_6__1_0;
  wire i___1_carry__3_i_8__1_0;
  wire i___1_carry__4_i_12__1_n_0;
  wire i___1_carry__4_i_13__1_n_0;
  wire [0:0]i___1_carry__4_i_4__1_0;
  wire i___1_carry__4_i_5__1_0;
  wire i___1_carry__4_i_8__1_n_0;
  wire i___1_carry__4_i_9__1_n_0;
  wire i___1_carry_i_8__1_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire reset_IBUF;
  wire \shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][0]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][10]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][11]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][12]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][13]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][14]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][15]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][16]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][17]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][18]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][19]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][1]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][20]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][21]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][2]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][3]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][4]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][5]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][6]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][7]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][8]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_d[30].shift_reg_d_reg[30][9]_RU_1_valid_buf__r_29_n_0 ;
  wire [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  wire shift_registers_d_gate__0_n_0;
  wire shift_registers_d_gate__10_n_0;
  wire shift_registers_d_gate__11_n_0;
  wire shift_registers_d_gate__12_n_0;
  wire shift_registers_d_gate__13_n_0;
  wire shift_registers_d_gate__14_n_0;
  wire shift_registers_d_gate__15_n_0;
  wire shift_registers_d_gate__16_n_0;
  wire shift_registers_d_gate__17_n_0;
  wire shift_registers_d_gate__18_n_0;
  wire shift_registers_d_gate__19_n_0;
  wire shift_registers_d_gate__1_n_0;
  wire shift_registers_d_gate__20_n_0;
  wire shift_registers_d_gate__21_n_0;
  wire shift_registers_d_gate__2_n_0;
  wire shift_registers_d_gate__3_n_0;
  wire shift_registers_d_gate__4_n_0;
  wire shift_registers_d_gate__5_n_0;
  wire shift_registers_d_gate__6_n_0;
  wire shift_registers_d_gate__7_n_0;
  wire shift_registers_d_gate__8_n_0;
  wire shift_registers_d_gate__9_n_0;
  wire shift_registers_d_gate_n_0;
  wire \shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_i_1_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire [4:0]\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_n_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_0 ;
  wire \shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_n_0 ;
  wire [0:0]\shift_registers_u[31].shift_reg_u_reg[31][12]_0 ;
  wire \shift_registers_u[31].shift_reg_u_reg[31][12]_1 ;
  wire [0:0]\shift_registers_u[31].shift_reg_u_reg[31][12]_2 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][15]_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][15]_1 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][17]_0 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][19]_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19]_1 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][1]_0 ;
  wire [2:0]\shift_registers_u[31].shift_reg_u_reg[31][21]_0 ;
  wire [2:0]\shift_registers_u[31].shift_reg_u_reg[31][21]_1 ;
  wire [2:0]\shift_registers_u[31].shift_reg_u_reg[31][22]_0 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][7]_0 ;
  wire shift_registers_u_gate__0_n_0;
  wire shift_registers_u_gate__10_n_0;
  wire shift_registers_u_gate__11_n_0;
  wire shift_registers_u_gate__12_n_0;
  wire shift_registers_u_gate__13_n_0;
  wire shift_registers_u_gate__14_n_0;
  wire shift_registers_u_gate__15_n_0;
  wire shift_registers_u_gate__16_n_0;
  wire shift_registers_u_gate__17_n_0;
  wire shift_registers_u_gate__18_n_0;
  wire shift_registers_u_gate__19_n_0;
  wire shift_registers_u_gate__1_n_0;
  wire shift_registers_u_gate__20_n_0;
  wire shift_registers_u_gate__21_n_0;
  wire shift_registers_u_gate__2_n_0;
  wire shift_registers_u_gate__3_n_0;
  wire shift_registers_u_gate__4_n_0;
  wire shift_registers_u_gate__5_n_0;
  wire shift_registers_u_gate__6_n_0;
  wire shift_registers_u_gate__7_n_0;
  wire shift_registers_u_gate__8_n_0;
  wire shift_registers_u_gate__9_n_0;
  wire shift_registers_u_gate_n_0;
  wire switch;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[10].switch_buf_reg ;
  wire \switch_buf_[11].switch_buf_reg ;
  wire \switch_buf_[12].switch_buf_reg ;
  wire \switch_buf_[13].switch_buf_reg ;
  wire \switch_buf_[14].switch_buf_reg ;
  wire \switch_buf_[15].switch_buf_reg ;
  wire \switch_buf_[16].switch_buf_reg ;
  wire \switch_buf_[17].switch_buf_reg ;
  wire \switch_buf_[18].switch_buf_reg ;
  wire \switch_buf_[19].switch_buf_reg ;
  wire \switch_buf_[1].switch_buf_reg ;
  wire \switch_buf_[20].switch_buf_reg ;
  wire \switch_buf_[21].switch_buf_reg ;
  wire \switch_buf_[22].switch_buf_reg ;
  wire \switch_buf_[23].switch_buf_reg ;
  wire \switch_buf_[24].switch_buf_reg ;
  wire \switch_buf_[25].switch_buf_reg ;
  wire \switch_buf_[26].switch_buf_reg ;
  wire \switch_buf_[27].switch_buf_reg ;
  wire \switch_buf_[28].switch_buf_reg ;
  wire \switch_buf_[29].switch_buf_reg ;
  wire \switch_buf_[2].switch_buf_reg ;
  wire \switch_buf_[3].switch_buf_reg ;
  wire \switch_buf_[4].switch_buf_reg ;
  wire \switch_buf_[5].switch_buf_reg ;
  wire \switch_buf_[6].switch_buf_reg ;
  wire \switch_buf_[7].switch_buf_reg ;
  wire \switch_buf_[8].switch_buf_reg ;
  wire \switch_buf_[9].switch_buf_reg ;
  wire switch_i_1__0_n_0;
  wire \valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28_n_0 ;
  wire \valid_buf_[30].valid_buf_reg[30]_RU_1_valid_buf__r_29_n_0 ;
  wire \valid_buf_[31].valid_buf_reg[31]_0 ;
  wire valid_buf__gate_n_0;
  wire zeta_trig0;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;
  wire \NLW_valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__1
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_2_out_data_d[19]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__1
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_2_out_data_d[21]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__1
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_2_out_data_d[20]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[14]),
        .I2(RU_2_out_data_d[13]),
        .I3(RU_2_out_data_u[14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__1_0),
        .O(i___1_carry__2_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__1
       (.I0(RU_2_out_data_u[12]),
        .I1(switch),
        .I2(\shift_registers_d[31].shift_reg_d_reg[31]_0 [12]),
        .I3(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [0]),
        .I4(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [4]),
        .I5(i___1_carry__2_i_7__1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__1
       (.I0(i___1_carry__2_i_9__1_n_0),
        .I1(CO),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__1
       (.I0(CO),
        .I1(i___1_carry__2_i_9__1_n_0),
        .I2(i___1_carry__2_i_11__1_n_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__1
       (.I0(RU_2_out_data_u[12]),
        .I1(RU_2_out_data_d[13]),
        .I2(RU_2_out_data_u[14]),
        .I3(RU_2_out_data_d[11]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__1_1),
        .O(i___1_carry__2_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__0
       (.I0(RU_2_out_data_u[18]),
        .I1(switch),
        .I2(\shift_registers_d[31].shift_reg_d_reg[31]_0 [18]),
        .I3(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [2]),
        .I4(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [4]),
        .I5(i___1_carry__3_i_5__1_0[1]),
        .O(i___1_carry__3_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__1
       (.I0(RU_2_out_data_u[17]),
        .I1(RU_2_out_data_d[16]),
        .I2(RU_2_out_data_u[18]),
        .I3(RU_2_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__1_0),
        .O(i___1_carry__3_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__0
       (.I0(RU_2_out_data_u[16]),
        .I1(switch),
        .I2(\shift_registers_d[31].shift_reg_d_reg[31]_0 [16]),
        .I3(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [1]),
        .I4(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [4]),
        .I5(i___1_carry__3_i_5__1_0[0]),
        .O(i___1_carry__3_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[14]),
        .I2(RU_2_out_data_u[16]),
        .I3(RU_2_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__1_0),
        .O(i___1_carry__3_i_18__1_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__1
       (.I0(RU_2_out_data_u[17]),
        .I1(RU_2_out_data_d[17]),
        .I2(RU_2_out_data_u[18]),
        .I3(RU_2_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__1
       (.I0(RU_2_out_data_u[17]),
        .I1(RU_2_out_data_d[15]),
        .I2(RU_2_out_data_u[16]),
        .I3(RU_2_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[15]),
        .I2(RU_2_out_data_u[16]),
        .I3(RU_2_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[13]),
        .I2(RU_2_out_data_u[14]),
        .I3(RU_2_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__0_n_0),
        .I4(RU_2_out_data_d[18]),
        .I5(RU_2_out_data_u[19]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [2]),
        .I1(i___1_carry__3_i_15__1_n_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__0_n_0),
        .I4(RU_2_out_data_d[16]),
        .I5(RU_2_out_data_u[17]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][17]_0 [0]),
        .I1(i___1_carry__3_i_18__1_n_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__1
       (.I0(RU_2_out_data_u[20]),
        .I1(switch),
        .I2(\shift_registers_d[31].shift_reg_d_reg[31]_0 [20]),
        .I3(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [3]),
        .I4(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [4]),
        .I5(i___1_carry__4_i_4__1_0),
        .O(i___1_carry__4_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__1
       (.I0(RU_2_out_data_u[19]),
        .I1(RU_2_out_data_d[18]),
        .I2(RU_2_out_data_u[20]),
        .I3(RU_2_out_data_d[19]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__1_0),
        .O(i___1_carry__4_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__1
       (.I0(RU_2_out_data_u[19]),
        .I1(RU_2_out_data_d[19]),
        .I2(RU_2_out_data_u[20]),
        .I3(RU_2_out_data_d[18]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__1
       (.I0(RU_2_out_data_u[19]),
        .I1(RU_2_out_data_d[17]),
        .I2(RU_2_out_data_u[18]),
        .I3(RU_2_out_data_d[18]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__1
       (.I0(RU_2_out_data_u[22]),
        .I1(i___1_carry__4_i_8__1_n_0),
        .I2(RU_2_out_data_d[21]),
        .I3(i___1_carry__4_i_9__1_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__1_n_0),
        .I4(RU_2_out_data_d[20]),
        .I5(RU_2_out_data_u[21]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][19]_0 [0]),
        .I1(i___1_carry__4_i_13__1_n_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__1
       (.I0(RU_2_out_data_u[21]),
        .I1(RU_2_out_data_u[20]),
        .I2(RU_2_out_data_d[19]),
        .I3(RU_2_out_data_d[20]),
        .O(i___1_carry__4_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__1
       (.I0(RU_2_out_data_u[21]),
        .I1(RU_2_out_data_d[19]),
        .I2(RU_2_out_data_u[20]),
        .I3(RU_2_out_data_d[20]),
        .O(i___1_carry__4_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__1
       (.I0(CO),
        .I1(RU_2_out_data_u[1]),
        .I2(RU_2_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(Q[1]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__1
       (.I0(CO),
        .I1(RU_2_out_data_u[0]),
        .I2(RU_2_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [0]),
        .I5(Q[0]),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry [2]),
        .I2(Q[2]),
        .I3(DI),
        .I4(RU_2_out_data_d[2]),
        .I5(RU_2_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__1
       (.I0(\shift_registers_u[31].shift_reg_u_reg[31][1]_0 [0]),
        .I1(i___1_carry_i_8__1_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__1
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry [0]),
        .I2(Q[0]),
        .I3(DI),
        .I4(RU_2_out_data_d[0]),
        .I5(RU_2_out_data_u[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__1
       (.I0(CO),
        .I1(RU_2_out_data_d[1]),
        .I2(RU_2_out_data_u[1]),
        .I3(DI),
        .I4(Q[1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(i___1_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[13]),
        .I2(RU_2_out_data_u[14]),
        .I3(RU_2_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__1
       (.I0(RU_2_out_data_u[13]),
        .I1(RU_2_out_data_d[11]),
        .I2(RU_2_out_data_u[12]),
        .I3(RU_2_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__1
       (.I0(RU_2_out_data_u[11]),
        .I1(RU_2_out_data_d[9]),
        .I2(RU_2_out_data_u[10]),
        .I3(RU_2_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__1
       (.I0(RU_2_out_data_u[9]),
        .I1(RU_2_out_data_d[7]),
        .I2(RU_2_out_data_u[8]),
        .I3(RU_2_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__1
       (.I0(RU_2_out_data_u[15]),
        .I1(RU_2_out_data_d[13]),
        .I2(RU_2_out_data_u[14]),
        .I3(RU_2_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__1
       (.I0(RU_2_out_data_u[13]),
        .I1(RU_2_out_data_u[12]),
        .I2(RU_2_out_data_d[11]),
        .I3(RU_2_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__1
       (.I0(RU_2_out_data_u[11]),
        .I1(RU_2_out_data_d[9]),
        .I2(RU_2_out_data_u[10]),
        .I3(RU_2_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__1
       (.I0(RU_2_out_data_u[9]),
        .I1(RU_2_out_data_d[7]),
        .I2(RU_2_out_data_u[8]),
        .I3(RU_2_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__1
       (.I0(RU_2_out_data_u[21]),
        .I1(RU_2_out_data_d[19]),
        .I2(RU_2_out_data_u[20]),
        .I3(RU_2_out_data_d[20]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__1
       (.I0(RU_2_out_data_u[19]),
        .I1(RU_2_out_data_d[17]),
        .I2(RU_2_out_data_u[18]),
        .I3(RU_2_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__1
       (.I0(RU_2_out_data_u[17]),
        .I1(RU_2_out_data_d[15]),
        .I2(RU_2_out_data_u[16]),
        .I3(RU_2_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__1
       (.I0(RU_2_out_data_u[21]),
        .I1(RU_2_out_data_d[19]),
        .I2(RU_2_out_data_u[20]),
        .I3(RU_2_out_data_d[20]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__1
       (.I0(RU_2_out_data_u[19]),
        .I1(RU_2_out_data_d[17]),
        .I2(RU_2_out_data_u[18]),
        .I3(RU_2_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__1
       (.I0(RU_2_out_data_u[17]),
        .I1(RU_2_out_data_d[15]),
        .I2(RU_2_out_data_u[16]),
        .I3(RU_2_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__1
       (.I0(RU_2_out_data_u[7]),
        .I1(RU_2_out_data_d[5]),
        .I2(RU_2_out_data_u[6]),
        .I3(RU_2_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][7]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_2__1
       (.I0(RU_2_out_data_u[5]),
        .I1(RU_2_out_data_d[3]),
        .I2(RU_2_out_data_u[4]),
        .I3(RU_2_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_1),
        .O(\shift_registers_u[31].shift_reg_u_reg[31][7]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__1
       (.I0(RU_2_out_data_u[7]),
        .I1(RU_2_out_data_d[5]),
        .I2(RU_2_out_data_u[6]),
        .I3(RU_2_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_6__1
       (.I0(RU_2_out_data_u[5]),
        .I1(RU_2_out_data_d[3]),
        .I2(RU_2_out_data_u[4]),
        .I3(RU_2_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_2),
        .O(S[0]));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[0]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[10]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[11]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[12]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[13]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[14]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[15]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[16]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[17]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[18]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[19]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[1]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[20]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[21]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[22]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[2]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[3]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[4]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[5]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[6]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[7]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[8]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_out_data_d[9]),
        .Q(\shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][0]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][0]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][10]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][10]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][11]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][11]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][12]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][12]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][13]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][13]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][14]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][14]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][15]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][15]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][16]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][16]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][17]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][17]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][18]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][18]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][19]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][19]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][1]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][1]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][20]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][20]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][21]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][21]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][2]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][2]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][3]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][3]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][4]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][4]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][5]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][5]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][6]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][6]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][7]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][7]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][8]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][8]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[30].shift_reg_d_reg[30][9]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[29].shift_reg_d_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_d[30].shift_reg_d_reg[30][9]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__21_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__11_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__10_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__9_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__8_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__7_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__6_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__5_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__4_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__3_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__2_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__20_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__1_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__0_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__19_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__18_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__17_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__16_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__15_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__14_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__13_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[31].shift_reg_d_reg[31][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__12_n_0),
        .Q(\shift_registers_d[31].shift_reg_d_reg[31]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__0
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][21]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__1
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][20]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__10
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][11]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__11
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][10]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__12
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][9]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__13
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][8]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__14
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][7]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__15
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][6]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__16
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][5]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__17
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][4]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__18
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][3]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__19
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][2]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__2
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][19]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__20
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][1]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__21
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][0]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__3
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][18]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__4
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][17]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__5
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][16]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__6
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][15]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__7
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][14]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__8
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][13]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__9
       (.I0(\shift_registers_d[30].shift_reg_d_reg[30][12]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_d_gate__9_n_0));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_i_1_n_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_i_1 
       (.I0(\shift_registers_d[31].shift_reg_d_reg[31]_0 [0]),
        .I1(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_i_1_n_0 ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29] " *) 
  (* srl_name = "\\RU_2/shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_0 ),
        .Q(\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][0]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][10]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][11]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][12]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][14]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][15]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][16]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][18]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][19]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][1]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][20]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][21]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][2]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][3]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][4]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][6]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][7]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][8]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__21_n_0),
        .Q(RU_2_out_data_u[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__11_n_0),
        .Q(RU_2_out_data_u[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__10_n_0),
        .Q(RU_2_out_data_u[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__9_n_0),
        .Q(RU_2_out_data_u[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__8_n_0),
        .Q(RU_2_out_data_u[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__7_n_0),
        .Q(RU_2_out_data_u[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__6_n_0),
        .Q(RU_2_out_data_u[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__5_n_0),
        .Q(RU_2_out_data_u[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__4_n_0),
        .Q(RU_2_out_data_u[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__3_n_0),
        .Q(RU_2_out_data_u[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__2_n_0),
        .Q(RU_2_out_data_u[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__20_n_0),
        .Q(RU_2_out_data_u[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__1_n_0),
        .Q(RU_2_out_data_u[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__0_n_0),
        .Q(RU_2_out_data_u[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate_n_0),
        .Q(RU_2_out_data_u[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__19_n_0),
        .Q(RU_2_out_data_u[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__18_n_0),
        .Q(RU_2_out_data_u[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__17_n_0),
        .Q(RU_2_out_data_u[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__16_n_0),
        .Q(RU_2_out_data_u[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__15_n_0),
        .Q(RU_2_out_data_u[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__14_n_0),
        .Q(RU_2_out_data_u[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__13_n_0),
        .Q(RU_2_out_data_u[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[31].shift_reg_u_reg[31][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__12_n_0),
        .Q(RU_2_out_data_u[9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][22]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__0
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][21]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__1
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][20]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__10
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][11]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__11
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][10]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__12
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][9]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__13
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][8]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__14
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][7]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__15
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][6]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__16
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][5]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__17
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][4]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__18
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][3]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__19
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][2]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__2
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][19]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__20
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][1]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__21
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][0]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__3
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][18]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__4
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][17]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__5
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][16]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__6
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][15]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__7
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][14]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__8
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][13]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__9
       (.I0(\shift_registers_u[30].shift_reg_u_reg[30][12]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(shift_registers_u_gate__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(p_0_in0_in),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[10].switch_buf_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[9].switch_buf_reg ),
        .Q(\switch_buf_[10].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[11].switch_buf_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[10].switch_buf_reg ),
        .Q(\switch_buf_[11].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[12].switch_buf_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[11].switch_buf_reg ),
        .Q(\switch_buf_[12].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[13].switch_buf_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[12].switch_buf_reg ),
        .Q(\switch_buf_[13].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[14].switch_buf_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[13].switch_buf_reg ),
        .Q(\switch_buf_[14].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[15].switch_buf_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[14].switch_buf_reg ),
        .Q(\switch_buf_[15].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[16].switch_buf_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[15].switch_buf_reg ),
        .Q(\switch_buf_[16].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[17].switch_buf_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[16].switch_buf_reg ),
        .Q(\switch_buf_[17].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[18].switch_buf_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[17].switch_buf_reg ),
        .Q(\switch_buf_[18].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[19].switch_buf_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[18].switch_buf_reg ),
        .Q(\switch_buf_[19].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .Q(\switch_buf_[1].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[20].switch_buf_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[19].switch_buf_reg ),
        .Q(\switch_buf_[20].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[21].switch_buf_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[20].switch_buf_reg ),
        .Q(\switch_buf_[21].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[22].switch_buf_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[21].switch_buf_reg ),
        .Q(\switch_buf_[22].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[23].switch_buf_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[22].switch_buf_reg ),
        .Q(\switch_buf_[23].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[24].switch_buf_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[23].switch_buf_reg ),
        .Q(\switch_buf_[24].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[25].switch_buf_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[24].switch_buf_reg ),
        .Q(\switch_buf_[25].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[26].switch_buf_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[25].switch_buf_reg ),
        .Q(\switch_buf_[26].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[27].switch_buf_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[26].switch_buf_reg ),
        .Q(\switch_buf_[27].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[28].switch_buf_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[27].switch_buf_reg ),
        .Q(\switch_buf_[28].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[29].switch_buf_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[28].switch_buf_reg ),
        .Q(\switch_buf_[29].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[2].switch_buf_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[1].switch_buf_reg ),
        .Q(\switch_buf_[2].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[30].switch_buf_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[29].switch_buf_reg ),
        .Q(p_0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[31].switch_buf_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(p_0_in),
        .Q(p_0_in0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[3].switch_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[2].switch_buf_reg ),
        .Q(\switch_buf_[3].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[4].switch_buf_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[3].switch_buf_reg ),
        .Q(\switch_buf_[4].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[5].switch_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[4].switch_buf_reg ),
        .Q(\switch_buf_[5].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[6].switch_buf_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[5].switch_buf_reg ),
        .Q(\switch_buf_[6].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[7].switch_buf_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[6].switch_buf_reg ),
        .Q(\switch_buf_[7].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[8].switch_buf_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[7].switch_buf_reg ),
        .Q(\switch_buf_[8].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[9].switch_buf_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_1_o_valid),
        .D(\switch_buf_[8].switch_buf_reg ),
        .Q(\switch_buf_[9].switch_buf_reg ),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1__0
       (.I0(BU_1_o_valid),
        .I1(p_0_in0_in),
        .I2(switch),
        .O(switch_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1__0_n_0),
        .Q(switch),
        .R(reset_IBUF));
  (* srl_bus_name = "\\RU_2/valid_buf_[29].valid_buf_reg " *) 
  (* srl_name = "\\RU_2/valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_1_o_valid),
        .Q(\valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q31(\NLW_valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[30].valid_buf_reg[30]_RU_1_valid_buf__r_29 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_[29].valid_buf_reg[29]_srl30___RU_1_valid_buf__r_28_n_0 ),
        .Q(\valid_buf_[30].valid_buf_reg[30]_RU_1_valid_buf__r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[31].valid_buf_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__gate_n_0),
        .Q(RU_2_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf__gate
       (.I0(\valid_buf_[30].valid_buf_reg[30]_RU_1_valid_buf__r_29_n_0 ),
        .I1(\valid_buf_[31].valid_buf_reg[31]_0 ),
        .O(valid_buf__gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1__0
       (.I0(p_0_in),
        .I1(BU_1_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_2_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized1
   (RU_3_zeta_trig,
    switch,
    RU_3_o_valid,
    \shift_registers_d[15].shift_reg_d_reg[15]_0 ,
    RU_3_out_data_u,
    A,
    \shift_registers_u[15].shift_reg_u_reg[15][22]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][21]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][21]_1 ,
    \shift_registers_u[15].shift_reg_u_reg[15][19]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][17]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][15]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][15]_1 ,
    \shift_registers_u[15].shift_reg_u_reg[15][12]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][12]_1 ,
    \shift_registers_u[15].shift_reg_u_reg[15][7]_0 ,
    S,
    \shift_registers_u[15].shift_reg_u_reg[15][1]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][19]_1 ,
    \shift_registers_u[15].shift_reg_u_reg[15][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    reset_IBUF,
    BU_2_o_valid,
    clk_IBUF_BUFG,
    \valid_buf_[15].valid_buf_reg[15]_0 ,
    BU_2_out_data_d,
    \shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_0 ,
    \shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 ,
    O,
    a_mul_b0,
    DI,
    RU_3_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__2_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__2_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__2_0,
    i___1_carry__2_i_5__2_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__2_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__2,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    Q,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__2_0,
    i___1_carry__3_i_5__2_0);
  output RU_3_zeta_trig;
  output switch;
  output RU_3_o_valid;
  output [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  output [22:0]RU_3_out_data_u;
  output [2:0]A;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][22]_0 ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][21]_0 ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][21]_1 ;
  output [1:0]\shift_registers_u[15].shift_reg_u_reg[15][19]_0 ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][17]_0 ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][15]_0 ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][15]_1 ;
  output [0:0]\shift_registers_u[15].shift_reg_u_reg[15][12]_0 ;
  output \shift_registers_u[15].shift_reg_u_reg[15][12]_1 ;
  output [0:0]\shift_registers_u[15].shift_reg_u_reg[15][7]_0 ;
  output [0:0]S;
  output [1:0]\shift_registers_u[15].shift_reg_u_reg[15][1]_0 ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19]_1 ;
  output [0:0]\shift_registers_u[15].shift_reg_u_reg[15][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  input reset_IBUF;
  input BU_2_o_valid;
  input clk_IBUF_BUFG;
  input \valid_buf_[15].valid_buf_reg[15]_0 ;
  input [22:0]BU_2_out_data_d;
  input \shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_0 ;
  input \shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_0 ;
  input [4:0]\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [19:0]RU_3_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__2_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__2_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__2_0;
  input i___1_carry__2_i_5__2_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__2_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__2;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input [2:0]Q;
  input [2:0]\_inferred__1/i___1_carry ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__2_0;
  input [1:0]i___1_carry__3_i_5__2_0;

  wire [2:0]A;
  wire BU_2_o_valid;
  wire [22:0]BU_2_out_data_d;
  wire [0:0]CO;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_3_o_valid;
  wire [19:0]RU_3_out_data_d;
  wire [22:0]RU_3_out_data_u;
  wire RU_3_zeta_trig;
  wire [0:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__2_n_0;
  wire i___1_carry__2_i_5__2_0;
  wire i___1_carry__2_i_5__2_1;
  wire [0:0]i___1_carry__2_i_7__2;
  wire i___1_carry__2_i_9__2_n_0;
  wire i___1_carry__3_i_14__1_n_0;
  wire i___1_carry__3_i_15__2_n_0;
  wire i___1_carry__3_i_17__1_n_0;
  wire i___1_carry__3_i_18__2_n_0;
  wire [1:0]i___1_carry__3_i_5__2_0;
  wire i___1_carry__3_i_6__2_0;
  wire i___1_carry__3_i_8__2_0;
  wire i___1_carry__4_i_12__2_n_0;
  wire i___1_carry__4_i_13__2_n_0;
  wire [0:0]i___1_carry__4_i_4__2_0;
  wire i___1_carry__4_i_5__2_0;
  wire i___1_carry__4_i_8__2_n_0;
  wire i___1_carry__4_i_9__2_n_0;
  wire i___1_carry_i_8__2_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire reset_IBUF;
  wire \shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][0]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][10]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][11]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][12]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][13]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][14]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][15]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][16]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][17]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][18]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][19]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][1]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][20]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][21]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][2]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][3]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][4]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][5]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][6]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][7]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][8]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_d[14].shift_reg_d_reg[14][9]_RU_1_valid_buf__r_13_n_0 ;
  wire [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  wire shift_registers_d_gate__0_n_0;
  wire shift_registers_d_gate__10_n_0;
  wire shift_registers_d_gate__11_n_0;
  wire shift_registers_d_gate__12_n_0;
  wire shift_registers_d_gate__13_n_0;
  wire shift_registers_d_gate__14_n_0;
  wire shift_registers_d_gate__15_n_0;
  wire shift_registers_d_gate__16_n_0;
  wire shift_registers_d_gate__17_n_0;
  wire shift_registers_d_gate__18_n_0;
  wire shift_registers_d_gate__19_n_0;
  wire shift_registers_d_gate__1_n_0;
  wire shift_registers_d_gate__20_n_0;
  wire shift_registers_d_gate__21_n_0;
  wire shift_registers_d_gate__2_n_0;
  wire shift_registers_d_gate__3_n_0;
  wire shift_registers_d_gate__4_n_0;
  wire shift_registers_d_gate__5_n_0;
  wire shift_registers_d_gate__6_n_0;
  wire shift_registers_d_gate__7_n_0;
  wire shift_registers_d_gate__8_n_0;
  wire shift_registers_d_gate__9_n_0;
  wire shift_registers_d_gate_n_0;
  wire \shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_i_1_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire [4:0]\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_n_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_0 ;
  wire \shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_n_0 ;
  wire [0:0]\shift_registers_u[15].shift_reg_u_reg[15][12]_0 ;
  wire \shift_registers_u[15].shift_reg_u_reg[15][12]_1 ;
  wire [0:0]\shift_registers_u[15].shift_reg_u_reg[15][12]_2 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][15]_0 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][15]_1 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][17]_0 ;
  wire [1:0]\shift_registers_u[15].shift_reg_u_reg[15][19]_0 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19]_1 ;
  wire [1:0]\shift_registers_u[15].shift_reg_u_reg[15][1]_0 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][21]_0 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][21]_1 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][22]_0 ;
  wire [0:0]\shift_registers_u[15].shift_reg_u_reg[15][7]_0 ;
  wire shift_registers_u_gate__0_n_0;
  wire shift_registers_u_gate__10_n_0;
  wire shift_registers_u_gate__11_n_0;
  wire shift_registers_u_gate__12_n_0;
  wire shift_registers_u_gate__13_n_0;
  wire shift_registers_u_gate__14_n_0;
  wire shift_registers_u_gate__15_n_0;
  wire shift_registers_u_gate__16_n_0;
  wire shift_registers_u_gate__17_n_0;
  wire shift_registers_u_gate__18_n_0;
  wire shift_registers_u_gate__19_n_0;
  wire shift_registers_u_gate__1_n_0;
  wire shift_registers_u_gate__20_n_0;
  wire shift_registers_u_gate__21_n_0;
  wire shift_registers_u_gate__2_n_0;
  wire shift_registers_u_gate__3_n_0;
  wire shift_registers_u_gate__4_n_0;
  wire shift_registers_u_gate__5_n_0;
  wire shift_registers_u_gate__6_n_0;
  wire shift_registers_u_gate__7_n_0;
  wire shift_registers_u_gate__8_n_0;
  wire shift_registers_u_gate__9_n_0;
  wire shift_registers_u_gate_n_0;
  wire switch;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[10].switch_buf_reg ;
  wire \switch_buf_[11].switch_buf_reg ;
  wire \switch_buf_[12].switch_buf_reg ;
  wire \switch_buf_[13].switch_buf_reg ;
  wire \switch_buf_[1].switch_buf_reg ;
  wire \switch_buf_[2].switch_buf_reg ;
  wire \switch_buf_[3].switch_buf_reg ;
  wire \switch_buf_[4].switch_buf_reg ;
  wire \switch_buf_[5].switch_buf_reg ;
  wire \switch_buf_[6].switch_buf_reg ;
  wire \switch_buf_[7].switch_buf_reg ;
  wire \switch_buf_[8].switch_buf_reg ;
  wire \switch_buf_[9].switch_buf_reg ;
  wire switch_i_1__1_n_0;
  wire \valid_buf_[13].valid_buf_reg[13]_srl14___RU_1_valid_buf__r_12_n_0 ;
  wire \valid_buf_[14].valid_buf_reg[14]_RU_1_valid_buf__r_13_n_0 ;
  wire \valid_buf_[15].valid_buf_reg[15]_0 ;
  wire valid_buf__gate_n_0;
  wire zeta_trig0;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__2
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_3_out_data_d[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__2
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_3_out_data_d[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__2
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_3_out_data_d[17]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[12]),
        .I2(RU_3_out_data_d[11]),
        .I3(RU_3_out_data_u[14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__2_0),
        .O(i___1_carry__2_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__2
       (.I0(RU_3_out_data_u[12]),
        .I1(switch),
        .I2(\shift_registers_d[15].shift_reg_d_reg[15]_0 [12]),
        .I3(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [0]),
        .I4(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [4]),
        .I5(i___1_carry__2_i_7__2),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__2
       (.I0(i___1_carry__2_i_9__2_n_0),
        .I1(CO),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__2
       (.I0(CO),
        .I1(i___1_carry__2_i_9__2_n_0),
        .I2(i___1_carry__2_i_11__2_n_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__2
       (.I0(RU_3_out_data_u[12]),
        .I1(RU_3_out_data_d[11]),
        .I2(RU_3_out_data_u[14]),
        .I3(RU_3_out_data_d[9]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__2_1),
        .O(i___1_carry__2_i_9__2_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__1
       (.I0(RU_3_out_data_u[18]),
        .I1(switch),
        .I2(\shift_registers_d[15].shift_reg_d_reg[15]_0 [18]),
        .I3(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [2]),
        .I4(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [4]),
        .I5(i___1_carry__3_i_5__2_0[1]),
        .O(i___1_carry__3_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__2
       (.I0(RU_3_out_data_u[17]),
        .I1(RU_3_out_data_d[14]),
        .I2(RU_3_out_data_u[18]),
        .I3(RU_3_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__2_0),
        .O(i___1_carry__3_i_15__2_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__1
       (.I0(RU_3_out_data_u[16]),
        .I1(switch),
        .I2(\shift_registers_d[15].shift_reg_d_reg[15]_0 [16]),
        .I3(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [1]),
        .I4(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [4]),
        .I5(i___1_carry__3_i_5__2_0[0]),
        .O(i___1_carry__3_i_17__1_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[12]),
        .I2(RU_3_out_data_u[16]),
        .I3(RU_3_out_data_d[13]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__2_0),
        .O(i___1_carry__3_i_18__2_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__2
       (.I0(RU_3_out_data_u[17]),
        .I1(RU_3_out_data_d[15]),
        .I2(RU_3_out_data_u[18]),
        .I3(RU_3_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__2
       (.I0(RU_3_out_data_u[17]),
        .I1(RU_3_out_data_d[13]),
        .I2(RU_3_out_data_u[16]),
        .I3(RU_3_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[13]),
        .I2(RU_3_out_data_u[16]),
        .I3(RU_3_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[11]),
        .I2(RU_3_out_data_u[14]),
        .I3(RU_3_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__1_n_0),
        .I4(RU_3_out_data_d[16]),
        .I5(RU_3_out_data_u[19]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [2]),
        .I1(i___1_carry__3_i_15__2_n_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__1_n_0),
        .I4(RU_3_out_data_d[14]),
        .I5(RU_3_out_data_u[17]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][17]_0 [0]),
        .I1(i___1_carry__3_i_18__2_n_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__2
       (.I0(RU_3_out_data_u[20]),
        .I1(switch),
        .I2(\shift_registers_d[15].shift_reg_d_reg[15]_0 [20]),
        .I3(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [3]),
        .I4(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [4]),
        .I5(i___1_carry__4_i_4__2_0),
        .O(i___1_carry__4_i_12__2_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__2
       (.I0(RU_3_out_data_u[19]),
        .I1(RU_3_out_data_d[16]),
        .I2(RU_3_out_data_u[20]),
        .I3(RU_3_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__2_0),
        .O(i___1_carry__4_i_13__2_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__2
       (.I0(RU_3_out_data_u[19]),
        .I1(RU_3_out_data_d[17]),
        .I2(RU_3_out_data_u[20]),
        .I3(RU_3_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__2
       (.I0(RU_3_out_data_u[19]),
        .I1(RU_3_out_data_d[15]),
        .I2(RU_3_out_data_u[18]),
        .I3(RU_3_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__2
       (.I0(RU_3_out_data_u[22]),
        .I1(i___1_carry__4_i_8__2_n_0),
        .I2(RU_3_out_data_d[19]),
        .I3(i___1_carry__4_i_9__2_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__2_n_0),
        .I4(RU_3_out_data_d[18]),
        .I5(RU_3_out_data_u[21]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][19]_0 [0]),
        .I1(i___1_carry__4_i_13__2_n_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__2
       (.I0(RU_3_out_data_u[21]),
        .I1(RU_3_out_data_u[20]),
        .I2(RU_3_out_data_d[17]),
        .I3(RU_3_out_data_d[18]),
        .O(i___1_carry__4_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__2
       (.I0(RU_3_out_data_u[21]),
        .I1(RU_3_out_data_d[17]),
        .I2(RU_3_out_data_u[20]),
        .I3(RU_3_out_data_d[18]),
        .O(i___1_carry__4_i_9__2_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__2
       (.I0(CO),
        .I1(RU_3_out_data_u[1]),
        .I2(RU_3_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(Q[1]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__2
       (.I0(CO),
        .I1(RU_3_out_data_u[0]),
        .I2(RU_3_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [0]),
        .I5(Q[0]),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry [2]),
        .I2(Q[2]),
        .I3(DI),
        .I4(RU_3_out_data_d[2]),
        .I5(RU_3_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__2
       (.I0(\shift_registers_u[15].shift_reg_u_reg[15][1]_0 [0]),
        .I1(i___1_carry_i_8__2_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__2
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry [0]),
        .I2(Q[0]),
        .I3(DI),
        .I4(RU_3_out_data_d[0]),
        .I5(RU_3_out_data_u[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__2
       (.I0(CO),
        .I1(RU_3_out_data_d[1]),
        .I2(RU_3_out_data_u[1]),
        .I3(DI),
        .I4(Q[1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(i___1_carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[11]),
        .I2(RU_3_out_data_u[14]),
        .I3(RU_3_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__2
       (.I0(RU_3_out_data_u[13]),
        .I1(RU_3_out_data_d[9]),
        .I2(RU_3_out_data_u[12]),
        .I3(RU_3_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__2
       (.I0(RU_3_out_data_u[11]),
        .I1(RU_3_out_data_d[7]),
        .I2(RU_3_out_data_u[10]),
        .I3(RU_3_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__2
       (.I0(RU_3_out_data_u[9]),
        .I1(RU_3_out_data_d[5]),
        .I2(RU_3_out_data_u[8]),
        .I3(RU_3_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__2
       (.I0(RU_3_out_data_u[15]),
        .I1(RU_3_out_data_d[11]),
        .I2(RU_3_out_data_u[14]),
        .I3(RU_3_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__2
       (.I0(RU_3_out_data_u[13]),
        .I1(RU_3_out_data_u[12]),
        .I2(RU_3_out_data_d[9]),
        .I3(RU_3_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__2
       (.I0(RU_3_out_data_u[11]),
        .I1(RU_3_out_data_d[7]),
        .I2(RU_3_out_data_u[10]),
        .I3(RU_3_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__2
       (.I0(RU_3_out_data_u[9]),
        .I1(RU_3_out_data_d[5]),
        .I2(RU_3_out_data_u[8]),
        .I3(RU_3_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__2
       (.I0(RU_3_out_data_u[21]),
        .I1(RU_3_out_data_d[17]),
        .I2(RU_3_out_data_u[20]),
        .I3(RU_3_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__2
       (.I0(RU_3_out_data_u[19]),
        .I1(RU_3_out_data_d[15]),
        .I2(RU_3_out_data_u[18]),
        .I3(RU_3_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__2
       (.I0(RU_3_out_data_u[17]),
        .I1(RU_3_out_data_d[13]),
        .I2(RU_3_out_data_u[16]),
        .I3(RU_3_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__2
       (.I0(RU_3_out_data_u[21]),
        .I1(RU_3_out_data_d[17]),
        .I2(RU_3_out_data_u[20]),
        .I3(RU_3_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__2
       (.I0(RU_3_out_data_u[19]),
        .I1(RU_3_out_data_d[15]),
        .I2(RU_3_out_data_u[18]),
        .I3(RU_3_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__2
       (.I0(RU_3_out_data_u[17]),
        .I1(RU_3_out_data_d[13]),
        .I2(RU_3_out_data_u[16]),
        .I3(RU_3_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__2
       (.I0(RU_3_out_data_u[7]),
        .I1(RU_3_out_data_d[3]),
        .I2(RU_3_out_data_u[6]),
        .I3(RU_3_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[15].shift_reg_u_reg[15][7]_0 ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__2
       (.I0(RU_3_out_data_u[7]),
        .I1(RU_3_out_data_d[3]),
        .I2(RU_3_out_data_u[6]),
        .I3(RU_3_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[0]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[10]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[11]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[12]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[13]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[14]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[15]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[16]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[17]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[18]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[19]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[1]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[20]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[21]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[22]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[2]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[3]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[4]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[5]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[6]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[7]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[8]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_out_data_d[9]),
        .Q(\shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][0]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][0]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][10]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][10]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][11]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][11]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][12]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][12]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][13]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][13]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][14]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][14]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][15]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][15]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][16]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][16]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][17]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][17]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][18]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][18]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][19]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][19]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][1]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][1]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][20]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][20]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][21]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][21]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][2]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][2]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][3]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][3]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][4]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][4]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][5]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][5]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][6]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][6]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][7]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][7]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][8]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][8]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[14].shift_reg_d_reg[14][9]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[13].shift_reg_d_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_d[14].shift_reg_d_reg[14][9]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__21_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__11_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__10_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__9_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__8_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__7_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__6_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__5_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__4_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__3_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__2_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__20_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__1_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__0_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__19_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__18_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__17_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__16_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__15_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__14_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__13_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[15].shift_reg_d_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__12_n_0),
        .Q(\shift_registers_d[15].shift_reg_d_reg[15]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__0
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][21]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__1
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][20]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__10
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][11]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__11
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][10]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__12
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][9]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__13
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][8]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__14
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][7]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__15
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][6]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__16
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][5]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__17
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][4]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__18
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][3]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__19
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][2]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__2
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][19]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__20
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][1]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__21
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][0]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__3
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][18]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__4
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][17]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__5
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][16]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__6
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][15]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__7
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][14]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__8
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][13]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__9
       (.I0(\shift_registers_d[14].shift_reg_d_reg[14][12]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_d_gate__9_n_0));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_i_1_n_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_i_1 
       (.I0(\shift_registers_d[15].shift_reg_d_reg[15]_0 [0]),
        .I1(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_i_1_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ));
  (* srl_bus_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13] " *) 
  (* srl_name = "\\RU_3/shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_0 ),
        .Q(\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][0]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][10]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][11]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][12]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][14]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][15]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][16]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][18]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][19]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][1]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][20]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][21]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][2]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][3]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][4]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][6]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][7]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][8]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__21_n_0),
        .Q(RU_3_out_data_u[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__11_n_0),
        .Q(RU_3_out_data_u[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__10_n_0),
        .Q(RU_3_out_data_u[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__9_n_0),
        .Q(RU_3_out_data_u[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__8_n_0),
        .Q(RU_3_out_data_u[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__7_n_0),
        .Q(RU_3_out_data_u[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__6_n_0),
        .Q(RU_3_out_data_u[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__5_n_0),
        .Q(RU_3_out_data_u[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__4_n_0),
        .Q(RU_3_out_data_u[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__3_n_0),
        .Q(RU_3_out_data_u[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__2_n_0),
        .Q(RU_3_out_data_u[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__20_n_0),
        .Q(RU_3_out_data_u[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__1_n_0),
        .Q(RU_3_out_data_u[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__0_n_0),
        .Q(RU_3_out_data_u[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate_n_0),
        .Q(RU_3_out_data_u[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__19_n_0),
        .Q(RU_3_out_data_u[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__18_n_0),
        .Q(RU_3_out_data_u[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__17_n_0),
        .Q(RU_3_out_data_u[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__16_n_0),
        .Q(RU_3_out_data_u[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__15_n_0),
        .Q(RU_3_out_data_u[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__14_n_0),
        .Q(RU_3_out_data_u[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__13_n_0),
        .Q(RU_3_out_data_u[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[15].shift_reg_u_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__12_n_0),
        .Q(RU_3_out_data_u[9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][22]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__0
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][21]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__1
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][20]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__10
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][11]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__11
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][10]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__12
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][9]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__13
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][8]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__14
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][7]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__15
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][6]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__16
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][5]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__17
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][4]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__18
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][3]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__19
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][2]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__2
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][19]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__20
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][1]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__21
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][0]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__3
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][18]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__4
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][17]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__5
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][16]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__6
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][15]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__7
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][14]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__8
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][13]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__9
       (.I0(\shift_registers_u[14].shift_reg_u_reg[14][12]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(shift_registers_u_gate__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(p_0_in0_in),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[10].switch_buf_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[9].switch_buf_reg ),
        .Q(\switch_buf_[10].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[11].switch_buf_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[10].switch_buf_reg ),
        .Q(\switch_buf_[11].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[12].switch_buf_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[11].switch_buf_reg ),
        .Q(\switch_buf_[12].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[13].switch_buf_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[12].switch_buf_reg ),
        .Q(\switch_buf_[13].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[14].switch_buf_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[13].switch_buf_reg ),
        .Q(p_0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[15].switch_buf_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(p_0_in),
        .Q(p_0_in0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .Q(\switch_buf_[1].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[2].switch_buf_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[1].switch_buf_reg ),
        .Q(\switch_buf_[2].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[3].switch_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[2].switch_buf_reg ),
        .Q(\switch_buf_[3].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[4].switch_buf_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[3].switch_buf_reg ),
        .Q(\switch_buf_[4].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[5].switch_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[4].switch_buf_reg ),
        .Q(\switch_buf_[5].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[6].switch_buf_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[5].switch_buf_reg ),
        .Q(\switch_buf_[6].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[7].switch_buf_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[6].switch_buf_reg ),
        .Q(\switch_buf_[7].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[8].switch_buf_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[7].switch_buf_reg ),
        .Q(\switch_buf_[8].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[9].switch_buf_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_2_o_valid),
        .D(\switch_buf_[8].switch_buf_reg ),
        .Q(\switch_buf_[9].switch_buf_reg ),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1__1
       (.I0(BU_2_o_valid),
        .I1(p_0_in0_in),
        .I2(switch),
        .O(switch_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1__1_n_0),
        .Q(switch),
        .R(reset_IBUF));
  (* srl_bus_name = "\\RU_3/valid_buf_[13].valid_buf_reg " *) 
  (* srl_name = "\\RU_3/valid_buf_[13].valid_buf_reg[13]_srl14___RU_1_valid_buf__r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_[13].valid_buf_reg[13]_srl14___RU_1_valid_buf__r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_2_o_valid),
        .Q(\valid_buf_[13].valid_buf_reg[13]_srl14___RU_1_valid_buf__r_12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[14].valid_buf_reg[14]_RU_1_valid_buf__r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_[13].valid_buf_reg[13]_srl14___RU_1_valid_buf__r_12_n_0 ),
        .Q(\valid_buf_[14].valid_buf_reg[14]_RU_1_valid_buf__r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[15].valid_buf_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__gate_n_0),
        .Q(RU_3_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf__gate
       (.I0(\valid_buf_[14].valid_buf_reg[14]_RU_1_valid_buf__r_13_n_0 ),
        .I1(\valid_buf_[15].valid_buf_reg[15]_0 ),
        .O(valid_buf__gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1__1
       (.I0(p_0_in),
        .I1(BU_2_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_3_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized2
   (switch,
    RU_4_o_valid,
    \shift_registers_d[7].shift_reg_d_reg[7]_0 ,
    RU_4_out_data_u,
    A,
    \shift_registers_u[7].shift_reg_u_reg[7][22]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][21]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][21]_1 ,
    \shift_registers_u[7].shift_reg_u_reg[7][19]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][17]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][15]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][15]_1 ,
    \shift_registers_u[7].shift_reg_u_reg[7][12]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][12]_1 ,
    \shift_registers_u[7].shift_reg_u_reg[7][7]_0 ,
    S,
    \shift_registers_u[7].shift_reg_u_reg[7][1]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][19]_1 ,
    \shift_registers_u[7].shift_reg_u_reg[7][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    E,
    reset_IBUF,
    BU_3_o_valid,
    clk_IBUF_BUFG,
    \valid_buf_[7].valid_buf_reg[7]_0 ,
    BU_3_out_data_d,
    \shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_0 ,
    \shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 ,
    O,
    a_mul_b0,
    DI,
    RU_4_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__3_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__3_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__3_0,
    i___1_carry__2_i_5__3_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__3_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__3,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    Q,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__3_0,
    i___1_carry__3_i_5__3_0);
  output switch;
  output RU_4_o_valid;
  output [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  output [22:0]RU_4_out_data_u;
  output [2:0]A;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][22]_0 ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][21]_0 ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][21]_1 ;
  output [1:0]\shift_registers_u[7].shift_reg_u_reg[7][19]_0 ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][17]_0 ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][15]_0 ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][15]_1 ;
  output [0:0]\shift_registers_u[7].shift_reg_u_reg[7][12]_0 ;
  output \shift_registers_u[7].shift_reg_u_reg[7][12]_1 ;
  output [0:0]\shift_registers_u[7].shift_reg_u_reg[7][7]_0 ;
  output [0:0]S;
  output [1:0]\shift_registers_u[7].shift_reg_u_reg[7][1]_0 ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19]_1 ;
  output [0:0]\shift_registers_u[7].shift_reg_u_reg[7][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output [0:0]E;
  input reset_IBUF;
  input BU_3_o_valid;
  input clk_IBUF_BUFG;
  input \valid_buf_[7].valid_buf_reg[7]_0 ;
  input [22:0]BU_3_out_data_d;
  input \shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_0 ;
  input \shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_0 ;
  input [4:0]\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [19:0]RU_4_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__3_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__3_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__3_0;
  input i___1_carry__2_i_5__3_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__3_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__3;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input [2:0]Q;
  input [2:0]\_inferred__1/i___1_carry ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__3_0;
  input [1:0]i___1_carry__3_i_5__3_0;

  wire [2:0]A;
  wire BU_3_o_valid;
  wire [22:0]BU_3_out_data_d;
  wire [0:0]CO;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_4_o_valid;
  wire [19:0]RU_4_out_data_d;
  wire [22:0]RU_4_out_data_u;
  wire RU_4_zeta_trig;
  wire [0:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__3_n_0;
  wire i___1_carry__2_i_5__3_0;
  wire i___1_carry__2_i_5__3_1;
  wire [0:0]i___1_carry__2_i_7__3;
  wire i___1_carry__2_i_9__3_n_0;
  wire i___1_carry__3_i_14__2_n_0;
  wire i___1_carry__3_i_15__3_n_0;
  wire i___1_carry__3_i_17__2_n_0;
  wire i___1_carry__3_i_18__3_n_0;
  wire [1:0]i___1_carry__3_i_5__3_0;
  wire i___1_carry__3_i_6__3_0;
  wire i___1_carry__3_i_8__3_0;
  wire i___1_carry__4_i_12__3_n_0;
  wire i___1_carry__4_i_13__3_n_0;
  wire [0:0]i___1_carry__4_i_4__3_0;
  wire i___1_carry__4_i_5__3_0;
  wire i___1_carry__4_i_8__3_n_0;
  wire i___1_carry__4_i_9__3_n_0;
  wire i___1_carry_i_8__3_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire reset_IBUF;
  wire \shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][0]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][10]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][11]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][12]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][13]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][14]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][15]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][16]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][17]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][18]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][19]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][1]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][20]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][21]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][2]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][3]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][4]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][5]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][6]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][7]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][8]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_d[6].shift_reg_d_reg[6][9]_RU_1_valid_buf__r_5_n_0 ;
  wire [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  wire shift_registers_d_gate__0_n_0;
  wire shift_registers_d_gate__10_n_0;
  wire shift_registers_d_gate__11_n_0;
  wire shift_registers_d_gate__12_n_0;
  wire shift_registers_d_gate__13_n_0;
  wire shift_registers_d_gate__14_n_0;
  wire shift_registers_d_gate__15_n_0;
  wire shift_registers_d_gate__16_n_0;
  wire shift_registers_d_gate__17_n_0;
  wire shift_registers_d_gate__18_n_0;
  wire shift_registers_d_gate__19_n_0;
  wire shift_registers_d_gate__1_n_0;
  wire shift_registers_d_gate__20_n_0;
  wire shift_registers_d_gate__21_n_0;
  wire shift_registers_d_gate__2_n_0;
  wire shift_registers_d_gate__3_n_0;
  wire shift_registers_d_gate__4_n_0;
  wire shift_registers_d_gate__5_n_0;
  wire shift_registers_d_gate__6_n_0;
  wire shift_registers_d_gate__7_n_0;
  wire shift_registers_d_gate__8_n_0;
  wire shift_registers_d_gate__9_n_0;
  wire shift_registers_d_gate_n_0;
  wire \shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_i_1_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire [4:0]\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_n_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_0 ;
  wire \shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_n_0 ;
  wire [0:0]\shift_registers_u[7].shift_reg_u_reg[7][12]_0 ;
  wire \shift_registers_u[7].shift_reg_u_reg[7][12]_1 ;
  wire [0:0]\shift_registers_u[7].shift_reg_u_reg[7][12]_2 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][15]_0 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][15]_1 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][17]_0 ;
  wire [1:0]\shift_registers_u[7].shift_reg_u_reg[7][19]_0 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19]_1 ;
  wire [1:0]\shift_registers_u[7].shift_reg_u_reg[7][1]_0 ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][21]_0 ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][21]_1 ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][22]_0 ;
  wire [0:0]\shift_registers_u[7].shift_reg_u_reg[7][7]_0 ;
  wire shift_registers_u_gate__0_n_0;
  wire shift_registers_u_gate__10_n_0;
  wire shift_registers_u_gate__11_n_0;
  wire shift_registers_u_gate__12_n_0;
  wire shift_registers_u_gate__13_n_0;
  wire shift_registers_u_gate__14_n_0;
  wire shift_registers_u_gate__15_n_0;
  wire shift_registers_u_gate__16_n_0;
  wire shift_registers_u_gate__17_n_0;
  wire shift_registers_u_gate__18_n_0;
  wire shift_registers_u_gate__19_n_0;
  wire shift_registers_u_gate__1_n_0;
  wire shift_registers_u_gate__20_n_0;
  wire shift_registers_u_gate__21_n_0;
  wire shift_registers_u_gate__2_n_0;
  wire shift_registers_u_gate__3_n_0;
  wire shift_registers_u_gate__4_n_0;
  wire shift_registers_u_gate__5_n_0;
  wire shift_registers_u_gate__6_n_0;
  wire shift_registers_u_gate__7_n_0;
  wire shift_registers_u_gate__8_n_0;
  wire shift_registers_u_gate__9_n_0;
  wire shift_registers_u_gate_n_0;
  wire switch;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[1].switch_buf_reg ;
  wire \switch_buf_[2].switch_buf_reg ;
  wire \switch_buf_[3].switch_buf_reg ;
  wire \switch_buf_[4].switch_buf_reg ;
  wire \switch_buf_[5].switch_buf_reg ;
  wire switch_i_1__2_n_0;
  wire \valid_buf_[5].valid_buf_reg[5]_srl6___RU_1_valid_buf__r_4_n_0 ;
  wire \valid_buf_[6].valid_buf_reg[6]_RU_1_valid_buf__r_5_n_0 ;
  wire \valid_buf_[7].valid_buf_reg[7]_0 ;
  wire valid_buf__gate_n_0;
  wire zeta_trig0;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__3
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_4_out_data_d[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__3
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_4_out_data_d[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__3
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_4_out_data_d[17]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[12]),
        .I2(RU_4_out_data_d[11]),
        .I3(RU_4_out_data_u[14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__3_0),
        .O(i___1_carry__2_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__3
       (.I0(RU_4_out_data_u[12]),
        .I1(switch),
        .I2(\shift_registers_d[7].shift_reg_d_reg[7]_0 [12]),
        .I3(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [0]),
        .I4(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [4]),
        .I5(i___1_carry__2_i_7__3),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__3
       (.I0(i___1_carry__2_i_9__3_n_0),
        .I1(CO),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__3
       (.I0(CO),
        .I1(i___1_carry__2_i_9__3_n_0),
        .I2(i___1_carry__2_i_11__3_n_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__3
       (.I0(RU_4_out_data_u[12]),
        .I1(RU_4_out_data_d[11]),
        .I2(RU_4_out_data_u[14]),
        .I3(RU_4_out_data_d[9]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__3_1),
        .O(i___1_carry__2_i_9__3_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__2
       (.I0(RU_4_out_data_u[18]),
        .I1(switch),
        .I2(\shift_registers_d[7].shift_reg_d_reg[7]_0 [18]),
        .I3(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [2]),
        .I4(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [4]),
        .I5(i___1_carry__3_i_5__3_0[1]),
        .O(i___1_carry__3_i_14__2_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__3
       (.I0(RU_4_out_data_u[17]),
        .I1(RU_4_out_data_d[14]),
        .I2(RU_4_out_data_u[18]),
        .I3(RU_4_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__3_0),
        .O(i___1_carry__3_i_15__3_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__2
       (.I0(RU_4_out_data_u[16]),
        .I1(switch),
        .I2(\shift_registers_d[7].shift_reg_d_reg[7]_0 [16]),
        .I3(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [1]),
        .I4(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [4]),
        .I5(i___1_carry__3_i_5__3_0[0]),
        .O(i___1_carry__3_i_17__2_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[12]),
        .I2(RU_4_out_data_u[16]),
        .I3(RU_4_out_data_d[13]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__3_0),
        .O(i___1_carry__3_i_18__3_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__3
       (.I0(RU_4_out_data_u[17]),
        .I1(RU_4_out_data_d[15]),
        .I2(RU_4_out_data_u[18]),
        .I3(RU_4_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__3
       (.I0(RU_4_out_data_u[17]),
        .I1(RU_4_out_data_d[13]),
        .I2(RU_4_out_data_u[16]),
        .I3(RU_4_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[13]),
        .I2(RU_4_out_data_u[16]),
        .I3(RU_4_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[11]),
        .I2(RU_4_out_data_u[14]),
        .I3(RU_4_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__2_n_0),
        .I4(RU_4_out_data_d[16]),
        .I5(RU_4_out_data_u[19]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [2]),
        .I1(i___1_carry__3_i_15__3_n_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__2_n_0),
        .I4(RU_4_out_data_d[14]),
        .I5(RU_4_out_data_u[17]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][17]_0 [0]),
        .I1(i___1_carry__3_i_18__3_n_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__3
       (.I0(RU_4_out_data_u[20]),
        .I1(switch),
        .I2(\shift_registers_d[7].shift_reg_d_reg[7]_0 [20]),
        .I3(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [3]),
        .I4(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [4]),
        .I5(i___1_carry__4_i_4__3_0),
        .O(i___1_carry__4_i_12__3_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__3
       (.I0(RU_4_out_data_u[19]),
        .I1(RU_4_out_data_d[16]),
        .I2(RU_4_out_data_u[20]),
        .I3(RU_4_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__3_0),
        .O(i___1_carry__4_i_13__3_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__3
       (.I0(RU_4_out_data_u[19]),
        .I1(RU_4_out_data_d[17]),
        .I2(RU_4_out_data_u[20]),
        .I3(RU_4_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__3
       (.I0(RU_4_out_data_u[19]),
        .I1(RU_4_out_data_d[15]),
        .I2(RU_4_out_data_u[18]),
        .I3(RU_4_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__3
       (.I0(RU_4_out_data_u[22]),
        .I1(i___1_carry__4_i_8__3_n_0),
        .I2(RU_4_out_data_d[19]),
        .I3(i___1_carry__4_i_9__3_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__3_n_0),
        .I4(RU_4_out_data_d[18]),
        .I5(RU_4_out_data_u[21]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][19]_0 [0]),
        .I1(i___1_carry__4_i_13__3_n_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__3
       (.I0(RU_4_out_data_u[21]),
        .I1(RU_4_out_data_u[20]),
        .I2(RU_4_out_data_d[17]),
        .I3(RU_4_out_data_d[18]),
        .O(i___1_carry__4_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__3
       (.I0(RU_4_out_data_u[21]),
        .I1(RU_4_out_data_d[17]),
        .I2(RU_4_out_data_u[20]),
        .I3(RU_4_out_data_d[18]),
        .O(i___1_carry__4_i_9__3_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__3
       (.I0(CO),
        .I1(RU_4_out_data_u[1]),
        .I2(RU_4_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(Q[1]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__3
       (.I0(CO),
        .I1(RU_4_out_data_u[0]),
        .I2(RU_4_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [0]),
        .I5(Q[0]),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry [2]),
        .I2(Q[2]),
        .I3(DI),
        .I4(RU_4_out_data_d[2]),
        .I5(RU_4_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__3
       (.I0(\shift_registers_u[7].shift_reg_u_reg[7][1]_0 [0]),
        .I1(i___1_carry_i_8__3_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__3
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry [0]),
        .I2(Q[0]),
        .I3(DI),
        .I4(RU_4_out_data_d[0]),
        .I5(RU_4_out_data_u[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__3
       (.I0(CO),
        .I1(RU_4_out_data_d[1]),
        .I2(RU_4_out_data_u[1]),
        .I3(DI),
        .I4(Q[1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(i___1_carry_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[11]),
        .I2(RU_4_out_data_u[14]),
        .I3(RU_4_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__3
       (.I0(RU_4_out_data_u[13]),
        .I1(RU_4_out_data_d[9]),
        .I2(RU_4_out_data_u[12]),
        .I3(RU_4_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__3
       (.I0(RU_4_out_data_u[11]),
        .I1(RU_4_out_data_d[7]),
        .I2(RU_4_out_data_u[10]),
        .I3(RU_4_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__3
       (.I0(RU_4_out_data_u[9]),
        .I1(RU_4_out_data_d[5]),
        .I2(RU_4_out_data_u[8]),
        .I3(RU_4_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__3
       (.I0(RU_4_out_data_u[15]),
        .I1(RU_4_out_data_d[11]),
        .I2(RU_4_out_data_u[14]),
        .I3(RU_4_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__3
       (.I0(RU_4_out_data_u[13]),
        .I1(RU_4_out_data_u[12]),
        .I2(RU_4_out_data_d[9]),
        .I3(RU_4_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__3
       (.I0(RU_4_out_data_u[11]),
        .I1(RU_4_out_data_d[7]),
        .I2(RU_4_out_data_u[10]),
        .I3(RU_4_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__3
       (.I0(RU_4_out_data_u[9]),
        .I1(RU_4_out_data_d[5]),
        .I2(RU_4_out_data_u[8]),
        .I3(RU_4_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__3
       (.I0(RU_4_out_data_u[21]),
        .I1(RU_4_out_data_d[17]),
        .I2(RU_4_out_data_u[20]),
        .I3(RU_4_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__3
       (.I0(RU_4_out_data_u[19]),
        .I1(RU_4_out_data_d[15]),
        .I2(RU_4_out_data_u[18]),
        .I3(RU_4_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__3
       (.I0(RU_4_out_data_u[17]),
        .I1(RU_4_out_data_d[13]),
        .I2(RU_4_out_data_u[16]),
        .I3(RU_4_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__3
       (.I0(RU_4_out_data_u[21]),
        .I1(RU_4_out_data_d[17]),
        .I2(RU_4_out_data_u[20]),
        .I3(RU_4_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__3
       (.I0(RU_4_out_data_u[19]),
        .I1(RU_4_out_data_d[15]),
        .I2(RU_4_out_data_u[18]),
        .I3(RU_4_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__3
       (.I0(RU_4_out_data_u[17]),
        .I1(RU_4_out_data_d[13]),
        .I2(RU_4_out_data_u[16]),
        .I3(RU_4_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__3
       (.I0(RU_4_out_data_u[7]),
        .I1(RU_4_out_data_d[3]),
        .I2(RU_4_out_data_u[6]),
        .I3(RU_4_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[7].shift_reg_u_reg[7][7]_0 ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__3
       (.I0(RU_4_out_data_u[7]),
        .I1(RU_4_out_data_d[3]),
        .I2(RU_4_out_data_u[6]),
        .I3(RU_4_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[0]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[10]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[11]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[12]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[13]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[14]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[15]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[16]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[17]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[18]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[19]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[1]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[20]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[21]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[22]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[2]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[3]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[4]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[5]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[6]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[7]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[8]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_out_data_d[9]),
        .Q(\shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][0]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][0]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][10]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][10]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][11]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][11]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][12]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][12]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][13]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][13]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][14]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][14]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][15]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][15]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][16]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][16]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][17]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][17]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][18]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][18]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][19]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][19]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][1]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][1]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][20]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][20]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][21]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][21]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][2]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][2]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][3]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][3]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][4]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][4]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][5]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][5]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][6]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][6]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][7]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][7]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][8]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][8]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[6].shift_reg_d_reg[6][9]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[5].shift_reg_d_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_d[6].shift_reg_d_reg[6][9]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__21_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__11_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__10_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__9_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__8_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__7_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__6_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__5_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__4_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__3_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__2_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__20_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__1_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__0_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__19_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__18_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__17_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__16_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__15_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__14_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__13_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[7].shift_reg_d_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__12_n_0),
        .Q(\shift_registers_d[7].shift_reg_d_reg[7]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__0
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][21]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__1
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][20]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__10
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][11]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__11
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][10]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__12
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][9]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__13
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][8]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__14
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][7]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__15
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][6]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__16
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][5]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__17
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][4]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__18
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][3]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__19
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][2]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__2
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][19]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__20
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][1]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__21
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][0]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__3
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][18]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__4
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][17]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__5
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][16]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__6
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][15]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__7
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][14]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__8
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][13]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__9
       (.I0(\shift_registers_d[6].shift_reg_d_reg[6][12]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_d_gate__9_n_0));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_i_1_n_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_i_1 
       (.I0(\shift_registers_d[7].shift_reg_d_reg[7]_0 [0]),
        .I1(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_i_1_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ));
  (* srl_bus_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5] " *) 
  (* srl_name = "\\RU_4/shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_0 ),
        .Q(\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][0]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][10]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][11]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][12]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][14]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][15]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][16]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][18]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][19]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][1]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][20]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][21]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][2]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][3]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][4]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][6]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][7]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][8]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__21_n_0),
        .Q(RU_4_out_data_u[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__11_n_0),
        .Q(RU_4_out_data_u[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__10_n_0),
        .Q(RU_4_out_data_u[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__9_n_0),
        .Q(RU_4_out_data_u[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__8_n_0),
        .Q(RU_4_out_data_u[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__7_n_0),
        .Q(RU_4_out_data_u[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__6_n_0),
        .Q(RU_4_out_data_u[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__5_n_0),
        .Q(RU_4_out_data_u[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__4_n_0),
        .Q(RU_4_out_data_u[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__3_n_0),
        .Q(RU_4_out_data_u[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__2_n_0),
        .Q(RU_4_out_data_u[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__20_n_0),
        .Q(RU_4_out_data_u[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__1_n_0),
        .Q(RU_4_out_data_u[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__0_n_0),
        .Q(RU_4_out_data_u[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate_n_0),
        .Q(RU_4_out_data_u[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__19_n_0),
        .Q(RU_4_out_data_u[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__18_n_0),
        .Q(RU_4_out_data_u[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__17_n_0),
        .Q(RU_4_out_data_u[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__16_n_0),
        .Q(RU_4_out_data_u[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__15_n_0),
        .Q(RU_4_out_data_u[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__14_n_0),
        .Q(RU_4_out_data_u[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__13_n_0),
        .Q(RU_4_out_data_u[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[7].shift_reg_u_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__12_n_0),
        .Q(RU_4_out_data_u[9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][22]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__0
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][21]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__1
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][20]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__10
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][11]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__11
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][10]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__12
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][9]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__13
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][8]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__14
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][7]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__15
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][6]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__16
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][5]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__17
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][4]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__18
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][3]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__19
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][2]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__2
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][19]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__20
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][1]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__21
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][0]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__3
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][18]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__4
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][17]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__5
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][16]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__6
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][15]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__7
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][14]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__8
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][13]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__9
       (.I0(\shift_registers_u[6].shift_reg_u_reg[6][12]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(shift_registers_u_gate__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(p_0_in0_in),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .Q(\switch_buf_[1].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[2].switch_buf_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[1].switch_buf_reg ),
        .Q(\switch_buf_[2].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[3].switch_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[2].switch_buf_reg ),
        .Q(\switch_buf_[3].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[4].switch_buf_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[3].switch_buf_reg ),
        .Q(\switch_buf_[4].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[5].switch_buf_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[4].switch_buf_reg ),
        .Q(\switch_buf_[5].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[6].switch_buf_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(\switch_buf_[5].switch_buf_reg ),
        .Q(p_0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[7].switch_buf_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_3_o_valid),
        .D(p_0_in),
        .Q(p_0_in0_in),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1__2
       (.I0(BU_3_o_valid),
        .I1(p_0_in0_in),
        .I2(switch),
        .O(switch_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1__2_n_0),
        .Q(switch),
        .R(reset_IBUF));
  (* srl_bus_name = "\\RU_4/valid_buf_[5].valid_buf_reg " *) 
  (* srl_name = "\\RU_4/valid_buf_[5].valid_buf_reg[5]_srl6___RU_1_valid_buf__r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_[5].valid_buf_reg[5]_srl6___RU_1_valid_buf__r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_3_o_valid),
        .Q(\valid_buf_[5].valid_buf_reg[5]_srl6___RU_1_valid_buf__r_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[6].valid_buf_reg[6]_RU_1_valid_buf__r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_[5].valid_buf_reg[5]_srl6___RU_1_valid_buf__r_4_n_0 ),
        .Q(\valid_buf_[6].valid_buf_reg[6]_RU_1_valid_buf__r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[7].valid_buf_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__gate_n_0),
        .Q(RU_4_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf__gate
       (.I0(\valid_buf_[6].valid_buf_reg[6]_RU_1_valid_buf__r_5_n_0 ),
        .I1(\valid_buf_[7].valid_buf_reg[7]_0 ),
        .O(valid_buf__gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \zeta_addr[3]_i_1 
       (.I0(RU_4_o_valid),
        .I1(RU_4_zeta_trig),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1__2
       (.I0(p_0_in),
        .I1(BU_3_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_4_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized3
   (switch,
    RU_5_o_valid,
    \shift_registers_d[3].shift_reg_d_reg[3]_0 ,
    RU_5_out_data_u,
    A,
    \shift_registers_u[3].shift_reg_u_reg[3][22]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][21]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][21]_1 ,
    \shift_registers_u[3].shift_reg_u_reg[3][19]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][17]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][15]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][15]_1 ,
    \shift_registers_u[3].shift_reg_u_reg[3][12]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][12]_1 ,
    \shift_registers_u[3].shift_reg_u_reg[3][7]_0 ,
    S,
    \shift_registers_u[3].shift_reg_u_reg[3][1]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][19]_1 ,
    \shift_registers_u[3].shift_reg_u_reg[3][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    \valid_buf_[3].valid_buf_reg[3]_0 ,
    reset_IBUF,
    BU_4_o_valid,
    clk_IBUF_BUFG,
    \valid_buf_[3].valid_buf_reg[3]_1 ,
    BU_4_out_data_d,
    \shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_0 ,
    \shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 ,
    O,
    a_mul_b0,
    DI,
    RU_5_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__4_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__4_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__4_0,
    i___1_carry__2_i_5__4_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__4_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__4,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    Q,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__4_0,
    i___1_carry__3_i_5__4_0);
  output switch;
  output RU_5_o_valid;
  output [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  output [22:0]RU_5_out_data_u;
  output [2:0]A;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][22]_0 ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][21]_0 ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][21]_1 ;
  output [1:0]\shift_registers_u[3].shift_reg_u_reg[3][19]_0 ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][17]_0 ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][15]_0 ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][15]_1 ;
  output [0:0]\shift_registers_u[3].shift_reg_u_reg[3][12]_0 ;
  output \shift_registers_u[3].shift_reg_u_reg[3][12]_1 ;
  output [0:0]\shift_registers_u[3].shift_reg_u_reg[3][7]_0 ;
  output [0:0]S;
  output [1:0]\shift_registers_u[3].shift_reg_u_reg[3][1]_0 ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19]_1 ;
  output [0:0]\shift_registers_u[3].shift_reg_u_reg[3][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output \valid_buf_[3].valid_buf_reg[3]_0 ;
  input reset_IBUF;
  input BU_4_o_valid;
  input clk_IBUF_BUFG;
  input \valid_buf_[3].valid_buf_reg[3]_1 ;
  input [22:0]BU_4_out_data_d;
  input \shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_0 ;
  input \shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_0 ;
  input [4:0]\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [19:0]RU_5_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__4_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__4_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__4_0;
  input i___1_carry__2_i_5__4_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__4_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__4;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input [2:0]Q;
  input [2:0]\_inferred__1/i___1_carry ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__4_0;
  input [1:0]i___1_carry__3_i_5__4_0;

  wire [2:0]A;
  wire BU_4_o_valid;
  wire [22:0]BU_4_out_data_d;
  wire [0:0]CO;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire RU_5_o_valid;
  wire [19:0]RU_5_out_data_d;
  wire [22:0]RU_5_out_data_u;
  wire RU_5_zeta_trig;
  wire [0:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__4_n_0;
  wire i___1_carry__2_i_5__4_0;
  wire i___1_carry__2_i_5__4_1;
  wire [0:0]i___1_carry__2_i_7__4;
  wire i___1_carry__2_i_9__4_n_0;
  wire i___1_carry__3_i_14__3_n_0;
  wire i___1_carry__3_i_15__4_n_0;
  wire i___1_carry__3_i_17__3_n_0;
  wire i___1_carry__3_i_18__4_n_0;
  wire [1:0]i___1_carry__3_i_5__4_0;
  wire i___1_carry__3_i_6__4_0;
  wire i___1_carry__3_i_8__4_0;
  wire i___1_carry__4_i_12__4_n_0;
  wire i___1_carry__4_i_13__4_n_0;
  wire [0:0]i___1_carry__4_i_4__4_0;
  wire i___1_carry__4_i_5__4_0;
  wire i___1_carry__4_i_8__4_n_0;
  wire i___1_carry__4_i_9__4_n_0;
  wire i___1_carry_i_8__4_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire reset_IBUF;
  wire \shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][0]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][10]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][11]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][12]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][13]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][14]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][15]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][16]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][17]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][18]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][19]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][1]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][20]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][21]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][2]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][3]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][4]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][5]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][6]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][7]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][8]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_d[2].shift_reg_d_reg[2][9]_RU_1_valid_buf__r_1_n_0 ;
  wire [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  wire shift_registers_d_gate__0_n_0;
  wire shift_registers_d_gate__10_n_0;
  wire shift_registers_d_gate__11_n_0;
  wire shift_registers_d_gate__12_n_0;
  wire shift_registers_d_gate__13_n_0;
  wire shift_registers_d_gate__14_n_0;
  wire shift_registers_d_gate__15_n_0;
  wire shift_registers_d_gate__16_n_0;
  wire shift_registers_d_gate__17_n_0;
  wire shift_registers_d_gate__18_n_0;
  wire shift_registers_d_gate__19_n_0;
  wire shift_registers_d_gate__1_n_0;
  wire shift_registers_d_gate__20_n_0;
  wire shift_registers_d_gate__21_n_0;
  wire shift_registers_d_gate__2_n_0;
  wire shift_registers_d_gate__3_n_0;
  wire shift_registers_d_gate__4_n_0;
  wire shift_registers_d_gate__5_n_0;
  wire shift_registers_d_gate__6_n_0;
  wire shift_registers_d_gate__7_n_0;
  wire shift_registers_d_gate__8_n_0;
  wire shift_registers_d_gate__9_n_0;
  wire shift_registers_d_gate_n_0;
  wire \shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_i_1_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire [4:0]\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_n_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_0 ;
  wire \shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_n_0 ;
  wire [0:0]\shift_registers_u[3].shift_reg_u_reg[3][12]_0 ;
  wire \shift_registers_u[3].shift_reg_u_reg[3][12]_1 ;
  wire [0:0]\shift_registers_u[3].shift_reg_u_reg[3][12]_2 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][15]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][15]_1 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][17]_0 ;
  wire [1:0]\shift_registers_u[3].shift_reg_u_reg[3][19]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19]_1 ;
  wire [1:0]\shift_registers_u[3].shift_reg_u_reg[3][1]_0 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][21]_0 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][21]_1 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][22]_0 ;
  wire [0:0]\shift_registers_u[3].shift_reg_u_reg[3][7]_0 ;
  wire shift_registers_u_gate__0_n_0;
  wire shift_registers_u_gate__10_n_0;
  wire shift_registers_u_gate__11_n_0;
  wire shift_registers_u_gate__12_n_0;
  wire shift_registers_u_gate__13_n_0;
  wire shift_registers_u_gate__14_n_0;
  wire shift_registers_u_gate__15_n_0;
  wire shift_registers_u_gate__16_n_0;
  wire shift_registers_u_gate__17_n_0;
  wire shift_registers_u_gate__18_n_0;
  wire shift_registers_u_gate__19_n_0;
  wire shift_registers_u_gate__1_n_0;
  wire shift_registers_u_gate__20_n_0;
  wire shift_registers_u_gate__21_n_0;
  wire shift_registers_u_gate__2_n_0;
  wire shift_registers_u_gate__3_n_0;
  wire shift_registers_u_gate__4_n_0;
  wire shift_registers_u_gate__5_n_0;
  wire shift_registers_u_gate__6_n_0;
  wire shift_registers_u_gate__7_n_0;
  wire shift_registers_u_gate__8_n_0;
  wire shift_registers_u_gate__9_n_0;
  wire shift_registers_u_gate_n_0;
  wire switch;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[1].switch_buf_reg ;
  wire switch_i_1__3_n_0;
  wire \valid_buf_[1].valid_buf_reg[1]_srl2___RU_1_valid_buf__r_0_n_0 ;
  wire \valid_buf_[2].valid_buf_reg[2]_RU_1_valid_buf__r_1_n_0 ;
  wire \valid_buf_[3].valid_buf_reg[3]_0 ;
  wire \valid_buf_[3].valid_buf_reg[3]_1 ;
  wire valid_buf__gate_n_0;
  wire zeta_trig0;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__4
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_5_out_data_d[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__4
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_5_out_data_d[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__4
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_5_out_data_d[17]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[12]),
        .I2(RU_5_out_data_d[11]),
        .I3(RU_5_out_data_u[14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__4_0),
        .O(i___1_carry__2_i_11__4_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__4
       (.I0(RU_5_out_data_u[12]),
        .I1(switch),
        .I2(\shift_registers_d[3].shift_reg_d_reg[3]_0 [12]),
        .I3(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [0]),
        .I4(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [4]),
        .I5(i___1_carry__2_i_7__4),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__4
       (.I0(i___1_carry__2_i_9__4_n_0),
        .I1(CO),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__4
       (.I0(CO),
        .I1(i___1_carry__2_i_9__4_n_0),
        .I2(i___1_carry__2_i_11__4_n_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__4
       (.I0(RU_5_out_data_u[12]),
        .I1(RU_5_out_data_d[11]),
        .I2(RU_5_out_data_u[14]),
        .I3(RU_5_out_data_d[9]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__4_1),
        .O(i___1_carry__2_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__3
       (.I0(RU_5_out_data_u[18]),
        .I1(switch),
        .I2(\shift_registers_d[3].shift_reg_d_reg[3]_0 [18]),
        .I3(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [2]),
        .I4(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [4]),
        .I5(i___1_carry__3_i_5__4_0[1]),
        .O(i___1_carry__3_i_14__3_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__4
       (.I0(RU_5_out_data_u[17]),
        .I1(RU_5_out_data_d[14]),
        .I2(RU_5_out_data_u[18]),
        .I3(RU_5_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__4_0),
        .O(i___1_carry__3_i_15__4_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__3
       (.I0(RU_5_out_data_u[16]),
        .I1(switch),
        .I2(\shift_registers_d[3].shift_reg_d_reg[3]_0 [16]),
        .I3(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [1]),
        .I4(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [4]),
        .I5(i___1_carry__3_i_5__4_0[0]),
        .O(i___1_carry__3_i_17__3_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[12]),
        .I2(RU_5_out_data_u[16]),
        .I3(RU_5_out_data_d[13]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__4_0),
        .O(i___1_carry__3_i_18__4_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__4
       (.I0(RU_5_out_data_u[17]),
        .I1(RU_5_out_data_d[15]),
        .I2(RU_5_out_data_u[18]),
        .I3(RU_5_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__4
       (.I0(RU_5_out_data_u[17]),
        .I1(RU_5_out_data_d[13]),
        .I2(RU_5_out_data_u[16]),
        .I3(RU_5_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[13]),
        .I2(RU_5_out_data_u[16]),
        .I3(RU_5_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[11]),
        .I2(RU_5_out_data_u[14]),
        .I3(RU_5_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__3_n_0),
        .I4(RU_5_out_data_d[16]),
        .I5(RU_5_out_data_u[19]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [2]),
        .I1(i___1_carry__3_i_15__4_n_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__3_n_0),
        .I4(RU_5_out_data_d[14]),
        .I5(RU_5_out_data_u[17]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][17]_0 [0]),
        .I1(i___1_carry__3_i_18__4_n_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__4
       (.I0(RU_5_out_data_u[20]),
        .I1(switch),
        .I2(\shift_registers_d[3].shift_reg_d_reg[3]_0 [20]),
        .I3(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [3]),
        .I4(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [4]),
        .I5(i___1_carry__4_i_4__4_0),
        .O(i___1_carry__4_i_12__4_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__4
       (.I0(RU_5_out_data_u[19]),
        .I1(RU_5_out_data_d[16]),
        .I2(RU_5_out_data_u[20]),
        .I3(RU_5_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__4_0),
        .O(i___1_carry__4_i_13__4_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__4
       (.I0(RU_5_out_data_u[19]),
        .I1(RU_5_out_data_d[17]),
        .I2(RU_5_out_data_u[20]),
        .I3(RU_5_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__4
       (.I0(RU_5_out_data_u[19]),
        .I1(RU_5_out_data_d[15]),
        .I2(RU_5_out_data_u[18]),
        .I3(RU_5_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__4
       (.I0(RU_5_out_data_u[22]),
        .I1(i___1_carry__4_i_8__4_n_0),
        .I2(RU_5_out_data_d[19]),
        .I3(i___1_carry__4_i_9__4_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__4_n_0),
        .I4(RU_5_out_data_d[18]),
        .I5(RU_5_out_data_u[21]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][19]_0 [0]),
        .I1(i___1_carry__4_i_13__4_n_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__4
       (.I0(RU_5_out_data_u[21]),
        .I1(RU_5_out_data_u[20]),
        .I2(RU_5_out_data_d[17]),
        .I3(RU_5_out_data_d[18]),
        .O(i___1_carry__4_i_8__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__4
       (.I0(RU_5_out_data_u[21]),
        .I1(RU_5_out_data_d[17]),
        .I2(RU_5_out_data_u[20]),
        .I3(RU_5_out_data_d[18]),
        .O(i___1_carry__4_i_9__4_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__4
       (.I0(CO),
        .I1(RU_5_out_data_u[1]),
        .I2(RU_5_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(Q[1]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__4
       (.I0(CO),
        .I1(RU_5_out_data_u[0]),
        .I2(RU_5_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [0]),
        .I5(Q[0]),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry [2]),
        .I2(Q[2]),
        .I3(DI),
        .I4(RU_5_out_data_d[2]),
        .I5(RU_5_out_data_u[2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__4
       (.I0(\shift_registers_u[3].shift_reg_u_reg[3][1]_0 [0]),
        .I1(i___1_carry_i_8__4_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__4
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry [0]),
        .I2(Q[0]),
        .I3(DI),
        .I4(RU_5_out_data_d[0]),
        .I5(RU_5_out_data_u[0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__4
       (.I0(CO),
        .I1(RU_5_out_data_d[1]),
        .I2(RU_5_out_data_u[1]),
        .I3(DI),
        .I4(Q[1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(i___1_carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[11]),
        .I2(RU_5_out_data_u[14]),
        .I3(RU_5_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__4
       (.I0(RU_5_out_data_u[13]),
        .I1(RU_5_out_data_d[9]),
        .I2(RU_5_out_data_u[12]),
        .I3(RU_5_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__4
       (.I0(RU_5_out_data_u[11]),
        .I1(RU_5_out_data_d[7]),
        .I2(RU_5_out_data_u[10]),
        .I3(RU_5_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__4
       (.I0(RU_5_out_data_u[9]),
        .I1(RU_5_out_data_d[5]),
        .I2(RU_5_out_data_u[8]),
        .I3(RU_5_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__4
       (.I0(RU_5_out_data_u[15]),
        .I1(RU_5_out_data_d[11]),
        .I2(RU_5_out_data_u[14]),
        .I3(RU_5_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__4
       (.I0(RU_5_out_data_u[13]),
        .I1(RU_5_out_data_u[12]),
        .I2(RU_5_out_data_d[9]),
        .I3(RU_5_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__4
       (.I0(RU_5_out_data_u[11]),
        .I1(RU_5_out_data_d[7]),
        .I2(RU_5_out_data_u[10]),
        .I3(RU_5_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__4
       (.I0(RU_5_out_data_u[9]),
        .I1(RU_5_out_data_d[5]),
        .I2(RU_5_out_data_u[8]),
        .I3(RU_5_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__4
       (.I0(RU_5_out_data_u[21]),
        .I1(RU_5_out_data_d[17]),
        .I2(RU_5_out_data_u[20]),
        .I3(RU_5_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__4
       (.I0(RU_5_out_data_u[19]),
        .I1(RU_5_out_data_d[15]),
        .I2(RU_5_out_data_u[18]),
        .I3(RU_5_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__4
       (.I0(RU_5_out_data_u[17]),
        .I1(RU_5_out_data_d[13]),
        .I2(RU_5_out_data_u[16]),
        .I3(RU_5_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__4
       (.I0(RU_5_out_data_u[21]),
        .I1(RU_5_out_data_d[17]),
        .I2(RU_5_out_data_u[20]),
        .I3(RU_5_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__4
       (.I0(RU_5_out_data_u[19]),
        .I1(RU_5_out_data_d[15]),
        .I2(RU_5_out_data_u[18]),
        .I3(RU_5_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__4
       (.I0(RU_5_out_data_u[17]),
        .I1(RU_5_out_data_d[13]),
        .I2(RU_5_out_data_u[16]),
        .I3(RU_5_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__4
       (.I0(RU_5_out_data_u[7]),
        .I1(RU_5_out_data_d[3]),
        .I2(RU_5_out_data_u[6]),
        .I3(RU_5_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[3].shift_reg_u_reg[3][7]_0 ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__4
       (.I0(RU_5_out_data_u[7]),
        .I1(RU_5_out_data_d[3]),
        .I2(RU_5_out_data_u[6]),
        .I3(RU_5_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[0]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[10]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[11]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[12]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[13]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[14]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[15]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[16]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[17]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[18]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[19]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[1]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[20]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[21]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[22]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[2]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[3]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[4]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[5]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[6]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[7]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[8]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_out_data_d[9]),
        .Q(\shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][0]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][0]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][10]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][10]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][11]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][11]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][12]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][12]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][13]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][13]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][14]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][14]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][15]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][15]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][16]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][16]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][17]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][17]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][18]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][18]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][19]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][19]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][1]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][1]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][20]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][20]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][21]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][21]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][2]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][2]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][3]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][3]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][4]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][4]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][5]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][5]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][6]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][6]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][7]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][7]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][8]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][8]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[2].shift_reg_d_reg[2][9]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[1].shift_reg_d_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_d[2].shift_reg_d_reg[2][9]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__21_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__11_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__10_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__9_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__8_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__7_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__6_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__5_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__4_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__3_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__2_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__20_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__1_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__0_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__19_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__18_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__17_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__16_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__15_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__14_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__13_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[3].shift_reg_d_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_d_gate__12_n_0),
        .Q(\shift_registers_d[3].shift_reg_d_reg[3]_0 [9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__0
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][21]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__1
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][20]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__10
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][11]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__11
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][10]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__12
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][9]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__13
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][8]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__14
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][7]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__15
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][6]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__16
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][5]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__17
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][4]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__18
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][3]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__19
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][2]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__2
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][19]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__20
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][1]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__21
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][0]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__3
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][18]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__4
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][17]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__5
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][16]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__6
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][15]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__7
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][14]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__8
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][13]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_d_gate__9
       (.I0(\shift_registers_d[2].shift_reg_d_reg[2][12]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_d_gate__9_n_0));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_i_1_n_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_i_1 
       (.I0(\shift_registers_d[3].shift_reg_d_reg[3]_0 [0]),
        .I1(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_i_1_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ));
  (* srl_bus_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1] " *) 
  (* srl_name = "\\RU_5/shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_0 ),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][0]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][10]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][11]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][12]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][14]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][15]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][16]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][18]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][19]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][1]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][20]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][21]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][2]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][3]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][4]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][6]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][7]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][8]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__21_n_0),
        .Q(RU_5_out_data_u[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__11_n_0),
        .Q(RU_5_out_data_u[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__10_n_0),
        .Q(RU_5_out_data_u[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__9_n_0),
        .Q(RU_5_out_data_u[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__8_n_0),
        .Q(RU_5_out_data_u[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__7_n_0),
        .Q(RU_5_out_data_u[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__6_n_0),
        .Q(RU_5_out_data_u[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__5_n_0),
        .Q(RU_5_out_data_u[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__4_n_0),
        .Q(RU_5_out_data_u[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__3_n_0),
        .Q(RU_5_out_data_u[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__2_n_0),
        .Q(RU_5_out_data_u[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__20_n_0),
        .Q(RU_5_out_data_u[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__1_n_0),
        .Q(RU_5_out_data_u[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__0_n_0),
        .Q(RU_5_out_data_u[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate_n_0),
        .Q(RU_5_out_data_u[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__19_n_0),
        .Q(RU_5_out_data_u[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__18_n_0),
        .Q(RU_5_out_data_u[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__17_n_0),
        .Q(RU_5_out_data_u[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__16_n_0),
        .Q(RU_5_out_data_u[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__15_n_0),
        .Q(RU_5_out_data_u[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__14_n_0),
        .Q(RU_5_out_data_u[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__13_n_0),
        .Q(RU_5_out_data_u[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[3].shift_reg_u_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(shift_registers_u_gate__12_n_0),
        .Q(RU_5_out_data_u[9]),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][22]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__0
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][21]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__1
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][20]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__10
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][11]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__11
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][10]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__12
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][9]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__13
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][8]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__14
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][7]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__15
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][6]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__16
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][5]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__17
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][4]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__18
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][3]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__19
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][2]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__2
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][19]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__20
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][1]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__21
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][0]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__3
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][18]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__4
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][17]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__5
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][16]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__6
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][15]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__7
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][14]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__8
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][13]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shift_registers_u_gate__9
       (.I0(\shift_registers_u[2].shift_reg_u_reg[2][12]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(shift_registers_u_gate__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_4_o_valid),
        .D(p_0_in0_in),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_4_o_valid),
        .D(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .Q(\switch_buf_[1].switch_buf_reg ),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[2].switch_buf_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_4_o_valid),
        .D(\switch_buf_[1].switch_buf_reg ),
        .Q(p_0_in),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[3].switch_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(BU_4_o_valid),
        .D(p_0_in),
        .Q(p_0_in0_in),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1__3
       (.I0(BU_4_o_valid),
        .I1(p_0_in0_in),
        .I2(switch),
        .O(switch_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1__3_n_0),
        .Q(switch),
        .R(reset_IBUF));
  (* srl_bus_name = "\\RU_5/valid_buf_[1].valid_buf_reg " *) 
  (* srl_name = "\\RU_5/valid_buf_[1].valid_buf_reg[1]_srl2___RU_1_valid_buf__r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valid_buf_[1].valid_buf_reg[1]_srl2___RU_1_valid_buf__r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(BU_4_o_valid),
        .Q(\valid_buf_[1].valid_buf_reg[1]_srl2___RU_1_valid_buf__r_0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[2].valid_buf_reg[2]_RU_1_valid_buf__r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\valid_buf_[1].valid_buf_reg[1]_srl2___RU_1_valid_buf__r_0_n_0 ),
        .Q(\valid_buf_[2].valid_buf_reg[2]_RU_1_valid_buf__r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[3].valid_buf_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf__gate_n_0),
        .Q(RU_5_o_valid),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_buf__gate
       (.I0(\valid_buf_[2].valid_buf_reg[2]_RU_1_valid_buf__r_1_n_0 ),
        .I1(\valid_buf_[3].valid_buf_reg[3]_1 ),
        .O(valid_buf__gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \zeta_addr[0]_i_1 
       (.I0(RU_5_o_valid),
        .I1(RU_5_zeta_trig),
        .O(\valid_buf_[3].valid_buf_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1__3
       (.I0(p_0_in),
        .I1(BU_4_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_5_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized4
   (RU_6_o_valid,
    switch,
    Q,
    A,
    \shift_registers_u[1].shift_reg_u_reg[1][22]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][22]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][21]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][21]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][19]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][17]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][15]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][15]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][12]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][12]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][7]_0 ,
    S,
    \shift_registers_u[1].shift_reg_u_reg[1][1]_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][19]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    \valid_buf_[1].valid_buf_reg[1]_0 ,
    reset_IBUF,
    BU_5_o_valid,
    clk_IBUF_BUFG,
    \shift_registers_u[0].shift_reg_u_reg[0][0]_0 ,
    O,
    a_mul_b0,
    DI,
    RU_6_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__5_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__5_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__5_0,
    i___1_carry__2_i_5__5_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__5_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__5,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry_0 ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__5_0,
    i___1_carry__3_i_5__5_0,
    D,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 );
  output RU_6_o_valid;
  output switch;
  output [22:0]Q;
  output [2:0]A;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][22]_0 ;
  output [22:0]\shift_registers_u[1].shift_reg_u_reg[1][22]_1 ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][21]_0 ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][21]_1 ;
  output [1:0]\shift_registers_u[1].shift_reg_u_reg[1][19]_0 ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][17]_0 ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][15]_0 ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][15]_1 ;
  output [0:0]\shift_registers_u[1].shift_reg_u_reg[1][12]_0 ;
  output \shift_registers_u[1].shift_reg_u_reg[1][12]_1 ;
  output [0:0]\shift_registers_u[1].shift_reg_u_reg[1][7]_0 ;
  output [0:0]S;
  output [1:0]\shift_registers_u[1].shift_reg_u_reg[1][1]_0 ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19]_1 ;
  output [0:0]\shift_registers_u[1].shift_reg_u_reg[1][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output \valid_buf_[1].valid_buf_reg[1]_0 ;
  input reset_IBUF;
  input BU_5_o_valid;
  input clk_IBUF_BUFG;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [19:0]RU_6_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__5_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__5_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__5_0;
  input i___1_carry__2_i_5__5_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__5_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__5;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input [2:0]\_inferred__1/i___1_carry ;
  input [2:0]\_inferred__1/i___1_carry_0 ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__5_0;
  input [1:0]i___1_carry__3_i_5__5_0;
  input [22:0]D;
  input [21:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;

  wire [2:0]A;
  wire BU_5_o_valid;
  wire [0:0]CO;
  wire [22:0]D;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [22:0]Q;
  wire RU_6_o_valid;
  wire [19:0]RU_6_out_data_d;
  wire RU_6_zeta_trig;
  wire [0:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire [2:0]\_inferred__1/i___1_carry_0 ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__5_n_0;
  wire i___1_carry__2_i_5__5_0;
  wire i___1_carry__2_i_5__5_1;
  wire [0:0]i___1_carry__2_i_7__5;
  wire i___1_carry__2_i_9__5_n_0;
  wire i___1_carry__3_i_14__4_n_0;
  wire i___1_carry__3_i_15__5_n_0;
  wire i___1_carry__3_i_17__4_n_0;
  wire i___1_carry__3_i_18__5_n_0;
  wire [1:0]i___1_carry__3_i_5__5_0;
  wire i___1_carry__3_i_6__5_0;
  wire i___1_carry__3_i_8__5_0;
  wire i___1_carry__4_i_12__5_n_0;
  wire i___1_carry__4_i_13__5_n_0;
  wire [0:0]i___1_carry__4_i_4__5_0;
  wire i___1_carry__4_i_5__5_0;
  wire i___1_carry__4_i_8__5_n_0;
  wire i___1_carry__4_i_9__5_n_0;
  wire i___1_carry_i_8__5_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire p_0_in;
  wire reset_IBUF;
  wire [22:0]\shift_registers_d[0].shift_reg_d_reg[0]_0 ;
  wire \shift_registers_u[0].shift_reg_u[0][0]_i_1_n_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ;
  wire [21:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0]_1 ;
  wire [0:0]\shift_registers_u[1].shift_reg_u_reg[1][12]_0 ;
  wire \shift_registers_u[1].shift_reg_u_reg[1][12]_1 ;
  wire [0:0]\shift_registers_u[1].shift_reg_u_reg[1][12]_2 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][15]_0 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][15]_1 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][17]_0 ;
  wire [1:0]\shift_registers_u[1].shift_reg_u_reg[1][19]_0 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19]_1 ;
  wire [1:0]\shift_registers_u[1].shift_reg_u_reg[1][1]_0 ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][21]_0 ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][21]_1 ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][22]_0 ;
  wire [22:0]\shift_registers_u[1].shift_reg_u_reg[1][22]_1 ;
  wire [0:0]\shift_registers_u[1].shift_reg_u_reg[1][7]_0 ;
  wire switch;
  wire \switch_buf_[0].switch_buf[0]_i_1_n_0 ;
  wire \switch_buf_[0].switch_buf_reg_n_0_[0] ;
  wire \switch_buf_[1].switch_buf[1]_i_1_n_0 ;
  wire switch_i_1__4_n_0;
  wire valid_buf;
  wire \valid_buf_[1].valid_buf_reg[1]_0 ;
  wire zeta_trig0;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__5
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_6_out_data_d[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__5
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_6_out_data_d[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__5
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_6_out_data_d[17]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[12]),
        .I2(RU_6_out_data_d[11]),
        .I3(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__5_0),
        .O(i___1_carry__2_i_11__5_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [12]),
        .I1(switch),
        .I2(Q[12]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [0]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__2_i_7__5),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__5
       (.I0(i___1_carry__2_i_9__5_n_0),
        .I1(CO),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__5
       (.I0(CO),
        .I1(i___1_carry__2_i_9__5_n_0),
        .I2(i___1_carry__2_i_11__5_n_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [12]),
        .I1(RU_6_out_data_d[11]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .I3(RU_6_out_data_d[9]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__5_1),
        .O(i___1_carry__2_i_9__5_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__4
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I1(switch),
        .I2(Q[18]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [2]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__3_i_5__5_0[1]),
        .O(i___1_carry__3_i_14__4_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .I1(RU_6_out_data_d[14]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I3(RU_6_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__5_0),
        .O(i___1_carry__3_i_15__5_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__4
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I1(switch),
        .I2(Q[16]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [1]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__3_i_5__5_0[0]),
        .O(i___1_carry__3_i_17__4_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[12]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I3(RU_6_out_data_d[13]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__5_0),
        .O(i___1_carry__3_i_18__5_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .I1(RU_6_out_data_d[15]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I3(RU_6_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .I1(RU_6_out_data_d[13]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I3(RU_6_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[13]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I3(RU_6_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[11]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .I3(RU_6_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__4_n_0),
        .I4(RU_6_out_data_d[16]),
        .I5(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [2]),
        .I1(i___1_carry__3_i_15__5_n_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__4_n_0),
        .I4(RU_6_out_data_d[14]),
        .I5(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][17]_0 [0]),
        .I1(i___1_carry__3_i_18__5_n_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I1(switch),
        .I2(Q[20]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [3]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__4_i_4__5_0),
        .O(i___1_carry__4_i_12__5_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .I1(RU_6_out_data_d[16]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I3(RU_6_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__5_0),
        .O(i___1_carry__4_i_13__5_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .I1(RU_6_out_data_d[17]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I3(RU_6_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .I1(RU_6_out_data_d[15]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I3(RU_6_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [22]),
        .I1(i___1_carry__4_i_8__5_n_0),
        .I2(RU_6_out_data_d[19]),
        .I3(i___1_carry__4_i_9__5_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__5_n_0),
        .I4(RU_6_out_data_d[18]),
        .I5(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][19]_0 [0]),
        .I1(i___1_carry__4_i_13__5_n_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .I1(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I2(RU_6_out_data_d[17]),
        .I3(RU_6_out_data_d[18]),
        .O(i___1_carry__4_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .I1(RU_6_out_data_d[17]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I3(RU_6_out_data_d[18]),
        .O(i___1_carry__4_i_9__5_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__5
       (.I0(CO),
        .I1(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [1]),
        .I2(RU_6_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry_0 [1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__5
       (.I0(CO),
        .I1(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [0]),
        .I2(RU_6_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry_0 [0]),
        .I5(\_inferred__1/i___1_carry [0]),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry_0 [2]),
        .I2(\_inferred__1/i___1_carry [2]),
        .I3(DI),
        .I4(RU_6_out_data_d[2]),
        .I5(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][1]_0 [0]),
        .I1(i___1_carry_i_8__5_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__5
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 [0]),
        .I2(\_inferred__1/i___1_carry [0]),
        .I3(DI),
        .I4(RU_6_out_data_d[0]),
        .I5(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__5
       (.I0(CO),
        .I1(RU_6_out_data_d[1]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(\_inferred__1/i___1_carry_0 [1]),
        .O(i___1_carry_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[11]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .I3(RU_6_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [13]),
        .I1(RU_6_out_data_d[9]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [12]),
        .I3(RU_6_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [11]),
        .I1(RU_6_out_data_d[7]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [10]),
        .I3(RU_6_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [9]),
        .I1(RU_6_out_data_d[5]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [8]),
        .I3(RU_6_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .I1(RU_6_out_data_d[11]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .I3(RU_6_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [13]),
        .I1(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [12]),
        .I2(RU_6_out_data_d[9]),
        .I3(RU_6_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [11]),
        .I1(RU_6_out_data_d[7]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [10]),
        .I3(RU_6_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [9]),
        .I1(RU_6_out_data_d[5]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [8]),
        .I3(RU_6_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .I1(RU_6_out_data_d[17]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I3(RU_6_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .I1(RU_6_out_data_d[15]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I3(RU_6_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .I1(RU_6_out_data_d[13]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I3(RU_6_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .I1(RU_6_out_data_d[17]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .I3(RU_6_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .I1(RU_6_out_data_d[15]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .I3(RU_6_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .I1(RU_6_out_data_d[13]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .I3(RU_6_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [7]),
        .I1(RU_6_out_data_d[3]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [6]),
        .I3(RU_6_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[1].shift_reg_u_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__5
       (.I0(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [7]),
        .I1(RU_6_out_data_d[3]),
        .I2(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [6]),
        .I3(RU_6_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[14]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[15]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[16]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[17]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[18]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[19]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[20]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[21]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[22]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\shift_registers_d[0].shift_reg_d_reg[0]_0 [9]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [0]),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [10]),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [11]),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [12]),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [13]),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [14]),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [15]),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [16]),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [17]),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [18]),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [19]),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [1]),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [20]),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [21]),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [22]),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [2]),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [3]),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [4]),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [5]),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [6]),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [7]),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [8]),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[1].shift_reg_d_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0]_0 [9]),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[0].shift_reg_u[0][0]_i_1 
       (.I0(Q[0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I2(O),
        .I3(switch),
        .O(\shift_registers_u[0].shift_reg_u[0][0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u[0][0]_i_1_n_0 ),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [9]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [10]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [11]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [12]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [13]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [14]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [15]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [16]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [17]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [18]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [19]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [20]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [21]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [3]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [4]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [5]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [6]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [7]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [8]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0]_1 [9]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [0]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [10]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [11]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [12]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [13]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [14]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [15]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [16]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [17]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [18]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [19]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [1]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [20]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [21]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [22]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [2]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [3]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [4]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [5]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [6]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [7]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [8]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[1].shift_reg_u_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_u[0].shift_reg_u_reg[0]_1 [9]),
        .Q(\shift_registers_u[1].shift_reg_u_reg[1][22]_1 [9]),
        .R(reset_IBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    \switch_buf_[0].switch_buf[0]_i_1 
       (.I0(p_0_in),
        .I1(BU_5_o_valid),
        .I2(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .O(\switch_buf_[0].switch_buf[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \switch_buf_[0].switch_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\switch_buf_[0].switch_buf[0]_i_1_n_0 ),
        .Q(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .S(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \switch_buf_[1].switch_buf[1]_i_1 
       (.I0(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .I1(BU_5_o_valid),
        .I2(p_0_in),
        .O(\switch_buf_[1].switch_buf[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \switch_buf_[1].switch_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\switch_buf_[1].switch_buf[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(reset_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'h78)) 
    switch_i_1__4
       (.I0(BU_5_o_valid),
        .I1(p_0_in),
        .I2(switch),
        .O(switch_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_i_1__4_n_0),
        .Q(switch),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[0].valid_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(BU_5_o_valid),
        .Q(valid_buf),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[1].valid_buf_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(valid_buf),
        .Q(RU_6_o_valid),
        .R(reset_IBUF));
  LUT2 #(
    .INIT(4'h8)) 
    \zeta_addr[0]_i_1__0 
       (.I0(RU_6_o_valid),
        .I1(RU_6_zeta_trig),
        .O(\valid_buf_[1].valid_buf_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    zeta_trig_i_1__4
       (.I0(\switch_buf_[0].switch_buf_reg_n_0_[0] ),
        .I1(BU_5_o_valid),
        .O(zeta_trig0));
  FDRE #(
    .INIT(1'b0)) 
    zeta_trig_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(zeta_trig0),
        .Q(RU_6_zeta_trig),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized5
   (RU_7_o_valid,
    switch,
    Q,
    A,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][21]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][21]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][19]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][17]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][15]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][15]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][12]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][12]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][7]_0 ,
    S,
    \shift_registers_u[0].shift_reg_u_reg[0][1]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][19]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][12]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    reset_IBUF,
    BU_6_o_valid,
    clk_IBUF_BUFG,
    switch_reg_0,
    D,
    \shift_registers_u[0].shift_reg_u_reg[0][0]_0 ,
    O,
    a_mul_b0,
    DI,
    RU_7_out_data_d,
    \_inferred__1/i___1_carry__4 ,
    out1_carry__1,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__4_0 ,
    i___1_carry__4_i_5__6_0,
    out1_carry__1_1,
    out1_carry__1_2,
    \_inferred__1/i___1_carry__4_1 ,
    \_inferred__1/i___1_carry__3 ,
    i___1_carry__3_i_6__6_0,
    out1_carry__1_3,
    out1_carry__1_4,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__3_1 ,
    i___1_carry__3_i_8__6_0,
    i___1_carry__2_i_5__6_0,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__3_2 ,
    CO,
    i___1_carry__2_i_5__6_1,
    out1_carry__0_1,
    out1_carry__0_2,
    i___1_carry__2_i_7__6,
    out1_carry__0_3,
    out1_carry__0_4,
    out1_carry__0_5,
    out1_carry__0_6,
    out1_carry,
    out1_carry_0,
    \_inferred__1/i___1_carry ,
    \_inferred__1/i___1_carry_0 ,
    \_inferred__1/i___1_carry__4_2 ,
    \_inferred__1/i___1_carry__3_3 ,
    \_inferred__1/i___1_carry__3_4 ,
    i___1_carry__4_i_4__6_0,
    i___1_carry__3_i_5__6_0,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 );
  output RU_7_o_valid;
  output switch;
  output [22:0]Q;
  output [2:0]A;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  output [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][21]_0 ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][21]_1 ;
  output [1:0]\shift_registers_u[0].shift_reg_u_reg[0][19]_0 ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][17]_0 ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15]_0 ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15]_1 ;
  output [0:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  output \shift_registers_u[0].shift_reg_u_reg[0][12]_1 ;
  output [0:0]\shift_registers_u[0].shift_reg_u_reg[0][7]_0 ;
  output [0:0]S;
  output [1:0]\shift_registers_u[0].shift_reg_u_reg[0][1]_0 ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19]_1 ;
  output [0:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_2 ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  input reset_IBUF;
  input BU_6_o_valid;
  input clk_IBUF_BUFG;
  input switch_reg_0;
  input [21:0]D;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ;
  input [0:0]O;
  input [2:0]a_mul_b0;
  input [0:0]DI;
  input [19:0]RU_7_out_data_d;
  input \_inferred__1/i___1_carry__4 ;
  input out1_carry__1;
  input out1_carry__1_0;
  input \_inferred__1/i___1_carry__4_0 ;
  input i___1_carry__4_i_5__6_0;
  input out1_carry__1_1;
  input out1_carry__1_2;
  input \_inferred__1/i___1_carry__4_1 ;
  input \_inferred__1/i___1_carry__3 ;
  input i___1_carry__3_i_6__6_0;
  input out1_carry__1_3;
  input out1_carry__1_4;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__3_1 ;
  input i___1_carry__3_i_8__6_0;
  input i___1_carry__2_i_5__6_0;
  input out1_carry__0;
  input out1_carry__0_0;
  input \_inferred__1/i___1_carry__3_2 ;
  input [0:0]CO;
  input i___1_carry__2_i_5__6_1;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]i___1_carry__2_i_7__6;
  input out1_carry__0_3;
  input out1_carry__0_4;
  input out1_carry__0_5;
  input out1_carry__0_6;
  input out1_carry;
  input out1_carry_0;
  input [2:0]\_inferred__1/i___1_carry ;
  input [2:0]\_inferred__1/i___1_carry_0 ;
  input \_inferred__1/i___1_carry__4_2 ;
  input \_inferred__1/i___1_carry__3_3 ;
  input \_inferred__1/i___1_carry__3_4 ;
  input [0:0]i___1_carry__4_i_4__6_0;
  input [1:0]i___1_carry__3_i_5__6_0;
  input [22:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;

  wire [2:0]A;
  wire BU_6_o_valid;
  wire [0:0]CO;
  wire [21:0]D;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [22:0]Q;
  wire RU_7_o_valid;
  wire [19:0]RU_7_out_data_d;
  wire [0:0]S;
  wire [2:0]\_inferred__1/i___1_carry ;
  wire [2:0]\_inferred__1/i___1_carry_0 ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__3_1 ;
  wire \_inferred__1/i___1_carry__3_2 ;
  wire \_inferred__1/i___1_carry__3_3 ;
  wire \_inferred__1/i___1_carry__3_4 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire \_inferred__1/i___1_carry__4_1 ;
  wire \_inferred__1/i___1_carry__4_2 ;
  wire [2:0]a_mul_b0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__2_i_11__6_n_0;
  wire i___1_carry__2_i_5__6_0;
  wire i___1_carry__2_i_5__6_1;
  wire [0:0]i___1_carry__2_i_7__6;
  wire i___1_carry__2_i_9__6_n_0;
  wire i___1_carry__3_i_14__5_n_0;
  wire i___1_carry__3_i_15__6_n_0;
  wire i___1_carry__3_i_17__5_n_0;
  wire i___1_carry__3_i_18__6_n_0;
  wire [1:0]i___1_carry__3_i_5__6_0;
  wire i___1_carry__3_i_6__6_0;
  wire i___1_carry__3_i_8__6_0;
  wire i___1_carry__4_i_12__6_n_0;
  wire i___1_carry__4_i_13__6_n_0;
  wire [0:0]i___1_carry__4_i_4__6_0;
  wire i___1_carry__4_i_5__6_0;
  wire i___1_carry__4_i_8__6_n_0;
  wire i___1_carry__4_i_9__6_n_0;
  wire i___1_carry_i_8__6_n_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_3;
  wire out1_carry__0_4;
  wire out1_carry__0_5;
  wire out1_carry__0_6;
  wire out1_carry__1;
  wire out1_carry__1_0;
  wire out1_carry__1_1;
  wire out1_carry__1_2;
  wire out1_carry__1_3;
  wire out1_carry__1_4;
  wire [0:0]p_0_in;
  wire reset_IBUF;
  wire [22:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][0]_0 ;
  wire [0:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  wire \shift_registers_u[0].shift_reg_u_reg[0][12]_1 ;
  wire [0:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_2 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15]_1 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][17]_0 ;
  wire [1:0]\shift_registers_u[0].shift_reg_u_reg[0][19]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19]_1 ;
  wire [1:0]\shift_registers_u[0].shift_reg_u_reg[0][1]_0 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][21]_0 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][21]_1 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  wire [0:0]\shift_registers_u[0].shift_reg_u_reg[0][7]_0 ;
  wire switch;
  wire switch_reg_0;

  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6__6
       (.I0(a_mul_b0[2]),
        .I1(DI),
        .I2(RU_7_out_data_d[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7__6
       (.I0(a_mul_b0[1]),
        .I1(DI),
        .I2(RU_7_out_data_d[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__6
       (.I0(a_mul_b0[0]),
        .I1(DI),
        .I2(RU_7_out_data_d[17]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h9969FFFF99690000)) 
    i___1_carry__2_i_11__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[12]),
        .I2(RU_7_out_data_d[11]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__6_0),
        .O(i___1_carry__2_i_11__6_n_0));
  LUT6 #(
    .INIT(64'h0202028A8A8A028A)) 
    i___1_carry__2_i_14__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [12]),
        .I1(switch),
        .I2(Q[12]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [0]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__2_i_7__6),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__2_i_1__6
       (.I0(i___1_carry__2_i_9__6_n_0),
        .I1(CO),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    i___1_carry__2_i_5__6
       (.I0(CO),
        .I1(i___1_carry__2_i_9__6_n_0),
        .I2(i___1_carry__2_i_11__6_n_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][12]_2 ));
  LUT6 #(
    .INIT(64'h0028FFFF00280000)) 
    i___1_carry__2_i_9__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [12]),
        .I1(RU_7_out_data_d[11]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .I3(RU_7_out_data_d[9]),
        .I4(DI),
        .I5(i___1_carry__2_i_5__6_1),
        .O(i___1_carry__2_i_9__6_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_14__5
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I1(switch),
        .I2(Q[18]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [2]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__3_i_5__6_0[1]),
        .O(i___1_carry__3_i_14__5_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_15__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .I1(RU_7_out_data_d[14]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I3(RU_7_out_data_d[15]),
        .I4(DI),
        .I5(i___1_carry__3_i_6__6_0),
        .O(i___1_carry__3_i_15__6_n_0));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__3_i_17__5
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I1(switch),
        .I2(Q[16]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [1]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__3_i_5__6_0[0]),
        .O(i___1_carry__3_i_17__5_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__3_i_18__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[12]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I3(RU_7_out_data_d[13]),
        .I4(DI),
        .I5(i___1_carry__3_i_8__6_0),
        .O(i___1_carry__3_i_18__6_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_1__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .I1(RU_7_out_data_d[15]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I3(RU_7_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [3]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_2__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .I1(RU_7_out_data_d[13]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I3(RU_7_out_data_d[14]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_0 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [2]));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__3_i_3__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[13]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I3(RU_7_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_1 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__3_i_4__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[11]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .I3(RU_7_out_data_d[12]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__3_2 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [0]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [3]),
        .I1(\_inferred__1/i___1_carry__3_3 ),
        .I2(DI),
        .I3(i___1_carry__3_i_14__5_n_0),
        .I4(RU_7_out_data_d[16]),
        .I5(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [2]),
        .I1(i___1_carry__3_i_15__6_n_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_1 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__3_i_7__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [1]),
        .I1(\_inferred__1/i___1_carry__3_4 ),
        .I2(DI),
        .I3(i___1_carry__3_i_17__5_n_0),
        .I4(RU_7_out_data_d[14]),
        .I5(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__3_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][17]_0 [0]),
        .I1(i___1_carry__3_i_18__6_n_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_1 [0]));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    i___1_carry__4_i_12__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I1(switch),
        .I2(Q[20]),
        .I3(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [3]),
        .I4(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I5(i___1_carry__4_i_4__6_0),
        .O(i___1_carry__4_i_12__6_n_0));
  LUT6 #(
    .INIT(64'hB44BFFFFB44B0000)) 
    i___1_carry__4_i_13__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .I1(RU_7_out_data_d[16]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I3(RU_7_out_data_d[17]),
        .I4(DI),
        .I5(i___1_carry__4_i_5__6_0),
        .O(i___1_carry__4_i_13__6_n_0));
  LUT6 #(
    .INIT(64'h283CFFFF283C0000)) 
    i___1_carry__4_i_1__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .I1(RU_7_out_data_d[17]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I3(RU_7_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_0 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_0 [1]));
  LUT6 #(
    .INIT(64'h51A2FFFF51A20000)) 
    i___1_carry__4_i_2__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .I1(RU_7_out_data_d[15]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I3(RU_7_out_data_d[16]),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4_1 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][19]_0 [0]));
  LUT6 #(
    .INIT(64'hED48FFFFED480000)) 
    i___1_carry__4_i_3__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [22]),
        .I1(i___1_carry__4_i_8__6_n_0),
        .I2(RU_7_out_data_d[19]),
        .I3(i___1_carry__4_i_9__6_n_0),
        .I4(DI),
        .I5(\_inferred__1/i___1_carry__4 ),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    i___1_carry__4_i_4__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][19]_0 [1]),
        .I1(\_inferred__1/i___1_carry__4_2 ),
        .I2(DI),
        .I3(i___1_carry__4_i_12__6_n_0),
        .I4(RU_7_out_data_d[18]),
        .I5(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry__4_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][19]_0 [0]),
        .I1(i___1_carry__4_i_13__6_n_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT4 #(
    .INIT(16'h108A)) 
    i___1_carry__4_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I2(RU_7_out_data_d[17]),
        .I3(RU_7_out_data_d[18]),
        .O(i___1_carry__4_i_8__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT4 #(
    .INIT(16'hFB5D)) 
    i___1_carry__4_i_9__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .I1(RU_7_out_data_d[17]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I3(RU_7_out_data_d[18]),
        .O(i___1_carry__4_i_9__6_n_0));
  LUT6 #(
    .INIT(64'h4D554D004DFF4D55)) 
    i___1_carry_i_2__6
       (.I0(CO),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I2(RU_7_out_data_d[1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry_0 [1]),
        .I5(\_inferred__1/i___1_carry [1]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][1]_0 [1]));
  LUT6 #(
    .INIT(64'h8EAA8E008EFF8EAA)) 
    i___1_carry_i_3__6
       (.I0(CO),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .I2(RU_7_out_data_d[0]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry_0 [0]),
        .I5(\_inferred__1/i___1_carry [0]),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][1]_0 [0]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][1]_0 [1]),
        .I1(\_inferred__1/i___1_carry_0 [2]),
        .I2(\_inferred__1/i___1_carry [2]),
        .I3(DI),
        .I4(RU_7_out_data_d[2]),
        .I5(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i___1_carry_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][1]_0 [0]),
        .I1(i___1_carry_i_8__6_n_0),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [1]));
  LUT6 #(
    .INIT(64'h5569AA69AA695569)) 
    i___1_carry_i_7__6
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 [0]),
        .I2(\_inferred__1/i___1_carry [0]),
        .I3(DI),
        .I4(RU_7_out_data_d[0]),
        .I5(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] [0]));
  LUT6 #(
    .INIT(64'h96AA9655965596AA)) 
    i___1_carry_i_8__6
       (.I0(CO),
        .I1(RU_7_out_data_d[1]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .I3(DI),
        .I4(\_inferred__1/i___1_carry [1]),
        .I5(\_inferred__1/i___1_carry_0 [1]),
        .O(i___1_carry_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_1__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[11]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .I3(RU_7_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_2__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [13]),
        .I1(RU_7_out_data_d[9]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [12]),
        .I3(RU_7_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_1),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_3__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [11]),
        .I1(RU_7_out_data_d[7]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [10]),
        .I3(RU_7_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_3),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__0_i_4__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [9]),
        .I1(RU_7_out_data_d[5]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [8]),
        .I3(RU_7_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_5),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .I1(RU_7_out_data_d[11]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .I3(RU_7_out_data_d[12]),
        .I4(DI),
        .I5(out1_carry__0_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_1 [3]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [13]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [12]),
        .I2(RU_7_out_data_d[9]),
        .I3(RU_7_out_data_d[10]),
        .I4(DI),
        .I5(out1_carry__0_2),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_7__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [11]),
        .I1(RU_7_out_data_d[7]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [10]),
        .I3(RU_7_out_data_d[8]),
        .I4(DI),
        .I5(out1_carry__0_4),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__0_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [9]),
        .I1(RU_7_out_data_d[5]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [8]),
        .I3(RU_7_out_data_d[6]),
        .I4(DI),
        .I5(out1_carry__0_6),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][15]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_2__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .I1(RU_7_out_data_d[17]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I3(RU_7_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_0 [2]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_3__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .I1(RU_7_out_data_d[15]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I3(RU_7_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_1),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_0 [1]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry__1_i_4__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .I1(RU_7_out_data_d[13]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I3(RU_7_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_3),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_0 [0]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_6__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .I1(RU_7_out_data_d[17]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .I3(RU_7_out_data_d[18]),
        .I4(DI),
        .I5(out1_carry__1_0),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_1 [2]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_7__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .I1(RU_7_out_data_d[15]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .I3(RU_7_out_data_d[16]),
        .I4(DI),
        .I5(out1_carry__1_2),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_1 [1]));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry__1_i_8__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .I1(RU_7_out_data_d[13]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .I3(RU_7_out_data_d[14]),
        .I4(DI),
        .I5(out1_carry__1_4),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][21]_1 [0]));
  LUT6 #(
    .INIT(64'h20BAFFFF20BA0000)) 
    out1_carry_i_1__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [7]),
        .I1(RU_7_out_data_d[3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [6]),
        .I3(RU_7_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry),
        .O(\shift_registers_u[0].shift_reg_u_reg[0][7]_0 ));
  LUT6 #(
    .INIT(64'h8241FFFF82410000)) 
    out1_carry_i_5__6
       (.I0(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [7]),
        .I1(RU_7_out_data_d[3]),
        .I2(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [6]),
        .I3(RU_7_out_data_d[4]),
        .I4(DI),
        .I5(out1_carry_0),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [0]),
        .Q(Q[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [10]),
        .Q(Q[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [11]),
        .Q(Q[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [12]),
        .Q(Q[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [13]),
        .Q(Q[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [14]),
        .Q(Q[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [15]),
        .Q(Q[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [16]),
        .Q(Q[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [17]),
        .Q(Q[17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [18]),
        .Q(Q[18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [19]),
        .Q(Q[19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [1]),
        .Q(Q[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [20]),
        .Q(Q[20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [21]),
        .Q(Q[21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [22]),
        .Q(Q[22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [2]),
        .Q(Q[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [3]),
        .Q(Q[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [4]),
        .Q(Q[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [5]),
        .Q(Q[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [6]),
        .Q(Q[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [7]),
        .Q(Q[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [8]),
        .Q(Q[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_d[0].shift_reg_d_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\shift_registers_d[0].shift_reg_d_reg[0][22]_0 [9]),
        .Q(Q[9]),
        .R(reset_IBUF));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \shift_registers_u[0].shift_reg_u[0][0]_i_1__0 
       (.I0(Q[0]),
        .I1(\shift_registers_u[0].shift_reg_u_reg[0][0]_0 [4]),
        .I2(O),
        .I3(switch),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[14]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[15]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[16]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [17]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[17]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [18]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[18]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [19]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[19]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [20]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[20]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [21]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[21]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [22]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \shift_registers_u[0].shift_reg_u_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\shift_registers_u[0].shift_reg_u_reg[0][22]_1 [9]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(switch_reg_0),
        .Q(switch),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \valid_buf_[0].valid_buf_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(BU_6_o_valid),
        .Q(RU_7_o_valid),
        .R(reset_IBUF));
endmodule

module mod_add
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    O,
    \NTT_out_u_OBUF[5]_inst_i_1 ,
    S,
    \NTT_out_u_OBUF[9]_inst_i_1 ,
    \NTT_out_u_OBUF[5]_inst_i_1_0 ,
    \NTT_out_u_OBUF[13]_inst_i_1 ,
    \NTT_out_u_OBUF[9]_inst_i_1_0 ,
    \NTT_out_u_OBUF[17]_inst_i_1 ,
    \NTT_out_u_OBUF[21]_inst_i_1 ,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [22:0]a_plus_b_minus_q;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  input [3:0]O;
  input [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  input [3:0]S;
  input [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[5]_inst_i_1_0 ;
  input [3:0]\NTT_out_u_OBUF[13]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[9]_inst_i_1_0 ;
  input [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]\NTT_out_u_OBUF[13]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[5]_inst_i_1_0 ;
  wire [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[9]_inst_i_1_0 ;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [22:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\NTT_out_u_OBUF[5]_inst_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\NTT_out_u_OBUF[9]_inst_i_1 [0],\NTT_out_u_OBUF[5]_inst_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\NTT_out_u_OBUF[5]_inst_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\NTT_out_u_OBUF[13]_inst_i_1 [0],\NTT_out_u_OBUF[9]_inst_i_1 [3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S(\NTT_out_u_OBUF[9]_inst_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({\NTT_out_u_OBUF[17]_inst_i_1 [0],\NTT_out_u_OBUF[13]_inst_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({\NTT_out_u_OBUF[21]_inst_i_1 [0],\NTT_out_u_OBUF[17]_inst_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,\NTT_out_u_OBUF[21]_inst_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__6
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__6
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__6
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__6
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_11
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[0].shift_reg_u_reg[0][8] ,
    S,
    \shift_registers_u[0].shift_reg_u_reg[0][12] ,
    \shift_registers_u[0].shift_reg_u_reg[0][8]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][16] ,
    \shift_registers_u[0].shift_reg_u_reg[0][12]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][20] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8] ;
  input [3:0]S;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][16] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][20] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][16] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][20] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][8] [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][12] [0],\shift_registers_u[0].shift_reg_u_reg[0][8] [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][16] [0],\shift_registers_u[0].shift_reg_u_reg[0][12] [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[0].shift_reg_u_reg[0][20] [0],\shift_registers_u[0].shift_reg_u_reg[0][16] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({\shift_registers_u[0].shift_reg_u_reg[0][22] [0],\shift_registers_u[0].shift_reg_u_reg[0][20] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,\shift_registers_u[0].shift_reg_u_reg[0][22] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__4
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__4
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__4
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__4
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_15
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 ,
    S,
    \shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1_0 ,
    \shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 ,
    a_mul_b0,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 ;
  input [3:0]S;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 ;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1_0 ;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 ;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1_0 ;
  input [3:0]\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 ;
  input [3:0]a_mul_b0;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [3:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1_0 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 [0],\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[1].shift_reg_u_reg[1][5]_srl2___RU_1_valid_buf__r_0_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 [0],\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1 [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[1].shift_reg_u_reg[1][9]_srl2___RU_1_valid_buf__r_0_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 [0],\shift_registers_u[1].shift_reg_u_reg[1][13]_srl2___RU_1_valid_buf__r_0_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({a_mul_b0[0],\shift_registers_u[1].shift_reg_u_reg[1][17]_srl2___RU_1_valid_buf__r_0_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,a_mul_b0[3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__3
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__3
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__3
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__3
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_19
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 ,
    S,
    \shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 ,
    \shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1_0 ,
    \shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 ,
    \shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1_0 ,
    \shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 ,
    a_mul_b0,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 ;
  input [3:0]S;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 ;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1_0 ;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 ;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1_0 ;
  input [3:0]\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 ;
  input [3:0]a_mul_b0;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [3:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 ;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 ;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 ;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1_0 ;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 ;
  wire [3:0]\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 [0],\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[5].shift_reg_u_reg[5][5]_srl6___RU_1_valid_buf__r_4_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 [0],\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1 [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[5].shift_reg_u_reg[5][9]_srl6___RU_1_valid_buf__r_4_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 [0],\shift_registers_u[5].shift_reg_u_reg[5][13]_srl6___RU_1_valid_buf__r_4_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({a_mul_b0[0],\shift_registers_u[5].shift_reg_u_reg[5][17]_srl6___RU_1_valid_buf__r_4_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,a_mul_b0[3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__2
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__2
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__2
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__2
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_23
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 ,
    S,
    \shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 ,
    \shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1_0 ,
    \shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 ,
    \shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1_0 ,
    \shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 ,
    a_mul_b0,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 ;
  input [3:0]S;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 ;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1_0 ;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 ;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1_0 ;
  input [3:0]\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 ;
  input [3:0]a_mul_b0;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [3:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 ;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 ;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 ;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1_0 ;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 ;
  wire [3:0]\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 [0],\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[13].shift_reg_u_reg[13][5]_srl14___RU_1_valid_buf__r_12_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 [0],\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1 [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[13].shift_reg_u_reg[13][9]_srl14___RU_1_valid_buf__r_12_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 [0],\shift_registers_u[13].shift_reg_u_reg[13][13]_srl14___RU_1_valid_buf__r_12_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({a_mul_b0[0],\shift_registers_u[13].shift_reg_u_reg[13][17]_srl14___RU_1_valid_buf__r_12_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,a_mul_b0[3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__1
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__1
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__1
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__1
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__1
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_27
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 ,
    S,
    \shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 ,
    \shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1_0 ,
    \shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 ,
    \shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1_0 ,
    \shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 ,
    a_mul_b0,
    DI,
    Q,
    mode_IBUF,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 ;
  input [3:0]S;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 ;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1_0 ;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 ;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1_0 ;
  input [3:0]\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 ;
  input [3:0]a_mul_b0;
  input [3:0]DI;
  input [22:0]Q;
  input mode_IBUF;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [3:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire mode_IBUF;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 ;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 ;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 ;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1_0 ;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 ;
  wire [3:0]\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 [0],\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[29].shift_reg_u_reg[29][5]_srl30___RU_1_valid_buf__r_28_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 [0],\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1 [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[29].shift_reg_u_reg[29][9]_srl30___RU_1_valid_buf__r_28_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 [0],\shift_registers_u[29].shift_reg_u_reg[29][13]_srl30___RU_1_valid_buf__r_28_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({a_mul_b0[0],\shift_registers_u[29].shift_reg_u_reg[29][17]_srl30___RU_1_valid_buf__r_28_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,a_mul_b0[3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__0
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__0
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__0
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__0
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__0
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_31
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 ,
    S,
    \shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 ,
    \shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 ,
    a_mul_b0,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    Q,
    mode_IBUF,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 ;
  input [3:0]S;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 ;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1_0 ;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 ;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1_0 ;
  input [3:0]\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 ;
  input [3:0]a_mul_b0;
  input [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [22:0]Q;
  input mode_IBUF;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;

  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [3:0]a_mul_b0;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire mode_IBUF;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 [0],\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[31].shift_reg_u_reg[31][5]_srl32___RU_1_valid_buf__r_30_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[11]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[10]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[9]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[8]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 [0],\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1 [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[31].shift_reg_u_reg[31][9]_srl32___RU_1_valid_buf__r_30_i_1_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[15]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[14]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[13]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[12]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 [0],\shift_registers_u[31].shift_reg_u_reg[31][13]_srl32___RU_1_valid_buf__r_30_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [19]),
        .I1(Q[19]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[18]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[17]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[16]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({a_mul_b0[0],\shift_registers_u[31].shift_reg_u_reg[31][17]_srl32___RU_1_valid_buf__r_30_i_1 [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [22]),
        .I1(Q[22]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [21]),
        .I1(Q[21]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [20]),
        .I1(Q[20]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,a_mul_b0[3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[0]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[7]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[6]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[5]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[4]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[3]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[2]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[1]),
        .I2(mode_IBUF),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_7
   (a_plus_b_minus_q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    O,
    \shift_registers_u[0].shift_reg_u_reg[0][8] ,
    S,
    \shift_registers_u[0].shift_reg_u_reg[0][12] ,
    \shift_registers_u[0].shift_reg_u_reg[0][8]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][16] ,
    \shift_registers_u[0].shift_reg_u_reg[0][12]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][20] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    DI,
    Q,
    B,
    \DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 );
  output [17:0]a_plus_b_minus_q;
  output [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  input [3:0]O;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8] ;
  input [3:0]S;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][16] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][20] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input [3:0]DI;
  input [22:0]Q;
  input [0:0]B;
  input [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  input [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;

  wire [0:0]B;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [4:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [18:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [22:0]\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 ;
  wire [3:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [3:0]S;
  wire [17:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_1;
  wire a_plus_b_minus_q_carry__0_n_2;
  wire a_plus_b_minus_q_carry__0_n_3;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_1;
  wire a_plus_b_minus_q_carry__1_n_2;
  wire a_plus_b_minus_q_carry__1_n_3;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__2_n_1;
  wire a_plus_b_minus_q_carry__2_n_2;
  wire a_plus_b_minus_q_carry__2_n_3;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry__3_n_1;
  wire a_plus_b_minus_q_carry__3_n_2;
  wire a_plus_b_minus_q_carry__3_n_3;
  wire a_plus_b_minus_q_carry__4_n_2;
  wire a_plus_b_minus_q_carry__4_n_3;
  wire a_plus_b_minus_q_carry_n_0;
  wire a_plus_b_minus_q_carry_n_1;
  wire a_plus_b_minus_q_carry_n_2;
  wire a_plus_b_minus_q_carry_n_3;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][16] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][20] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ;
  wire [3:2]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,a_plus_b_minus_q_carry_n_1,a_plus_b_minus_q_carry_n_2,a_plus_b_minus_q_carry_n_3}),
        .CYINIT(O[0]),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][8] [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,a_plus_b_minus_q_carry__0_n_1,a_plus_b_minus_q_carry__0_n_2,a_plus_b_minus_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][12] [0],\shift_registers_u[0].shift_reg_u_reg[0][8] [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_6__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [7]),
        .I1(Q[11]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [11]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_7__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [6]),
        .I1(Q[10]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [10]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_8__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [5]),
        .I1(Q[9]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [9]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__0_i_9__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [4]),
        .I1(Q[8]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [8]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,a_plus_b_minus_q_carry__1_n_1,a_plus_b_minus_q_carry__1_n_2,a_plus_b_minus_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\shift_registers_u[0].shift_reg_u_reg[0][16] [0],\shift_registers_u[0].shift_reg_u_reg[0][12] [3:1]}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [0],a_plus_b_minus_q[10:8]}),
        .S(\shift_registers_u[0].shift_reg_u_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_6__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [11]),
        .I1(Q[15]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [15]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_7__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [10]),
        .I1(Q[14]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [14]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_8__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [9]),
        .I1(Q[13]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [13]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__1_i_9__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [8]),
        .I1(Q[12]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [12]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,a_plus_b_minus_q_carry__2_n_1,a_plus_b_minus_q_carry__2_n_2,a_plus_b_minus_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [1],a_plus_b_minus_q[13:11]}),
        .S({\shift_registers_u[0].shift_reg_u_reg[0][20] [0],\shift_registers_u[0].shift_reg_u_reg[0][16] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_2__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [15]),
        .I1(Q[19]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [19]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_3__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [14]),
        .I1(Q[18]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [18]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_4__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [13]),
        .I1(Q[17]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [17]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__2_i_5__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [12]),
        .I1(Q[16]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [16]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,a_plus_b_minus_q_carry__3_n_1,a_plus_b_minus_q_carry__3_n_2,a_plus_b_minus_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [3],a_plus_b_minus_q[15],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [2],a_plus_b_minus_q[14]}),
        .S({\shift_registers_u[0].shift_reg_u_reg[0][22] [0],\shift_registers_u[0].shift_reg_u_reg[0][20] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_2__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [18]),
        .I1(Q[22]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [22]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_3__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [17]),
        .I1(Q[21]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [21]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry__3_i_4__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [16]),
        .I1(Q[20]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [20]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO({NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:2],a_plus_b_minus_q_carry__4_n_2,a_plus_b_minus_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] [4],a_plus_b_minus_q[17:16]}),
        .S({1'b0,\shift_registers_u[0].shift_reg_u_reg[0][22] [3:1]}));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_10__5
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [0]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_11__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [3]),
        .I1(Q[7]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [7]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_12__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [2]),
        .I1(Q[6]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [6]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_13__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [1]),
        .I1(Q[5]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [5]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_14__5
       (.I0(\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 [0]),
        .I1(Q[4]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [4]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_7__5
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [3]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_8__5
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [2]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    a_plus_b_minus_q_carry_i_9__5
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(B),
        .I3(\DELAY_CHAIN_b[5].shift_reg_b_reg[5]_1 [1]),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] [1]));
endmodule

module mod_mul
   (DI,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[0].shift_reg_u_reg[0][10] ,
    \shift_registers_u[0].shift_reg_u_reg[0][6] ,
    \shift_registers_u[0].shift_reg_u_reg[0][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    NTT_out_d_OBUF,
    NTT_out_u_OBUF,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \out_reg[22]_1 ,
    \shift_registers_u[0].shift_reg_u_reg[0][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    Q,
    RU_7_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    out1_carry_i_7__6,
    \NTT_out_d[22] ,
    sub_out,
    a_plus_b_minus_q,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    \_inferred__1/i___1_carry__2 );
  output [0:0]DI;
  output [22:0]\out_reg[22] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][10] ;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][6] ;
  output [0:0]\shift_registers_u[0].shift_reg_u_reg[0][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]NTT_out_d_OBUF;
  output [22:0]NTT_out_u_OBUF;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [22:0]A;
  input [13:0]Q;
  input [13:0]RU_7_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]out1_carry_i_7__6;
  input [3:0]\NTT_out_d[22] ;
  input [18:0]sub_out;
  input [22:0]a_plus_b_minus_q;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry_0;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]a_plus_b_minus_q_carry__1;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [2:0]a_plus_b_minus_q_carry__3;
  input \_inferred__1/i___1_carry__2 ;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]\NTT_out_d[22] ;
  wire [22:0]NTT_out_d_OBUF;
  wire [22:0]NTT_out_u_OBUF;
  wire [3:0]O;
  wire [13:0]Q;
  wire [13:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [22:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry_0;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire [3:0]a_plus_b_minus_q_carry__1;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire [2:0]a_plus_b_minus_q_carry__3;
  wire clk_IBUF_BUFG;
  wire [22:0]in;
  wire [2:0]out1_carry_i_7__6;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire [22:0]\out_reg[22] ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [22:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][10] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][14] ;
  wire [0:0]\shift_registers_u[0].shift_reg_u_reg[0][2] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][6] ;
  wire [18:0]sub_out;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction MR
       (.B(B),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .\NTT_out_d[22] (\NTT_out_d[22] ),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .NTT_out_u_OBUF(NTT_out_u_OBUF),
        .O(O),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_7_out_data_d(RU_7_out_data_d),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry_0(a_plus_b_minus_q_carry_0),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__2(a_plus_b_minus_q_carry__2),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry_i_7__6(out1_carry_i_7__6),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[22]_2 (\out_reg[22]_1 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_u[0].shift_reg_u_reg[0][10] (\shift_registers_u[0].shift_reg_u_reg[0][10] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][14] (\shift_registers_u[0].shift_reg_u_reg[0][14] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][2] (\shift_registers_u[0].shift_reg_u_reg[0][2] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][6] (\shift_registers_u[0].shift_reg_u_reg[0][6] ),
        .sub_out(sub_out),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_12
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[3].shift_reg_u_reg[3][10] ,
    \shift_registers_u[3].shift_reg_u_reg[3][6] ,
    \shift_registers_u[3].shift_reg_u_reg[3][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    D,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_0 ,
    \shift_registers_u[3].shift_reg_u_reg[3][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[1].shift_reg_d_reg[1][22] ,
    \shift_registers_u[1].shift_reg_u_reg[1][4] ,
    RU_6_out_data_d,
    \shift_registers_u[1].shift_reg_u_reg[1][4]_0 ,
    \shift_registers_d[1].shift_reg_d_reg[1][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    RU_5_out_data_u,
    RU_5_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    \shift_registers_u[0].shift_reg_u_reg[0][3] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    sub_out,
    \shift_registers_u[0].shift_reg_u_reg[0][3]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][7] ,
    \shift_registers_u[0].shift_reg_u_reg[0][11] ,
    \shift_registers_u[0].shift_reg_u_reg[0][15] ,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_1 ,
    a_plus_b_minus_q,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0_0);
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][10] ;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][6] ;
  output [0:0]\shift_registers_u[3].shift_reg_u_reg[3][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]D;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_0 ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  output [22:0]RU_6_out_data_d;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  output [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [22:0]A;
  input [13:0]RU_5_out_data_u;
  input [13:0]RU_5_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  input [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  input [18:0]sub_out;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0_0;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [22:0]D;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [13:0]RU_5_out_data_d;
  wire [13:0]RU_5_out_data_u;
  wire [22:0]RU_6_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b0_0;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [22:0]in;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [0:0]\out_reg[22]_0 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [22:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [0:0]\shift_registers_d[1].shift_reg_d_reg[1][0] ;
  wire [21:0]\shift_registers_d[1].shift_reg_d_reg[1][22] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][10] ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][14] ;
  wire [0:0]\shift_registers_u[3].shift_reg_u_reg[3][2] ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_14 MR
       (.B(B),
        .CO(CO),
        .D(D),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_5_out_data_d(RU_5_out_data_d),
        .RU_5_out_data_u(RU_5_out_data_u),
        .RU_6_out_data_d(RU_6_out_data_d),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .out1_carry_5(out1_carry_5),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0][22] ),
        .\shift_registers_d[1].shift_reg_d_reg[1][0] (\shift_registers_d[1].shift_reg_d_reg[1][0] ),
        .\shift_registers_d[1].shift_reg_d_reg[1][22] (\shift_registers_d[1].shift_reg_d_reg[1][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][11] (\shift_registers_u[0].shift_reg_u_reg[0][11] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][15] (\shift_registers_u[0].shift_reg_u_reg[0][15] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] (\shift_registers_u[0].shift_reg_u_reg[0][19] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] (\shift_registers_u[0].shift_reg_u_reg[0][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 (\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_1 (\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3] (\shift_registers_u[0].shift_reg_u_reg[0][3] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3]_0 (\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][7] (\shift_registers_u[0].shift_reg_u_reg[0][7] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][4] (\shift_registers_u[1].shift_reg_u_reg[1][4] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][4]_0 (\shift_registers_u[1].shift_reg_u_reg[1][4]_0 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][10] (\shift_registers_u[3].shift_reg_u_reg[3][10] ),
        .\shift_registers_u[3].shift_reg_u_reg[3][14] (\shift_registers_u[3].shift_reg_u_reg[3][14] ),
        .\shift_registers_u[3].shift_reg_u_reg[3][2] (\shift_registers_u[3].shift_reg_u_reg[3][2] ),
        .\shift_registers_u[3].shift_reg_u_reg[3][6] (\shift_registers_u[3].shift_reg_u_reg[3][6] ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_16
   (DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[7].shift_reg_u_reg[7][10] ,
    \shift_registers_u[7].shift_reg_u_reg[7][6] ,
    \shift_registers_u[7].shift_reg_u_reg[7][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    BU_4_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_0 ,
    \shift_registers_u[7].shift_reg_u_reg[7][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[3].shift_reg_d_reg[3][22] ,
    \shift_registers_d[3].shift_reg_d_reg[3][21] ,
    \shift_registers_d[3].shift_reg_d_reg[3][20] ,
    \shift_registers_d[3].shift_reg_d_reg[3][19] ,
    \shift_registers_d[3].shift_reg_d_reg[3][18] ,
    \shift_registers_d[3].shift_reg_d_reg[3][17] ,
    \shift_registers_d[3].shift_reg_d_reg[3][16] ,
    \shift_registers_d[3].shift_reg_d_reg[3][15] ,
    \shift_registers_d[3].shift_reg_d_reg[3][14] ,
    \shift_registers_d[3].shift_reg_d_reg[3][13] ,
    \shift_registers_d[3].shift_reg_d_reg[3][12] ,
    \shift_registers_d[3].shift_reg_d_reg[3][11] ,
    \shift_registers_d[3].shift_reg_d_reg[3][10] ,
    \shift_registers_d[3].shift_reg_d_reg[3][9] ,
    \shift_registers_d[3].shift_reg_d_reg[3][8] ,
    \shift_registers_d[3].shift_reg_d_reg[3][7] ,
    \shift_registers_d[3].shift_reg_d_reg[3][6] ,
    \shift_registers_d[3].shift_reg_d_reg[3][5] ,
    \shift_registers_d[3].shift_reg_d_reg[3][4] ,
    \shift_registers_d[3].shift_reg_d_reg[3][3] ,
    \shift_registers_d[3].shift_reg_d_reg[3][2] ,
    \shift_registers_d[3].shift_reg_d_reg[3][1] ,
    \shift_registers_u[3].shift_reg_u_reg[3][4] ,
    RU_5_out_data_d,
    \shift_registers_u[3].shift_reg_u_reg[3][4]_0 ,
    \shift_registers_d[3].shift_reg_d_reg[3][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    RU_4_out_data_u,
    RU_4_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0_0,
    \shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ,
    sub_out,
    a_mul_b0_1,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__4,
    i___1_carry__3_i_17__3,
    i___1_carry__4_i_12__4,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[3].shift_reg_d_reg[3]_0 ,
    a_mul_b0_2,
    a_plus_b_minus_q,
    switch,
    RU_5_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_3);
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][10] ;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][6] ;
  output [0:0]\shift_registers_u[7].shift_reg_u_reg[7][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]BU_4_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_0 ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  output \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  output [22:0]RU_5_out_data_d;
  output [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  output [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [22:0]A;
  input [13:0]RU_4_out_data_u;
  input [13:0]RU_4_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0_0;
  input [3:0]\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_1;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__4;
  input [3:0]i___1_carry__3_i_17__3;
  input [2:0]i___1_carry__4_i_12__4;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  input [4:0]a_mul_b0_2;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_5_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_3;

  wire [22:0]A;
  wire [0:0]B;
  wire [22:0]BU_4_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [13:0]RU_4_out_data_d;
  wire [13:0]RU_4_out_data_u;
  wire [22:0]RU_5_out_data_d;
  wire [5:0]RU_5_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [4:0]a_mul_b0_2;
  wire [0:0]a_mul_b0_3;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire clk_IBUF_BUFG;
  wire [3:0]i___1_carry__2_i_14__4;
  wire [3:0]i___1_carry__3_i_17__3;
  wire [2:0]i___1_carry__4_i_12__4;
  wire [22:0]in;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [0:0]\out_reg[22]_0 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [22:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ;
  wire [0:0]\shift_registers_d[3].shift_reg_d_reg[3][0] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][10] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][11] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][12] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][13] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][14] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][15] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][16] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][17] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][18] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][19] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][1] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][20] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][21] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][22] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][2] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][3] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][4] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][5] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][6] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][7] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][8] ;
  wire \shift_registers_d[3].shift_reg_d_reg[3][9] ;
  wire [22:0]\shift_registers_d[3].shift_reg_d_reg[3]_0 ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4] ;
  wire [2:0]\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][10] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][14] ;
  wire [0:0]\shift_registers_u[7].shift_reg_u_reg[7][2] ;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_18 MR
       (.B(B),
        .BU_4_out_data_d(BU_4_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_4_out_data_d(RU_4_out_data_d),
        .RU_4_out_data_u(RU_4_out_data_u),
        .RU_5_out_data_d(RU_5_out_data_d),
        .RU_5_out_data_u(RU_5_out_data_u),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_mul_b0_0(a_mul_b0_1),
        .a_mul_b0_1(a_mul_b0_2),
        .a_mul_b0_2(a_mul_b0_3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__4(i___1_carry__2_i_14__4),
        .i___1_carry__3_i_17__3(i___1_carry__3_i_17__3),
        .i___1_carry__4_i_12__4(i___1_carry__4_i_12__4),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 (\shift_registers_d[2].shift_reg_d_reg[2][22]_RU_1_valid_buf__r_1 ),
        .\shift_registers_d[3].shift_reg_d_reg[3][0] (\shift_registers_d[3].shift_reg_d_reg[3][0] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][10] (\shift_registers_d[3].shift_reg_d_reg[3][10] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][11] (\shift_registers_d[3].shift_reg_d_reg[3][11] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][12] (\shift_registers_d[3].shift_reg_d_reg[3][12] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][13] (\shift_registers_d[3].shift_reg_d_reg[3][13] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][14] (\shift_registers_d[3].shift_reg_d_reg[3][14] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][15] (\shift_registers_d[3].shift_reg_d_reg[3][15] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][16] (\shift_registers_d[3].shift_reg_d_reg[3][16] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][17] (\shift_registers_d[3].shift_reg_d_reg[3][17] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][18] (\shift_registers_d[3].shift_reg_d_reg[3][18] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][19] (\shift_registers_d[3].shift_reg_d_reg[3][19] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][1] (\shift_registers_d[3].shift_reg_d_reg[3][1] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][20] (\shift_registers_d[3].shift_reg_d_reg[3][20] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][21] (\shift_registers_d[3].shift_reg_d_reg[3][21] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][22] (\shift_registers_d[3].shift_reg_d_reg[3][22] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][2] (\shift_registers_d[3].shift_reg_d_reg[3][2] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][3] (\shift_registers_d[3].shift_reg_d_reg[3][3] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][4] (\shift_registers_d[3].shift_reg_d_reg[3][4] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][5] (\shift_registers_d[3].shift_reg_d_reg[3][5] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][6] (\shift_registers_d[3].shift_reg_d_reg[3][6] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][7] (\shift_registers_d[3].shift_reg_d_reg[3][7] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][8] (\shift_registers_d[3].shift_reg_d_reg[3][8] ),
        .\shift_registers_d[3].shift_reg_d_reg[3][9] (\shift_registers_d[3].shift_reg_d_reg[3][9] ),
        .\shift_registers_d[3].shift_reg_d_reg[3]_0 (\shift_registers_d[3].shift_reg_d_reg[3]_0 ),
        .\shift_registers_u[3].shift_reg_u_reg[3][4] (\shift_registers_u[3].shift_reg_u_reg[3][4] ),
        .\shift_registers_u[3].shift_reg_u_reg[3][4]_0 (\shift_registers_u[3].shift_reg_u_reg[3][4]_0 ),
        .\shift_registers_u[7].shift_reg_u_reg[7][10] (\shift_registers_u[7].shift_reg_u_reg[7][10] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][14] (\shift_registers_u[7].shift_reg_u_reg[7][14] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][2] (\shift_registers_u[7].shift_reg_u_reg[7][2] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][6] (\shift_registers_u[7].shift_reg_u_reg[7][6] ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_20
   (mode,
    DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[15].shift_reg_u_reg[15][10] ,
    \shift_registers_u[15].shift_reg_u_reg[15][6] ,
    \shift_registers_u[15].shift_reg_u_reg[15][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    BU_3_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_0 ,
    \shift_registers_u[15].shift_reg_u_reg[15][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[7].shift_reg_d_reg[7][22] ,
    \shift_registers_d[7].shift_reg_d_reg[7][21] ,
    \shift_registers_d[7].shift_reg_d_reg[7][20] ,
    \shift_registers_d[7].shift_reg_d_reg[7][19] ,
    \shift_registers_d[7].shift_reg_d_reg[7][18] ,
    \shift_registers_d[7].shift_reg_d_reg[7][17] ,
    \shift_registers_d[7].shift_reg_d_reg[7][16] ,
    \shift_registers_d[7].shift_reg_d_reg[7][15] ,
    \shift_registers_d[7].shift_reg_d_reg[7][14] ,
    \shift_registers_d[7].shift_reg_d_reg[7][13] ,
    \shift_registers_d[7].shift_reg_d_reg[7][12] ,
    \shift_registers_d[7].shift_reg_d_reg[7][11] ,
    \shift_registers_d[7].shift_reg_d_reg[7][10] ,
    \shift_registers_d[7].shift_reg_d_reg[7][9] ,
    \shift_registers_d[7].shift_reg_d_reg[7][8] ,
    \shift_registers_d[7].shift_reg_d_reg[7][7] ,
    \shift_registers_d[7].shift_reg_d_reg[7][6] ,
    \shift_registers_d[7].shift_reg_d_reg[7][5] ,
    \shift_registers_d[7].shift_reg_d_reg[7][4] ,
    \shift_registers_d[7].shift_reg_d_reg[7][3] ,
    \shift_registers_d[7].shift_reg_d_reg[7][2] ,
    \shift_registers_d[7].shift_reg_d_reg[7][1] ,
    \shift_registers_u[7].shift_reg_u_reg[7][4] ,
    RU_4_out_data_d,
    \shift_registers_u[7].shift_reg_u_reg[7][4]_0 ,
    \shift_registers_d[7].shift_reg_d_reg[7][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    B,
    RU_3_out_data_u,
    RU_3_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0_0,
    \shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ,
    sub_out,
    a_mul_b0_1,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__3,
    i___1_carry__3_i_17__2,
    i___1_carry__4_i_12__3,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[7].shift_reg_d_reg[7]_0 ,
    a_mul_b0_2,
    a_plus_b_minus_q,
    switch,
    RU_4_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_3);
  output [0:0]mode;
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][10] ;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][6] ;
  output [0:0]\shift_registers_u[15].shift_reg_u_reg[15][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]BU_3_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_0 ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  output \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  output [22:0]RU_4_out_data_d;
  output [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  output [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [22:0]A;
  input [0:0]B;
  input [13:0]RU_3_out_data_u;
  input [13:0]RU_3_out_data_d;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0_0;
  input [3:0]\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_1;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__3;
  input [3:0]i___1_carry__3_i_17__2;
  input [2:0]i___1_carry__4_i_12__3;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  input [4:0]a_mul_b0_2;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_4_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_3;

  wire [22:0]A;
  wire [0:0]B;
  wire [22:0]BU_3_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [13:0]RU_3_out_data_d;
  wire [13:0]RU_3_out_data_u;
  wire [22:0]RU_4_out_data_d;
  wire [5:0]RU_4_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [4:0]a_mul_b0_2;
  wire [0:0]a_mul_b0_3;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire clk_IBUF_BUFG;
  wire [3:0]i___1_carry__2_i_14__3;
  wire [3:0]i___1_carry__3_i_17__2;
  wire [2:0]i___1_carry__4_i_12__3;
  wire [22:0]in;
  wire [0:0]mode;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [0:0]\out_reg[22]_0 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [22:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ;
  wire [0:0]\shift_registers_d[7].shift_reg_d_reg[7][0] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][10] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][11] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][12] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][13] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][14] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][15] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][16] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][17] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][18] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][19] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][1] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][20] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][21] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][22] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][2] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][3] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][4] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][5] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][6] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][7] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][8] ;
  wire \shift_registers_d[7].shift_reg_d_reg[7][9] ;
  wire [22:0]\shift_registers_d[7].shift_reg_d_reg[7]_0 ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][10] ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][14] ;
  wire [0:0]\shift_registers_u[15].shift_reg_u_reg[15][2] ;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][6] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4] ;
  wire [2:0]\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_22 MR
       (.B(B),
        .BU_3_out_data_d(BU_3_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_3_out_data_d(RU_3_out_data_d),
        .RU_3_out_data_u(RU_3_out_data_u),
        .RU_4_out_data_d(RU_4_out_data_d),
        .RU_4_out_data_u(RU_4_out_data_u),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_mul_b0_0(a_mul_b0_1),
        .a_mul_b0_1(a_mul_b0_2),
        .a_mul_b0_2(a_mul_b0_3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__3(i___1_carry__2_i_14__3),
        .i___1_carry__3_i_17__2(i___1_carry__3_i_17__2),
        .i___1_carry__4_i_12__3(i___1_carry__4_i_12__3),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 (\shift_registers_d[6].shift_reg_d_reg[6][22]_RU_1_valid_buf__r_5 ),
        .\shift_registers_d[7].shift_reg_d_reg[7][0] (\shift_registers_d[7].shift_reg_d_reg[7][0] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][10] (\shift_registers_d[7].shift_reg_d_reg[7][10] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][11] (\shift_registers_d[7].shift_reg_d_reg[7][11] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][12] (\shift_registers_d[7].shift_reg_d_reg[7][12] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][13] (\shift_registers_d[7].shift_reg_d_reg[7][13] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][14] (\shift_registers_d[7].shift_reg_d_reg[7][14] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][15] (\shift_registers_d[7].shift_reg_d_reg[7][15] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][16] (\shift_registers_d[7].shift_reg_d_reg[7][16] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][17] (\shift_registers_d[7].shift_reg_d_reg[7][17] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][18] (\shift_registers_d[7].shift_reg_d_reg[7][18] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][19] (\shift_registers_d[7].shift_reg_d_reg[7][19] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][1] (\shift_registers_d[7].shift_reg_d_reg[7][1] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][20] (\shift_registers_d[7].shift_reg_d_reg[7][20] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][21] (\shift_registers_d[7].shift_reg_d_reg[7][21] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][22] (\shift_registers_d[7].shift_reg_d_reg[7][22] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][2] (\shift_registers_d[7].shift_reg_d_reg[7][2] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][3] (\shift_registers_d[7].shift_reg_d_reg[7][3] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][4] (\shift_registers_d[7].shift_reg_d_reg[7][4] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][5] (\shift_registers_d[7].shift_reg_d_reg[7][5] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][6] (\shift_registers_d[7].shift_reg_d_reg[7][6] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][7] (\shift_registers_d[7].shift_reg_d_reg[7][7] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][8] (\shift_registers_d[7].shift_reg_d_reg[7][8] ),
        .\shift_registers_d[7].shift_reg_d_reg[7][9] (\shift_registers_d[7].shift_reg_d_reg[7][9] ),
        .\shift_registers_d[7].shift_reg_d_reg[7]_0 (\shift_registers_d[7].shift_reg_d_reg[7]_0 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][10] (\shift_registers_u[15].shift_reg_u_reg[15][10] ),
        .\shift_registers_u[15].shift_reg_u_reg[15][14] (\shift_registers_u[15].shift_reg_u_reg[15][14] ),
        .\shift_registers_u[15].shift_reg_u_reg[15][2] (\shift_registers_u[15].shift_reg_u_reg[15][2] ),
        .\shift_registers_u[15].shift_reg_u_reg[15][6] (\shift_registers_u[15].shift_reg_u_reg[15][6] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][4] (\shift_registers_u[7].shift_reg_u_reg[7][4] ),
        .\shift_registers_u[7].shift_reg_u_reg[7][4]_0 (\shift_registers_u[7].shift_reg_u_reg[7][4]_0 ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_39
       (.I0(B),
        .O(mode));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_24
   (mode,
    DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[31].shift_reg_u_reg[31][10] ,
    \shift_registers_u[31].shift_reg_u_reg[31][6] ,
    \shift_registers_u[31].shift_reg_u_reg[31][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    BU_2_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_0 ,
    \shift_registers_u[31].shift_reg_u_reg[31][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[15].shift_reg_d_reg[15][22] ,
    \shift_registers_d[15].shift_reg_d_reg[15][21] ,
    \shift_registers_d[15].shift_reg_d_reg[15][20] ,
    \shift_registers_d[15].shift_reg_d_reg[15][19] ,
    \shift_registers_d[15].shift_reg_d_reg[15][18] ,
    \shift_registers_d[15].shift_reg_d_reg[15][17] ,
    \shift_registers_d[15].shift_reg_d_reg[15][16] ,
    \shift_registers_d[15].shift_reg_d_reg[15][15] ,
    \shift_registers_d[15].shift_reg_d_reg[15][14] ,
    \shift_registers_d[15].shift_reg_d_reg[15][13] ,
    \shift_registers_d[15].shift_reg_d_reg[15][12] ,
    \shift_registers_d[15].shift_reg_d_reg[15][11] ,
    \shift_registers_d[15].shift_reg_d_reg[15][10] ,
    \shift_registers_d[15].shift_reg_d_reg[15][9] ,
    \shift_registers_d[15].shift_reg_d_reg[15][8] ,
    \shift_registers_d[15].shift_reg_d_reg[15][7] ,
    \shift_registers_d[15].shift_reg_d_reg[15][6] ,
    \shift_registers_d[15].shift_reg_d_reg[15][5] ,
    \shift_registers_d[15].shift_reg_d_reg[15][4] ,
    \shift_registers_d[15].shift_reg_d_reg[15][3] ,
    \shift_registers_d[15].shift_reg_d_reg[15][2] ,
    \shift_registers_d[15].shift_reg_d_reg[15][1] ,
    \shift_registers_u[15].shift_reg_u_reg[15][4] ,
    RU_3_out_data_d,
    \shift_registers_u[15].shift_reg_u_reg[15][4]_0 ,
    \shift_registers_d[15].shift_reg_d_reg[15][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    B,
    A,
    RU_2_out_data_u,
    RU_2_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0_0,
    \shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ,
    sub_out,
    a_mul_b0_1,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__2,
    i___1_carry__3_i_17__1,
    i___1_carry__4_i_12__2,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[15].shift_reg_d_reg[15]_0 ,
    a_mul_b0_2,
    a_plus_b_minus_q,
    switch,
    RU_3_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    a_mul_b0_3);
  output [0:0]mode;
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][10] ;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][6] ;
  output [0:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]BU_2_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_0 ;
  output [2:0]\shift_registers_u[31].shift_reg_u_reg[31][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  output \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  output [22:0]RU_3_out_data_d;
  output [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  output [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [15:0]p_0_in0_out;
  input [1:0]B;
  input [22:0]A;
  input [13:0]RU_2_out_data_u;
  input [13:0]RU_2_out_data_d;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0_0;
  input [3:0]\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_1;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__2;
  input [3:0]i___1_carry__3_i_17__1;
  input [2:0]i___1_carry__4_i_12__2;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  input [4:0]a_mul_b0_2;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]RU_3_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input [0:0]a_mul_b0_3;

  wire [22:0]A;
  wire [1:0]B;
  wire [22:0]BU_2_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [13:0]RU_2_out_data_d;
  wire [13:0]RU_2_out_data_u;
  wire [22:0]RU_3_out_data_d;
  wire [5:0]RU_3_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [4:0]a_mul_b0_2;
  wire [0:0]a_mul_b0_3;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire clk_IBUF_BUFG;
  wire [3:0]i___1_carry__2_i_14__2;
  wire [3:0]i___1_carry__3_i_17__1;
  wire [2:0]i___1_carry__4_i_12__2;
  wire [22:0]in;
  wire [0:0]mode;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [0:0]\out_reg[22]_0 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [15:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ;
  wire [0:0]\shift_registers_d[15].shift_reg_d_reg[15][0] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][10] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][11] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][12] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][13] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][14] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][15] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][16] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][17] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][18] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][19] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][1] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][20] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][21] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][22] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][2] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][3] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][4] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][5] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][6] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][7] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][8] ;
  wire \shift_registers_d[15].shift_reg_d_reg[15][9] ;
  wire [22:0]\shift_registers_d[15].shift_reg_d_reg[15]_0 ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4] ;
  wire [2:0]\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][10] ;
  wire [2:0]\shift_registers_u[31].shift_reg_u_reg[31][14] ;
  wire [0:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_26 MR
       (.B(B[0]),
        .BU_2_out_data_d(BU_2_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_2_out_data_d(RU_2_out_data_d),
        .RU_2_out_data_u(RU_2_out_data_u),
        .RU_3_out_data_d(RU_3_out_data_d),
        .RU_3_out_data_u(RU_3_out_data_u),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_mul_b0_0(a_mul_b0_1),
        .a_mul_b0_1(a_mul_b0_2),
        .a_mul_b0_2(a_mul_b0_3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__2(i___1_carry__2_i_14__2),
        .i___1_carry__3_i_17__1(i___1_carry__3_i_17__1),
        .i___1_carry__4_i_12__2(i___1_carry__4_i_12__2),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 (\shift_registers_d[14].shift_reg_d_reg[14][22]_RU_1_valid_buf__r_13 ),
        .\shift_registers_d[15].shift_reg_d_reg[15][0] (\shift_registers_d[15].shift_reg_d_reg[15][0] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][10] (\shift_registers_d[15].shift_reg_d_reg[15][10] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][11] (\shift_registers_d[15].shift_reg_d_reg[15][11] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][12] (\shift_registers_d[15].shift_reg_d_reg[15][12] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][13] (\shift_registers_d[15].shift_reg_d_reg[15][13] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][14] (\shift_registers_d[15].shift_reg_d_reg[15][14] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][15] (\shift_registers_d[15].shift_reg_d_reg[15][15] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][16] (\shift_registers_d[15].shift_reg_d_reg[15][16] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][17] (\shift_registers_d[15].shift_reg_d_reg[15][17] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][18] (\shift_registers_d[15].shift_reg_d_reg[15][18] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][19] (\shift_registers_d[15].shift_reg_d_reg[15][19] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][1] (\shift_registers_d[15].shift_reg_d_reg[15][1] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][20] (\shift_registers_d[15].shift_reg_d_reg[15][20] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][21] (\shift_registers_d[15].shift_reg_d_reg[15][21] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][22] (\shift_registers_d[15].shift_reg_d_reg[15][22] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][2] (\shift_registers_d[15].shift_reg_d_reg[15][2] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][3] (\shift_registers_d[15].shift_reg_d_reg[15][3] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][4] (\shift_registers_d[15].shift_reg_d_reg[15][4] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][5] (\shift_registers_d[15].shift_reg_d_reg[15][5] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][6] (\shift_registers_d[15].shift_reg_d_reg[15][6] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][7] (\shift_registers_d[15].shift_reg_d_reg[15][7] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][8] (\shift_registers_d[15].shift_reg_d_reg[15][8] ),
        .\shift_registers_d[15].shift_reg_d_reg[15][9] (\shift_registers_d[15].shift_reg_d_reg[15][9] ),
        .\shift_registers_d[15].shift_reg_d_reg[15]_0 (\shift_registers_d[15].shift_reg_d_reg[15]_0 ),
        .\shift_registers_u[15].shift_reg_u_reg[15][4] (\shift_registers_u[15].shift_reg_u_reg[15][4] ),
        .\shift_registers_u[15].shift_reg_u_reg[15][4]_0 (\shift_registers_u[15].shift_reg_u_reg[15][4]_0 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][10] (\shift_registers_u[31].shift_reg_u_reg[31][10] ),
        .\shift_registers_u[31].shift_reg_u_reg[31][14] (\shift_registers_u[31].shift_reg_u_reg[31][14] ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2] (\shift_registers_u[31].shift_reg_u_reg[31][2] ),
        .\shift_registers_u[31].shift_reg_u_reg[31][6] (\shift_registers_u[31].shift_reg_u_reg[31][6] ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[9:4],B[1],B[1],p_0_in0_out[4],B[0],p_0_in0_out[3:0],B[0],1'b1,p_0_in0_out[2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_31__0
       (.I0(B[0]),
        .O(mode));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[15:10]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_28
   (mode,
    mode_0,
    mode_1,
    DI,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[63].shift_reg_u_reg[63][10] ,
    \shift_registers_u[63].shift_reg_u_reg[63][6] ,
    \shift_registers_u[63].shift_reg_u_reg[63][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    BU_1_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_0 ,
    \shift_registers_u[63].shift_reg_u_reg[63][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[31].shift_reg_d_reg[31][22] ,
    \shift_registers_d[31].shift_reg_d_reg[31][21] ,
    \shift_registers_d[31].shift_reg_d_reg[31][20] ,
    \shift_registers_d[31].shift_reg_d_reg[31][19] ,
    \shift_registers_d[31].shift_reg_d_reg[31][18] ,
    \shift_registers_d[31].shift_reg_d_reg[31][17] ,
    \shift_registers_d[31].shift_reg_d_reg[31][16] ,
    \shift_registers_d[31].shift_reg_d_reg[31][15] ,
    \shift_registers_d[31].shift_reg_d_reg[31][14] ,
    \shift_registers_d[31].shift_reg_d_reg[31][13] ,
    \shift_registers_d[31].shift_reg_d_reg[31][12] ,
    \shift_registers_d[31].shift_reg_d_reg[31][11] ,
    \shift_registers_d[31].shift_reg_d_reg[31][10] ,
    \shift_registers_d[31].shift_reg_d_reg[31][9] ,
    \shift_registers_d[31].shift_reg_d_reg[31][8] ,
    \shift_registers_d[31].shift_reg_d_reg[31][7] ,
    \shift_registers_d[31].shift_reg_d_reg[31][6] ,
    \shift_registers_d[31].shift_reg_d_reg[31][5] ,
    \shift_registers_d[31].shift_reg_d_reg[31][4] ,
    \shift_registers_d[31].shift_reg_d_reg[31][3] ,
    \shift_registers_d[31].shift_reg_d_reg[31][2] ,
    \shift_registers_d[31].shift_reg_d_reg[31][1] ,
    \shift_registers_u[31].shift_reg_u_reg[31][2] ,
    RU_2_out_data_d,
    \shift_registers_u[31].shift_reg_u_reg[31][2]_0 ,
    \shift_registers_d[31].shift_reg_d_reg[31][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    B,
    A,
    mode_IBUF,
    RU_1_out_data_u,
    RU_1_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    a_mul_b0_0,
    \shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ,
    sub_out,
    a_mul_b0_1,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__1,
    i___1_carry__3_i_17__0,
    i___1_carry__4_i_12__1,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_d[31].shift_reg_d_reg[31]_0 ,
    a_mul_b0_2,
    a_plus_b_minus_q,
    switch,
    RU_2_out_data_u,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    a_mul_b0_3);
  output [0:0]mode;
  output [1:0]mode_0;
  output [1:0]mode_1;
  output [0:0]DI;
  output [22:0]Q;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][10] ;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][6] ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]BU_1_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_0 ;
  output [2:0]\shift_registers_u[63].shift_reg_u_reg[63][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  output \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  output [22:0]RU_2_out_data_d;
  output [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  output [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [15:0]B;
  input [22:0]A;
  input mode_IBUF;
  input [13:0]RU_1_out_data_u;
  input [13:0]RU_1_out_data_d;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]a_mul_b0_0;
  input [3:0]\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ;
  input [18:0]sub_out;
  input [3:0]a_mul_b0_1;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__1;
  input [3:0]i___1_carry__3_i_17__0;
  input [2:0]i___1_carry__4_i_12__1;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  input [4:0]a_mul_b0_2;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [3:0]RU_2_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input [0:0]a_mul_b0_3;

  wire [22:0]A;
  wire [15:0]B;
  wire [22:0]BU_1_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [22:0]Q;
  wire [13:0]RU_1_out_data_d;
  wire [13:0]RU_1_out_data_u;
  wire [22:0]RU_2_out_data_d;
  wire [3:0]RU_2_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [2:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [4:0]a_mul_b0_2;
  wire [0:0]a_mul_b0_3;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire clk_IBUF_BUFG;
  wire [3:0]i___1_carry__2_i_14__1;
  wire [3:0]i___1_carry__3_i_17__0;
  wire [2:0]i___1_carry__4_i_12__1;
  wire [22:0]in;
  wire [0:0]mode;
  wire [1:0]mode_0;
  wire [1:0]mode_1;
  wire mode_IBUF;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire \out_reg[22] ;
  wire [0:0]\out_reg[22]_0 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [3:0]\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ;
  wire [0:0]\shift_registers_d[31].shift_reg_d_reg[31][0] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][10] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][11] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][12] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][13] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][14] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][15] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][16] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][17] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][18] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][19] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][1] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][20] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][21] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][22] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][2] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][3] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][4] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][5] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][6] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][7] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][8] ;
  wire \shift_registers_d[31].shift_reg_d_reg[31][9] ;
  wire [22:0]\shift_registers_d[31].shift_reg_d_reg[31]_0 ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2] ;
  wire [1:0]\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][10] ;
  wire [2:0]\shift_registers_u[63].shift_reg_u_reg[63][14] ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][2] ;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_30 MR
       (.BU_1_out_data_d(BU_1_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u),
        .RU_2_out_data_d(RU_2_out_data_d),
        .RU_2_out_data_u(RU_2_out_data_u),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_mul_b0_0(a_mul_b0_1),
        .a_mul_b0_1(a_mul_b0_2),
        .a_mul_b0_2(a_mul_b0_3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__1(i___1_carry__2_i_14__1),
        .i___1_carry__3_i_17__0(i___1_carry__3_i_17__0),
        .i___1_carry__4_i_12__1(i___1_carry__4_i_12__1),
        .mode_IBUF(mode_IBUF),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 (\shift_registers_d[30].shift_reg_d_reg[30][22]_RU_1_valid_buf__r_29 ),
        .\shift_registers_d[31].shift_reg_d_reg[31][0] (\shift_registers_d[31].shift_reg_d_reg[31][0] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][10] (\shift_registers_d[31].shift_reg_d_reg[31][10] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][11] (\shift_registers_d[31].shift_reg_d_reg[31][11] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][12] (\shift_registers_d[31].shift_reg_d_reg[31][12] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][13] (\shift_registers_d[31].shift_reg_d_reg[31][13] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][14] (\shift_registers_d[31].shift_reg_d_reg[31][14] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][15] (\shift_registers_d[31].shift_reg_d_reg[31][15] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][16] (\shift_registers_d[31].shift_reg_d_reg[31][16] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][17] (\shift_registers_d[31].shift_reg_d_reg[31][17] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][18] (\shift_registers_d[31].shift_reg_d_reg[31][18] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][19] (\shift_registers_d[31].shift_reg_d_reg[31][19] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][1] (\shift_registers_d[31].shift_reg_d_reg[31][1] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][20] (\shift_registers_d[31].shift_reg_d_reg[31][20] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][21] (\shift_registers_d[31].shift_reg_d_reg[31][21] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][22] (\shift_registers_d[31].shift_reg_d_reg[31][22] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][2] (\shift_registers_d[31].shift_reg_d_reg[31][2] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][3] (\shift_registers_d[31].shift_reg_d_reg[31][3] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][4] (\shift_registers_d[31].shift_reg_d_reg[31][4] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][5] (\shift_registers_d[31].shift_reg_d_reg[31][5] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][6] (\shift_registers_d[31].shift_reg_d_reg[31][6] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][7] (\shift_registers_d[31].shift_reg_d_reg[31][7] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][8] (\shift_registers_d[31].shift_reg_d_reg[31][8] ),
        .\shift_registers_d[31].shift_reg_d_reg[31][9] (\shift_registers_d[31].shift_reg_d_reg[31][9] ),
        .\shift_registers_d[31].shift_reg_d_reg[31]_0 (\shift_registers_d[31].shift_reg_d_reg[31]_0 ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2] (\shift_registers_u[31].shift_reg_u_reg[31][2] ),
        .\shift_registers_u[31].shift_reg_u_reg[31][2]_0 (\shift_registers_u[31].shift_reg_u_reg[31][2]_0 ),
        .\shift_registers_u[63].shift_reg_u_reg[63][10] (\shift_registers_u[63].shift_reg_u_reg[63][10] ),
        .\shift_registers_u[63].shift_reg_u_reg[63][14] (\shift_registers_u[63].shift_reg_u_reg[63][14] ),
        .\shift_registers_u[63].shift_reg_u_reg[63][2] (\shift_registers_u[63].shift_reg_u_reg[63][2] ),
        .\shift_registers_u[63].shift_reg_u_reg[63][6] (\shift_registers_u[63].shift_reg_u_reg[63][6] ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B[15:13],B[13:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_29
       (.I0(mode_IBUF),
        .O(mode_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_30
       (.I0(mode_IBUF),
        .O(mode_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_31
       (.I0(mode_IBUF),
        .O(mode_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_32
       (.I0(mode_IBUF),
        .O(mode_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_36
       (.I0(mode_IBUF),
        .O(mode));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mode_IBUF,B[15],B[15],B[15],mode_IBUF,mode_IBUF}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_32
   (B,
    S,
    DI,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ,
    Q,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ,
    \NTT_in_u[15] ,
    \NTT_in_u[15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    out1_carry__1,
    \NTT_in_u[17] ,
    \NTT_in_u[19] ,
    mode,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    O,
    BU_0_out_data_d,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \out_reg[15] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \out_reg[19] ,
    \shift_registers_d[63].shift_reg_d_reg[63][22] ,
    \shift_registers_d[63].shift_reg_d_reg[63][21] ,
    \shift_registers_d[63].shift_reg_d_reg[63][20] ,
    \shift_registers_d[63].shift_reg_d_reg[63][19] ,
    \shift_registers_d[63].shift_reg_d_reg[63][18] ,
    \shift_registers_d[63].shift_reg_d_reg[63][17] ,
    \shift_registers_d[63].shift_reg_d_reg[63][16] ,
    \shift_registers_d[63].shift_reg_d_reg[63][15] ,
    \shift_registers_d[63].shift_reg_d_reg[63][14] ,
    \shift_registers_d[63].shift_reg_d_reg[63][13] ,
    \shift_registers_d[63].shift_reg_d_reg[63][12] ,
    \shift_registers_d[63].shift_reg_d_reg[63][11] ,
    \shift_registers_d[63].shift_reg_d_reg[63][10] ,
    \shift_registers_d[63].shift_reg_d_reg[63][9] ,
    \shift_registers_d[63].shift_reg_d_reg[63][8] ,
    \shift_registers_d[63].shift_reg_d_reg[63][7] ,
    \shift_registers_d[63].shift_reg_d_reg[63][6] ,
    \shift_registers_d[63].shift_reg_d_reg[63][5] ,
    \shift_registers_d[63].shift_reg_d_reg[63][4] ,
    \shift_registers_d[63].shift_reg_d_reg[63][3] ,
    \shift_registers_d[63].shift_reg_d_reg[63][2] ,
    \shift_registers_d[63].shift_reg_d_reg[63][1] ,
    \shift_registers_u[63].shift_reg_u_reg[63][0] ,
    RU_1_out_data_d,
    \shift_registers_u[63].shift_reg_u_reg[63][0]_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    mode_IBUF,
    A,
    NTT_in_d_IBUF,
    NTT_in_u_IBUF,
    CO,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    \_inferred__1/i___1_carry__4 ,
    sub_out,
    a_mul_b0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    i___1_carry__2_i_14__0,
    i___1_carry__3_i_17,
    i___1_carry__4_i_12__0,
    \_inferred__1/i___1_carry__2 ,
    \_inferred__1/i___1_carry__3 ,
    \_inferred__1/i___1_carry__3_0 ,
    \_inferred__1/i___1_carry__4_0 ,
    \shift_registers_d[63].shift_reg_d_reg[63]_0 ,
    a_mul_b0_1,
    a_plus_b_minus_q,
    switch,
    RU_1_out_data_u,
    out1_carry,
    out1_carry_0,
    a_mul_b0_2);
  output [0:0]B;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  output [22:0]Q;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ;
  output [3:0]\NTT_in_u[15] ;
  output [3:0]\NTT_in_u[15]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ;
  output [3:0]\out_reg[22] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [3:0]out1_carry__1;
  output [3:0]\NTT_in_u[17] ;
  output [1:0]\NTT_in_u[19] ;
  output [2:0]mode;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [3:0]O;
  output [22:0]BU_0_out_data_d;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [3:0]\out_reg[15] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\out_reg[19] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  output \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0] ;
  output [22:0]RU_1_out_data_d;
  output [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ;
  output [0:0]\shift_registers_d[63].shift_reg_d_reg[63][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input mode_IBUF;
  input [19:0]A;
  input [22:0]NTT_in_d_IBUF;
  input [22:0]NTT_in_u_IBUF;
  input [0:0]CO;
  input [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input \_inferred__1/i___1_carry__4 ;
  input [22:0]sub_out;
  input [3:0]a_mul_b0_0;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [3:0]i___1_carry__2_i_14__0;
  input [3:0]i___1_carry__3_i_17;
  input [2:0]i___1_carry__4_i_12__0;
  input \_inferred__1/i___1_carry__2 ;
  input \_inferred__1/i___1_carry__3 ;
  input \_inferred__1/i___1_carry__3_0 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  input [4:0]a_mul_b0_1;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [1:0]RU_1_out_data_u;
  input out1_carry;
  input out1_carry_0;
  input [0:0]a_mul_b0_2;

  wire [19:0]A;
  wire [0:0]B;
  wire [22:0]BU_0_out_data_d;
  wire [0:0]CO;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ;
  wire [22:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [3:0]DI;
  wire MR_n_100;
  wire MR_n_101;
  wire MR_n_99;
  wire [22:0]NTT_in_d_IBUF;
  wire [3:0]\NTT_in_u[15] ;
  wire [3:0]\NTT_in_u[15]_0 ;
  wire [3:0]\NTT_in_u[17] ;
  wire [1:0]\NTT_in_u[19] ;
  wire [22:0]NTT_in_u_IBUF;
  wire [3:0]O;
  wire [22:0]Q;
  wire [22:0]RU_1_out_data_d;
  wire [1:0]RU_1_out_data_u;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__3 ;
  wire \_inferred__1/i___1_carry__3_0 ;
  wire \_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [3:0]a_mul_b0_0;
  wire [4:0]a_mul_b0_1;
  wire [0:0]a_mul_b0_2;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire clk_IBUF_BUFG;
  wire [3:0]i___1_carry__2_i_14__0;
  wire [3:0]i___1_carry__3_i_17;
  wire [2:0]i___1_carry__4_i_12__0;
  wire [22:0]in;
  wire [2:0]mode;
  wire mode_IBUF;
  wire out1_carry;
  wire out1_carry_0;
  wire [3:0]out1_carry__1;
  wire [3:0]\out_reg[15] ;
  wire [3:0]\out_reg[19] ;
  wire [3:0]\out_reg[22] ;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[63].shift_reg_d_reg[63][0] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][10] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][11] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][12] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][13] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][14] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][15] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][16] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][17] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][18] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][19] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][1] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][20] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][21] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][22] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][2] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][3] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][4] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][5] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][6] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][7] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][8] ;
  wire \shift_registers_d[63].shift_reg_d_reg[63][9] ;
  wire [22:0]\shift_registers_d[63].shift_reg_d_reg[63]_0 ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0] ;
  wire [0:0]\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ;
  wire [22:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_34 MR
       (.A({MR_n_99,MR_n_100,MR_n_101}),
        .BU_0_out_data_d(BU_0_out_data_d),
        .CO(CO),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][10] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][2] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][6] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .\NTT_in_u[15] (\NTT_in_u[15] ),
        .\NTT_in_u[15]_0 (\NTT_in_u[15]_0 ),
        .\NTT_in_u[17] (\NTT_in_u[17] ),
        .\NTT_in_u[19] (\NTT_in_u[19] ),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_1_out_data_d(RU_1_out_data_d),
        .RU_1_out_data_u(RU_1_out_data_u),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__3 (\_inferred__1/i___1_carry__3 ),
        .\_inferred__1/i___1_carry__3_0 (\_inferred__1/i___1_carry__3_0 ),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .\_inferred__1/i___1_carry__4_0 (\_inferred__1/i___1_carry__4_0 ),
        .a_mul_b0(a_mul_b0_0),
        .a_mul_b0_0(a_mul_b0_1),
        .a_mul_b0_1(a_mul_b0_2),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__2_i_14__0(i___1_carry__2_i_14__0),
        .i___1_carry__3_i_17(i___1_carry__3_i_17),
        .i___1_carry__4_i_12__0(i___1_carry__4_i_12__0),
        .mode(mode),
        .mode_IBUF(mode_IBUF),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry__1(out1_carry__1),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[63].shift_reg_d_reg[63][0] (\shift_registers_d[63].shift_reg_d_reg[63][0] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][10] (\shift_registers_d[63].shift_reg_d_reg[63][10] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][11] (\shift_registers_d[63].shift_reg_d_reg[63][11] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][12] (\shift_registers_d[63].shift_reg_d_reg[63][12] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][13] (\shift_registers_d[63].shift_reg_d_reg[63][13] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][14] (\shift_registers_d[63].shift_reg_d_reg[63][14] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][15] (\shift_registers_d[63].shift_reg_d_reg[63][15] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][16] (\shift_registers_d[63].shift_reg_d_reg[63][16] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][17] (\shift_registers_d[63].shift_reg_d_reg[63][17] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][18] (\shift_registers_d[63].shift_reg_d_reg[63][18] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][19] (\shift_registers_d[63].shift_reg_d_reg[63][19] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][1] (\shift_registers_d[63].shift_reg_d_reg[63][1] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][20] (\shift_registers_d[63].shift_reg_d_reg[63][20] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][21] (\shift_registers_d[63].shift_reg_d_reg[63][21] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][22] (\shift_registers_d[63].shift_reg_d_reg[63][22] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][2] (\shift_registers_d[63].shift_reg_d_reg[63][2] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][3] (\shift_registers_d[63].shift_reg_d_reg[63][3] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][4] (\shift_registers_d[63].shift_reg_d_reg[63][4] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][5] (\shift_registers_d[63].shift_reg_d_reg[63][5] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][6] (\shift_registers_d[63].shift_reg_d_reg[63][6] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][7] (\shift_registers_d[63].shift_reg_d_reg[63][7] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][8] (\shift_registers_d[63].shift_reg_d_reg[63][8] ),
        .\shift_registers_d[63].shift_reg_d_reg[63][9] (\shift_registers_d[63].shift_reg_d_reg[63][9] ),
        .\shift_registers_d[63].shift_reg_d_reg[63]_0 (\shift_registers_d[63].shift_reg_d_reg[63]_0 ),
        .\shift_registers_u[63].shift_reg_u_reg[63][0] (\shift_registers_u[63].shift_reg_u_reg[63][0] ),
        .\shift_registers_u[63].shift_reg_u_reg[63][0]_0 (\shift_registers_u[63].shift_reg_u_reg[63][0]_0 ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,MR_n_99,MR_n_100,MR_n_101,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B,mode_IBUF,B,1'b0,B,B,B,B,mode_IBUF,mode_IBUF,mode_IBUF,mode_IBUF,mode_IBUF,mode_IBUF,mode_IBUF,1'b1,mode_IBUF}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b0_i_1
       (.I0(mode_IBUF),
        .O(B));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,mode_IBUF,mode_IBUF,B,mode_IBUF,mode_IBUF}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_8
   (DI,
    \out_reg[22] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ,
    \shift_registers_u[1].shift_reg_u_reg[1][10] ,
    \shift_registers_u[1].shift_reg_u_reg[1][6] ,
    \shift_registers_u[1].shift_reg_u_reg[1][2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[3] ,
    \out_reg[3]_0 ,
    \out_reg[5] ,
    \out_reg[5]_0 ,
    \out_reg[7] ,
    \out_reg[7]_0 ,
    \out_reg[9] ,
    \out_reg[9]_0 ,
    \out_reg[11] ,
    \out_reg[11]_0 ,
    \out_reg[13] ,
    \out_reg[13]_0 ,
    \out_reg[15] ,
    \out_reg[15]_0 ,
    \out_reg[17] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ,
    \out_reg[17]_0 ,
    \out_reg[19] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ,
    \out_reg[19]_0 ,
    \out_reg[21] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ,
    \out_reg[21]_0 ,
    \out_reg[12] ,
    \out_reg[15]_1 ,
    \out_reg[15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ,
    \out_reg[17]_1 ,
    \out_reg[17]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ,
    \out_reg[19]_1 ,
    \out_reg[19]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ,
    \out_reg[21]_1 ,
    \out_reg[22]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ,
    S,
    O,
    D,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ,
    \out_reg[22]_1 ,
    \shift_registers_u[1].shift_reg_u_reg[1][14] ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \shift_registers_u[0].shift_reg_u_reg[0][4] ,
    RU_7_out_data_d,
    \shift_registers_u[0].shift_reg_u_reg[0][4]_0 ,
    \shift_registers_d[0].shift_reg_d_reg[0][0] ,
    clk_IBUF_BUFG,
    reset_IBUF,
    p_0_in0_out,
    A,
    Q,
    RU_6_out_data_d,
    B,
    \DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ,
    CO,
    \shift_registers_u[0].shift_reg_u_reg[0][3] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    sub_out,
    \shift_registers_u[0].shift_reg_u_reg[0][3]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][7] ,
    \shift_registers_u[0].shift_reg_u_reg[0][11] ,
    \shift_registers_u[0].shift_reg_u_reg[0][15] ,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    \shift_registers_u[0].shift_reg_u_reg[0][22] ,
    \_inferred__1/i___1_carry__2 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_0 ,
    \shift_registers_u[0].shift_reg_u_reg[0][22]_1 ,
    a_plus_b_minus_q,
    switch,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry_3,
    out1_carry_4,
    out1_carry_5,
    a_mul_b0_0);
  output [0:0]DI;
  output [22:0]\out_reg[22] ;
  output [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][10] ;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][6] ;
  output [0:0]\shift_registers_u[1].shift_reg_u_reg[1][2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[3] ;
  output \out_reg[3]_0 ;
  output \out_reg[5] ;
  output \out_reg[5]_0 ;
  output \out_reg[7] ;
  output \out_reg[7]_0 ;
  output \out_reg[9] ;
  output \out_reg[9]_0 ;
  output \out_reg[11] ;
  output \out_reg[11]_0 ;
  output \out_reg[13] ;
  output \out_reg[13]_0 ;
  output \out_reg[15] ;
  output \out_reg[15]_0 ;
  output \out_reg[17] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  output \out_reg[17]_0 ;
  output \out_reg[19] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  output \out_reg[19]_0 ;
  output \out_reg[21] ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  output \out_reg[21]_0 ;
  output \out_reg[12] ;
  output \out_reg[15]_1 ;
  output \out_reg[15]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  output \out_reg[17]_1 ;
  output \out_reg[17]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  output \out_reg[19]_1 ;
  output \out_reg[19]_2 ;
  output \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  output \out_reg[21]_1 ;
  output \out_reg[22]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  output [3:0]S;
  output [3:0]O;
  output [22:0]D;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  output [0:0]\out_reg[22]_1 ;
  output [2:0]\shift_registers_u[1].shift_reg_u_reg[1][14] ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  output [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  output [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  output [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  output [22:0]RU_7_out_data_d;
  output [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  output [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  input clk_IBUF_BUFG;
  input reset_IBUF;
  input [22:0]p_0_in0_out;
  input [22:0]A;
  input [13:0]Q;
  input [13:0]RU_6_out_data_d;
  input [0:0]B;
  input [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  input [0:0]CO;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  input [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input [18:0]sub_out;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  input [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  input [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  input [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  input [17:0]a_plus_b_minus_q;
  input switch;
  input [5:0]out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry_3;
  input out1_carry_4;
  input out1_carry_5;
  input [0:0]a_mul_b0_0;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [22:0]D;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ;
  wire [2:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ;
  wire \DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ;
  wire [0:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ;
  wire [3:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ;
  wire [19:0]\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ;
  wire [0:0]DI;
  wire [3:0]O;
  wire [13:0]Q;
  wire [13:0]RU_6_out_data_d;
  wire [22:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b0_0;
  wire a_mul_b0_n_100;
  wire a_mul_b0_n_101;
  wire a_mul_b0_n_102;
  wire a_mul_b0_n_103;
  wire a_mul_b0_n_104;
  wire a_mul_b0_n_105;
  wire a_mul_b0_n_106;
  wire a_mul_b0_n_107;
  wire a_mul_b0_n_108;
  wire a_mul_b0_n_109;
  wire a_mul_b0_n_110;
  wire a_mul_b0_n_111;
  wire a_mul_b0_n_112;
  wire a_mul_b0_n_113;
  wire a_mul_b0_n_114;
  wire a_mul_b0_n_115;
  wire a_mul_b0_n_116;
  wire a_mul_b0_n_117;
  wire a_mul_b0_n_118;
  wire a_mul_b0_n_119;
  wire a_mul_b0_n_120;
  wire a_mul_b0_n_121;
  wire a_mul_b0_n_122;
  wire a_mul_b0_n_123;
  wire a_mul_b0_n_124;
  wire a_mul_b0_n_125;
  wire a_mul_b0_n_126;
  wire a_mul_b0_n_127;
  wire a_mul_b0_n_128;
  wire a_mul_b0_n_129;
  wire a_mul_b0_n_130;
  wire a_mul_b0_n_131;
  wire a_mul_b0_n_132;
  wire a_mul_b0_n_133;
  wire a_mul_b0_n_134;
  wire a_mul_b0_n_135;
  wire a_mul_b0_n_136;
  wire a_mul_b0_n_137;
  wire a_mul_b0_n_138;
  wire a_mul_b0_n_139;
  wire a_mul_b0_n_140;
  wire a_mul_b0_n_141;
  wire a_mul_b0_n_142;
  wire a_mul_b0_n_143;
  wire a_mul_b0_n_144;
  wire a_mul_b0_n_145;
  wire a_mul_b0_n_146;
  wire a_mul_b0_n_147;
  wire a_mul_b0_n_148;
  wire a_mul_b0_n_149;
  wire a_mul_b0_n_150;
  wire a_mul_b0_n_151;
  wire a_mul_b0_n_152;
  wire a_mul_b0_n_153;
  wire a_mul_b0_n_24;
  wire a_mul_b0_n_25;
  wire a_mul_b0_n_26;
  wire a_mul_b0_n_27;
  wire a_mul_b0_n_28;
  wire a_mul_b0_n_29;
  wire a_mul_b0_n_30;
  wire a_mul_b0_n_31;
  wire a_mul_b0_n_32;
  wire a_mul_b0_n_33;
  wire a_mul_b0_n_34;
  wire a_mul_b0_n_35;
  wire a_mul_b0_n_36;
  wire a_mul_b0_n_37;
  wire a_mul_b0_n_38;
  wire a_mul_b0_n_39;
  wire a_mul_b0_n_40;
  wire a_mul_b0_n_41;
  wire a_mul_b0_n_42;
  wire a_mul_b0_n_43;
  wire a_mul_b0_n_44;
  wire a_mul_b0_n_45;
  wire a_mul_b0_n_46;
  wire a_mul_b0_n_47;
  wire a_mul_b0_n_48;
  wire a_mul_b0_n_49;
  wire a_mul_b0_n_50;
  wire a_mul_b0_n_51;
  wire a_mul_b0_n_52;
  wire a_mul_b0_n_53;
  wire a_mul_b0_n_58;
  wire a_mul_b0_n_59;
  wire a_mul_b0_n_60;
  wire a_mul_b0_n_61;
  wire a_mul_b0_n_62;
  wire a_mul_b0_n_63;
  wire a_mul_b0_n_64;
  wire a_mul_b0_n_65;
  wire a_mul_b0_n_66;
  wire a_mul_b0_n_67;
  wire a_mul_b0_n_68;
  wire a_mul_b0_n_69;
  wire a_mul_b0_n_70;
  wire a_mul_b0_n_71;
  wire a_mul_b0_n_72;
  wire a_mul_b0_n_73;
  wire a_mul_b0_n_74;
  wire a_mul_b0_n_75;
  wire a_mul_b0_n_76;
  wire a_mul_b0_n_77;
  wire a_mul_b0_n_78;
  wire a_mul_b0_n_79;
  wire a_mul_b0_n_80;
  wire a_mul_b0_n_81;
  wire a_mul_b0_n_82;
  wire a_mul_b0_n_83;
  wire a_mul_b0_n_84;
  wire a_mul_b0_n_85;
  wire a_mul_b0_n_86;
  wire a_mul_b0_n_87;
  wire a_mul_b0_n_88;
  wire a_mul_b0_n_89;
  wire a_mul_b0_n_90;
  wire a_mul_b0_n_91;
  wire a_mul_b0_n_92;
  wire a_mul_b0_n_93;
  wire a_mul_b0_n_94;
  wire a_mul_b0_n_95;
  wire a_mul_b0_n_96;
  wire a_mul_b0_n_97;
  wire a_mul_b0_n_98;
  wire a_mul_b0_n_99;
  wire a_mul_b_reg_n_58;
  wire a_mul_b_reg_n_59;
  wire a_mul_b_reg_n_60;
  wire a_mul_b_reg_n_61;
  wire a_mul_b_reg_n_62;
  wire a_mul_b_reg_n_63;
  wire a_mul_b_reg_n_64;
  wire a_mul_b_reg_n_65;
  wire a_mul_b_reg_n_66;
  wire a_mul_b_reg_n_67;
  wire a_mul_b_reg_n_68;
  wire a_mul_b_reg_n_69;
  wire a_mul_b_reg_n_70;
  wire a_mul_b_reg_n_71;
  wire a_mul_b_reg_n_72;
  wire a_mul_b_reg_n_73;
  wire a_mul_b_reg_n_74;
  wire a_mul_b_reg_n_75;
  wire a_mul_b_reg_n_76;
  wire a_mul_b_reg_n_77;
  wire a_mul_b_reg_n_78;
  wire a_mul_b_reg_n_80;
  wire a_mul_b_reg_n_81;
  wire a_mul_b_reg_n_82;
  wire a_mul_b_reg_n_83;
  wire a_mul_b_reg_n_84;
  wire a_mul_b_reg_n_85;
  wire a_mul_b_reg_n_86;
  wire a_mul_b_reg_n_87;
  wire a_mul_b_reg_n_88;
  wire a_mul_b_reg_n_90;
  wire a_mul_b_reg_n_91;
  wire a_mul_b_reg_n_92;
  wire a_mul_b_reg_n_93;
  wire a_mul_b_reg_n_94;
  wire a_mul_b_reg_n_95;
  wire a_mul_b_reg_n_96;
  wire a_mul_b_reg_n_97;
  wire a_mul_b_reg_n_98;
  wire [17:0]a_plus_b_minus_q;
  wire clk_IBUF_BUFG;
  wire [22:0]in;
  wire [5:0]out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry_3;
  wire out1_carry_4;
  wire out1_carry_5;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[12] ;
  wire \out_reg[13] ;
  wire \out_reg[13]_0 ;
  wire \out_reg[15] ;
  wire \out_reg[15]_0 ;
  wire \out_reg[15]_1 ;
  wire \out_reg[15]_2 ;
  wire \out_reg[17] ;
  wire \out_reg[17]_0 ;
  wire \out_reg[17]_1 ;
  wire \out_reg[17]_2 ;
  wire \out_reg[19] ;
  wire \out_reg[19]_0 ;
  wire \out_reg[19]_1 ;
  wire \out_reg[19]_2 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[21] ;
  wire \out_reg[21]_0 ;
  wire \out_reg[21]_1 ;
  wire [22:0]\out_reg[22] ;
  wire \out_reg[22]_0 ;
  wire [0:0]\out_reg[22]_1 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire \out_reg[9] ;
  wire \out_reg[9]_0 ;
  wire p_0_in;
  wire [22:0]p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire reset_IBUF;
  wire [0:0]\shift_registers_d[0].shift_reg_d_reg[0][0] ;
  wire [21:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [3:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][11] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][15] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][22] ;
  wire [22:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ;
  wire [4:0]\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][3] ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4] ;
  wire [2:0]\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][7] ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][10] ;
  wire [2:0]\shift_registers_u[1].shift_reg_u_reg[1][14] ;
  wire [0:0]\shift_registers_u[1].shift_reg_u_reg[1][2] ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][6] ;
  wire [18:0]sub_out;
  wire switch;
  wire NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b0_CARRYOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_a_mul_b_reg_PCOUT_UNCONNECTED;

  Modular_Reduction_10 MR
       (.B(B),
        .CO(CO),
        .D(D),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][11]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][14] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][17]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][19]_1 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][22] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] (O),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][3] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7] ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5][7]_0 ),
        .\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 (\DELAY_CHAIN_a[5].shift_reg_a_reg[5]_0 ),
        .DI(DI),
        .O(\DELAY_CHAIN_a[5].shift_reg_a_reg[5][15]_2 ),
        .P({a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .Q(Q),
        .RU_6_out_data_d(RU_6_out_data_d),
        .RU_7_out_data_d(RU_7_out_data_d),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b0(a_mul_b0_0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry_3(out1_carry_3),
        .out1_carry_4(out1_carry_4),
        .out1_carry_5(out1_carry_5),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[13]_1 (\out_reg[13]_0 ),
        .\out_reg[15]_0 (\out_reg[15] ),
        .\out_reg[15]_1 (\out_reg[15]_0 ),
        .\out_reg[15]_2 (\out_reg[15]_1 ),
        .\out_reg[15]_3 (\out_reg[15]_2 ),
        .\out_reg[17]_0 (\out_reg[17] ),
        .\out_reg[17]_1 (\out_reg[17]_0 ),
        .\out_reg[17]_2 (\out_reg[17]_1 ),
        .\out_reg[17]_3 (\out_reg[17]_2 ),
        .\out_reg[19]_0 (\out_reg[19] ),
        .\out_reg[19]_1 (\out_reg[19]_0 ),
        .\out_reg[19]_2 (\out_reg[19]_1 ),
        .\out_reg[19]_3 (\out_reg[19]_2 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_0 ),
        .\out_reg[21]_0 (\out_reg[21] ),
        .\out_reg[21]_1 (\out_reg[21]_0 ),
        .\out_reg[21]_2 (\out_reg[21]_1 ),
        .\out_reg[22]_0 (\out_reg[22] ),
        .\out_reg[22]_1 (\out_reg[22]_0 ),
        .\out_reg[22]_2 (\out_reg[22]_1 ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_0 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[5]_1 (\out_reg[5]_0 ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .\out_reg[7]_1 (\out_reg[7]_0 ),
        .\out_reg[9]_0 (\out_reg[9] ),
        .\out_reg[9]_1 (\out_reg[9]_0 ),
        .reset_IBUF(reset_IBUF),
        .\shift_registers_d[0].shift_reg_d_reg[0][0] (\shift_registers_d[0].shift_reg_d_reg[0][0] ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22] (\shift_registers_d[0].shift_reg_d_reg[0][22] ),
        .\shift_registers_d[0].shift_reg_d_reg[0][22]_0 (\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][11] (\shift_registers_u[0].shift_reg_u_reg[0][11] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][15] (\shift_registers_u[0].shift_reg_u_reg[0][15] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][19] (\shift_registers_u[0].shift_reg_u_reg[0][19] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22] (\shift_registers_u[0].shift_reg_u_reg[0][22] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_0 (\shift_registers_u[0].shift_reg_u_reg[0][22]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][22]_1 (\shift_registers_u[0].shift_reg_u_reg[0][22]_1 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3] (\shift_registers_u[0].shift_reg_u_reg[0][3] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][3]_0 (\shift_registers_u[0].shift_reg_u_reg[0][3]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][4] (\shift_registers_u[0].shift_reg_u_reg[0][4] ),
        .\shift_registers_u[0].shift_reg_u_reg[0][4]_0 (\shift_registers_u[0].shift_reg_u_reg[0][4]_0 ),
        .\shift_registers_u[0].shift_reg_u_reg[0][7] (\shift_registers_u[0].shift_reg_u_reg[0][7] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][10] (\shift_registers_u[1].shift_reg_u_reg[1][10] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][14] (\shift_registers_u[1].shift_reg_u_reg[1][14] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][2] (\shift_registers_u[1].shift_reg_u_reg[1][2] ),
        .\shift_registers_u[1].shift_reg_u_reg[1][6] (\shift_registers_u[1].shift_reg_u_reg[1][6] ),
        .sub_out(sub_out),
        .switch(switch),
        .\x_temp_reg[16]_0 (in[16:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_0_in0_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b0_OVERFLOW_UNCONNECTED),
        .P({a_mul_b0_n_58,a_mul_b0_n_59,a_mul_b0_n_60,a_mul_b0_n_61,a_mul_b0_n_62,a_mul_b0_n_63,a_mul_b0_n_64,a_mul_b0_n_65,a_mul_b0_n_66,a_mul_b0_n_67,a_mul_b0_n_68,a_mul_b0_n_69,a_mul_b0_n_70,a_mul_b0_n_71,a_mul_b0_n_72,a_mul_b0_n_73,a_mul_b0_n_74,a_mul_b0_n_75,a_mul_b0_n_76,a_mul_b0_n_77,a_mul_b0_n_78,a_mul_b0_n_79,a_mul_b0_n_80,a_mul_b0_n_81,a_mul_b0_n_82,a_mul_b0_n_83,a_mul_b0_n_84,a_mul_b0_n_85,a_mul_b0_n_86,a_mul_b0_n_87,a_mul_b0_n_88,a_mul_b0_n_89,a_mul_b0_n_90,a_mul_b0_n_91,a_mul_b0_n_92,a_mul_b0_n_93,a_mul_b0_n_94,a_mul_b0_n_95,a_mul_b0_n_96,a_mul_b0_n_97,a_mul_b0_n_98,a_mul_b0_n_99,a_mul_b0_n_100,a_mul_b0_n_101,a_mul_b0_n_102,a_mul_b0_n_103,a_mul_b0_n_104,a_mul_b0_n_105}),
        .PATTERNBDETECT(NLW_a_mul_b0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .RSTA(reset_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b0_n_24,a_mul_b0_n_25,a_mul_b0_n_26,a_mul_b0_n_27,a_mul_b0_n_28,a_mul_b0_n_29,a_mul_b0_n_30,a_mul_b0_n_31,a_mul_b0_n_32,a_mul_b0_n_33,a_mul_b0_n_34,a_mul_b0_n_35,a_mul_b0_n_36,a_mul_b0_n_37,a_mul_b0_n_38,a_mul_b0_n_39,a_mul_b0_n_40,a_mul_b0_n_41,a_mul_b0_n_42,a_mul_b0_n_43,a_mul_b0_n_44,a_mul_b0_n_45,a_mul_b0_n_46,a_mul_b0_n_47,a_mul_b0_n_48,a_mul_b0_n_49,a_mul_b0_n_50,a_mul_b0_n_51,a_mul_b0_n_52,a_mul_b0_n_53}),
        .ACOUT(NLW_a_mul_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_reg_OVERFLOW_UNCONNECTED),
        .P({a_mul_b_reg_n_58,a_mul_b_reg_n_59,a_mul_b_reg_n_60,a_mul_b_reg_n_61,a_mul_b_reg_n_62,a_mul_b_reg_n_63,a_mul_b_reg_n_64,a_mul_b_reg_n_65,a_mul_b_reg_n_66,a_mul_b_reg_n_67,a_mul_b_reg_n_68,a_mul_b_reg_n_69,a_mul_b_reg_n_70,a_mul_b_reg_n_71,a_mul_b_reg_n_72,a_mul_b_reg_n_73,a_mul_b_reg_n_74,a_mul_b_reg_n_75,a_mul_b_reg_n_76,a_mul_b_reg_n_77,a_mul_b_reg_n_78,p_2_in,a_mul_b_reg_n_80,a_mul_b_reg_n_81,a_mul_b_reg_n_82,a_mul_b_reg_n_83,a_mul_b_reg_n_84,a_mul_b_reg_n_85,a_mul_b_reg_n_86,a_mul_b_reg_n_87,a_mul_b_reg_n_88,p_0_in,a_mul_b_reg_n_90,a_mul_b_reg_n_91,a_mul_b_reg_n_92,a_mul_b_reg_n_93,a_mul_b_reg_n_94,a_mul_b_reg_n_95,a_mul_b_reg_n_96,a_mul_b_reg_n_97,a_mul_b_reg_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b0_n_106,a_mul_b0_n_107,a_mul_b0_n_108,a_mul_b0_n_109,a_mul_b0_n_110,a_mul_b0_n_111,a_mul_b0_n_112,a_mul_b0_n_113,a_mul_b0_n_114,a_mul_b0_n_115,a_mul_b0_n_116,a_mul_b0_n_117,a_mul_b0_n_118,a_mul_b0_n_119,a_mul_b0_n_120,a_mul_b0_n_121,a_mul_b0_n_122,a_mul_b0_n_123,a_mul_b0_n_124,a_mul_b0_n_125,a_mul_b0_n_126,a_mul_b0_n_127,a_mul_b0_n_128,a_mul_b0_n_129,a_mul_b0_n_130,a_mul_b0_n_131,a_mul_b0_n_132,a_mul_b0_n_133,a_mul_b0_n_134,a_mul_b0_n_135,a_mul_b0_n_136,a_mul_b0_n_137,a_mul_b0_n_138,a_mul_b0_n_139,a_mul_b0_n_140,a_mul_b0_n_141,a_mul_b0_n_142,a_mul_b0_n_143,a_mul_b0_n_144,a_mul_b0_n_145,a_mul_b0_n_146,a_mul_b0_n_147,a_mul_b0_n_148,a_mul_b0_n_149,a_mul_b0_n_150,a_mul_b0_n_151,a_mul_b0_n_152,a_mul_b0_n_153}),
        .PCOUT(NLW_a_mul_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(reset_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reset_IBUF),
        .UNDERFLOW(NLW_a_mul_b_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_105),
        .Q(in[0]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_95),
        .Q(in[10]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_94),
        .Q(in[11]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_93),
        .Q(in[12]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_92),
        .Q(in[13]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_91),
        .Q(in[14]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_90),
        .Q(in[15]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_89),
        .Q(in[16]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_104),
        .Q(in[1]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_103),
        .Q(in[2]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_102),
        .Q(in[3]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_101),
        .Q(in[4]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_100),
        .Q(in[5]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_99),
        .Q(in[6]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_98),
        .Q(in[7]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_97),
        .Q(in[8]),
        .R(reset_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \a_mul_b_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(a_mul_b0_n_96),
        .Q(in[9]),
        .R(reset_IBUF));
endmodule

module mod_sub
   (CO,
    sub_out,
    \shift_registers_u[0].shift_reg_u_reg[0][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__6,
    i___1_carry_i_7__6_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    B,
    RU_7_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__6;
  input [3:0]i___1_carry_i_7__6_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input [0:0]B;
  input [18:0]RU_7_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_7_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7__6;
  wire [3:0]i___1_carry_i_7__6_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [3:0]\shift_registers_u[0].shift_reg_u_reg[0][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[0].shift_reg_u_reg[0][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[0].shift_reg_u_reg[0][19] [3:1]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__6
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_7_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__6
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_7_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__6
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_7_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__6
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_7_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__6
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_7_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__6
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_7_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__6
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_7_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__6
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_7_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__6
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_7_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__6
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_7_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__6
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_7_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__6
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_7_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__6
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_7_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__6
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_7_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__6
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_7_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__5
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_7_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__5
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_7_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__5
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_7_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__6
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_7_out_data_d[18]),
        .O(A[18]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__6),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__6_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_13
   (CO,
    sub_out,
    \shift_registers_u[3].shift_reg_u_reg[3][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__4,
    i___1_carry_i_7__4_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    B,
    RU_5_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__4;
  input [3:0]i___1_carry_i_7__4_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  input [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input [0:0]B;
  input [18:0]RU_5_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_5_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [3:0]i___1_carry_i_7__4;
  wire [3:0]i___1_carry_i_7__4_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [3:0]\shift_registers_u[3].shift_reg_u_reg[3][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[3].shift_reg_u_reg[3][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\shift_registers_d[0].shift_reg_d_reg[0][22] }),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[3].shift_reg_u_reg[3][19] [3:1]}),
        .S({1'b0,\shift_registers_d[0].shift_reg_d_reg[0][22]_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__4
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_5_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__4
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_5_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__4
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_5_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__4
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_5_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__4
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_5_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__4
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_5_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__4
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_5_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__4
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_5_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__4
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_5_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__4
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_5_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__4
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_5_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__4
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_5_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__4
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_5_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__4
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_5_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__4
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_5_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__3
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_5_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__3
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_5_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__3
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_5_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__4
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_5_out_data_d[18]),
        .O(A[18]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__4),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__4_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_17
   (CO,
    sub_out,
    \shift_registers_u[7].shift_reg_u_reg[7][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__3,
    i___1_carry_i_7__3_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    B,
    RU_4_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__3;
  input [3:0]i___1_carry_i_7__3_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input [0:0]B;
  input [18:0]RU_4_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_4_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7__3;
  wire [3:0]i___1_carry_i_7__3_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [3:0]\shift_registers_u[7].shift_reg_u_reg[7][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[7].shift_reg_u_reg[7][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[7].shift_reg_u_reg[7][19] [3:1]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__3
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_4_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__3
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_4_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__3
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_4_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__3
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_4_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__3
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_4_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__3
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_4_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__3
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_4_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__3
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_4_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__3
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_4_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__3
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_4_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__3
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_4_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__3
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_4_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__3
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_4_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__3
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_4_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__3
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_4_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__2
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_4_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__2
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_4_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__2
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_4_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__3
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_4_out_data_d[18]),
        .O(A[18]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__3),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__3_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_21
   (CO,
    sub_out,
    \shift_registers_u[15].shift_reg_u_reg[15][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__2,
    i___1_carry_i_7__2_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    B,
    RU_3_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__2;
  input [3:0]i___1_carry_i_7__2_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input [0:0]B;
  input [18:0]RU_3_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_3_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7__2;
  wire [3:0]i___1_carry_i_7__2_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [3:0]\shift_registers_u[15].shift_reg_u_reg[15][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[15].shift_reg_u_reg[15][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[15].shift_reg_u_reg[15][19] [3:1]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__2
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_3_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__2
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_3_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__2
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_3_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__2
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_3_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__2
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_3_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__2
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_3_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__2
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_3_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__2
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_3_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__2
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_3_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__2
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_3_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__2
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_3_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__2
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_3_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__2
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_3_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__2
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_3_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__2
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_3_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__1
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_3_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__1
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_3_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__1
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_3_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__2
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_3_out_data_d[18]),
        .O(A[18]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__2),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__2_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_25
   (CO,
    sub_out,
    \shift_registers_u[31].shift_reg_u_reg[31][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__1,
    i___1_carry_i_7__1_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    B,
    RU_2_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__1;
  input [3:0]i___1_carry_i_7__1_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input [0:0]B;
  input [18:0]RU_2_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_2_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7__1;
  wire [3:0]i___1_carry_i_7__1_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [3:0]\shift_registers_u[31].shift_reg_u_reg[31][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[31].shift_reg_u_reg[31][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[31].shift_reg_u_reg[31][19] [3:1]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__1
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_2_out_data_d[18]),
        .O(A[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__1
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_2_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__1
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_2_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__1
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_2_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__1
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_2_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__1
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_2_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__1
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_2_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__1
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_2_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__1
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_2_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__1
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_2_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__1
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_2_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__1
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_2_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__1
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_2_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__1
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_2_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__0
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_2_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__0
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_2_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__0
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_2_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_28
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_2_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_29__0
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_2_out_data_d[0]),
        .O(A[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__1),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__1_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_29
   (CO,
    sub_out,
    \shift_registers_u[63].shift_reg_u_reg[63][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__0,
    i___1_carry_i_7__0_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    mode_IBUF,
    RU_1_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__0;
  input [3:0]i___1_carry_i_7__0_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input mode_IBUF;
  input [18:0]RU_1_out_data_d;

  wire [18:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_1_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7__0;
  wire [3:0]i___1_carry_i_7__0_0;
  wire mode_IBUF;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [3:0]\shift_registers_u[63].shift_reg_u_reg[63][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[63].shift_reg_u_reg[63][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[63].shift_reg_u_reg[63][19] [3:1]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__0
       (.I0(sub_out[16]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__0
       (.I0(sub_out[15]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__0
       (.I0(sub_out[14]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__0
       (.I0(sub_out[13]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__0
       (.I0(sub_out[12]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__0
       (.I0(sub_out[11]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__0
       (.I0(sub_out[10]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__0
       (.I0(sub_out[9]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__0
       (.I0(sub_out[8]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__0
       (.I0(sub_out[7]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__0
       (.I0(sub_out[6]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__0
       (.I0(sub_out[5]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__0
       (.I0(sub_out[4]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__0
       (.I0(sub_out[3]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__0
       (.I0(sub_out[2]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25
       (.I0(sub_out[1]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26
       (.I0(sub_out[0]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8__0
       (.I0(sub_out[18]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[18]),
        .O(A[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__0
       (.I0(sub_out[17]),
        .I1(mode_IBUF),
        .I2(RU_1_out_data_d[17]),
        .O(A[17]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__0),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__0_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_33
   (CO,
    sub_out,
    A,
    \NTT_in_u[14] ,
    \NTT_in_u[16] ,
    \NTT_in_u[18] ,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7,
    i___1_carry_i_7_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    a_mul_b0_9,
    a_mul_b0_10,
    mode_IBUF,
    NTT_in_d_IBUF,
    NTT_in_u_IBUF);
  output [0:0]CO;
  output [22:0]sub_out;
  output [19:0]A;
  output \NTT_in_u[14] ;
  output \NTT_in_u[16] ;
  output \NTT_in_u[18] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7;
  input [3:0]i___1_carry_i_7_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]a_mul_b0_9;
  input [2:0]a_mul_b0_10;
  input mode_IBUF;
  input [19:0]NTT_in_d_IBUF;
  input [2:0]NTT_in_u_IBUF;

  wire [19:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [19:0]NTT_in_d_IBUF;
  wire \NTT_in_u[14] ;
  wire \NTT_in_u[16] ;
  wire \NTT_in_u[18] ;
  wire [2:0]NTT_in_u_IBUF;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [2:0]a_mul_b0_10;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [1:0]a_mul_b0_9;
  wire [3:0]i___1_carry_i_7;
  wire [3:0]i___1_carry_i_7_0;
  wire mode_IBUF;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [22:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O(sub_out[3:0]),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[7:4]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[11:8]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[15:12]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[19:16]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b0_9}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[22:20]}),
        .S({1'b0,a_mul_b0_10}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10
       (.I0(sub_out[14]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11
       (.I0(sub_out[13]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12
       (.I0(sub_out[12]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13
       (.I0(sub_out[11]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14
       (.I0(sub_out[10]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15
       (.I0(sub_out[9]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16
       (.I0(sub_out[8]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17
       (.I0(sub_out[7]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18
       (.I0(sub_out[6]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19
       (.I0(sub_out[5]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20
       (.I0(sub_out[4]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21
       (.I0(sub_out[3]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22
       (.I0(sub_out[2]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23
       (.I0(sub_out[1]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24
       (.I0(sub_out[0]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_5
       (.I0(sub_out[19]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[19]),
        .O(A[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_6
       (.I0(sub_out[18]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[18]),
        .O(A[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_7
       (.I0(sub_out[17]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_8
       (.I0(sub_out[16]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9
       (.I0(sub_out[15]),
        .I1(mode_IBUF),
        .I2(NTT_in_d_IBUF[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'hB)) 
    i___1_carry__2_i_12__6
       (.I0(NTT_in_u_IBUF[0]),
        .I1(NTT_in_d_IBUF[14]),
        .O(\NTT_in_u[14] ));
  LUT2 #(
    .INIT(4'hB)) 
    i___1_carry__3_i_14__6
       (.I0(NTT_in_u_IBUF[2]),
        .I1(NTT_in_d_IBUF[18]),
        .O(\NTT_in_u[18] ));
  LUT2 #(
    .INIT(4'hB)) 
    i___1_carry__3_i_17__6
       (.I0(NTT_in_u_IBUF[1]),
        .I1(NTT_in_d_IBUF[16]),
        .O(\NTT_in_u[16] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_9
   (CO,
    sub_out,
    \shift_registers_u[1].shift_reg_u_reg[1][19] ,
    A,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry_i_7__5,
    i___1_carry_i_7__5_0,
    a_mul_b0,
    a_mul_b0_0,
    a_mul_b0_1,
    a_mul_b0_2,
    a_mul_b0_3,
    a_mul_b0_4,
    a_mul_b0_5,
    a_mul_b0_6,
    a_mul_b0_7,
    a_mul_b0_8,
    \shift_registers_d[0].shift_reg_d_reg[0][22] ,
    \shift_registers_d[0].shift_reg_d_reg[0][22]_0 ,
    B,
    RU_6_out_data_d);
  output [0:0]CO;
  output [18:0]sub_out;
  output [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19] ;
  output [18:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry_i_7__5;
  input [3:0]i___1_carry_i_7__5_0;
  input [2:0]a_mul_b0;
  input [3:0]a_mul_b0_0;
  input [3:0]a_mul_b0_1;
  input [3:0]a_mul_b0_2;
  input [3:0]a_mul_b0_3;
  input [3:0]a_mul_b0_4;
  input [3:0]a_mul_b0_5;
  input [3:0]a_mul_b0_6;
  input [3:0]a_mul_b0_7;
  input [3:0]a_mul_b0_8;
  input [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  input [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  input [0:0]B;
  input [18:0]RU_6_out_data_d;

  wire [18:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [18:0]RU_6_out_data_d;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__0_n_1 ;
  wire \_inferred__1/i___1_carry__0_n_2 ;
  wire \_inferred__1/i___1_carry__0_n_3 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_1 ;
  wire \_inferred__1/i___1_carry__1_n_2 ;
  wire \_inferred__1/i___1_carry__1_n_3 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_1 ;
  wire \_inferred__1/i___1_carry__2_n_2 ;
  wire \_inferred__1/i___1_carry__2_n_3 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_1 ;
  wire \_inferred__1/i___1_carry__3_n_2 ;
  wire \_inferred__1/i___1_carry__3_n_3 ;
  wire \_inferred__1/i___1_carry__4_n_2 ;
  wire \_inferred__1/i___1_carry__4_n_3 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire \_inferred__1/i___1_carry_n_1 ;
  wire \_inferred__1/i___1_carry_n_2 ;
  wire \_inferred__1/i___1_carry_n_3 ;
  wire [2:0]a_mul_b0;
  wire [3:0]a_mul_b0_0;
  wire [3:0]a_mul_b0_1;
  wire [3:0]a_mul_b0_2;
  wire [3:0]a_mul_b0_3;
  wire [3:0]a_mul_b0_4;
  wire [3:0]a_mul_b0_5;
  wire [3:0]a_mul_b0_6;
  wire [3:0]a_mul_b0_7;
  wire [3:0]a_mul_b0_8;
  wire [3:0]i___1_carry_i_7__5;
  wire [3:0]i___1_carry_i_7__5_0;
  wire out1_carry__0_n_0;
  wire out1_carry__0_n_1;
  wire out1_carry__0_n_2;
  wire out1_carry__0_n_3;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry__1_n_1;
  wire out1_carry__1_n_2;
  wire out1_carry__1_n_3;
  wire out1_carry_n_0;
  wire out1_carry_n_1;
  wire out1_carry_n_2;
  wire out1_carry_n_3;
  wire [1:0]\shift_registers_d[0].shift_reg_d_reg[0][22] ;
  wire [2:0]\shift_registers_d[0].shift_reg_d_reg[0][22]_0 ;
  wire [3:0]\shift_registers_u[1].shift_reg_u_reg[1][19] ;
  wire [18:0]sub_out;
  wire [3:2]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\_inferred__1/i___1_carry_n_1 ,\_inferred__1/i___1_carry_n_2 ,\_inferred__1/i___1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({a_mul_b0,1'b0}),
        .O({sub_out[2:0],\shift_registers_u[1].shift_reg_u_reg[1][19] [0]}),
        .S(a_mul_b0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\_inferred__1/i___1_carry__0_n_1 ,\_inferred__1/i___1_carry__0_n_2 ,\_inferred__1/i___1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_1),
        .O(sub_out[6:3]),
        .S(a_mul_b0_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\_inferred__1/i___1_carry__1_n_1 ,\_inferred__1/i___1_carry__1_n_2 ,\_inferred__1/i___1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_3),
        .O(sub_out[10:7]),
        .S(a_mul_b0_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\_inferred__1/i___1_carry__2_n_1 ,\_inferred__1/i___1_carry__2_n_2 ,\_inferred__1/i___1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_5),
        .O(sub_out[14:11]),
        .S(a_mul_b0_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\_inferred__1/i___1_carry__3_n_1 ,\_inferred__1/i___1_carry__3_n_2 ,\_inferred__1/i___1_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(a_mul_b0_7),
        .O(sub_out[18:15]),
        .S(a_mul_b0_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO({\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:2],\_inferred__1/i___1_carry__4_n_2 ,\_inferred__1/i___1_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\shift_registers_d[0].shift_reg_d_reg[0][22] }),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\shift_registers_u[1].shift_reg_u_reg[1][19] [3:1]}),
        .S({1'b0,\shift_registers_d[0].shift_reg_d_reg[0][22]_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_10__5
       (.I0(sub_out[17]),
        .I1(B),
        .I2(RU_6_out_data_d[17]),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_11__5
       (.I0(sub_out[16]),
        .I1(B),
        .I2(RU_6_out_data_d[16]),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_12__5
       (.I0(sub_out[15]),
        .I1(B),
        .I2(RU_6_out_data_d[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_13__5
       (.I0(sub_out[14]),
        .I1(B),
        .I2(RU_6_out_data_d[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_14__5
       (.I0(sub_out[13]),
        .I1(B),
        .I2(RU_6_out_data_d[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_15__5
       (.I0(sub_out[12]),
        .I1(B),
        .I2(RU_6_out_data_d[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_16__5
       (.I0(sub_out[11]),
        .I1(B),
        .I2(RU_6_out_data_d[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_17__5
       (.I0(sub_out[10]),
        .I1(B),
        .I2(RU_6_out_data_d[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_18__5
       (.I0(sub_out[9]),
        .I1(B),
        .I2(RU_6_out_data_d[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_19__5
       (.I0(sub_out[8]),
        .I1(B),
        .I2(RU_6_out_data_d[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_20__5
       (.I0(sub_out[7]),
        .I1(B),
        .I2(RU_6_out_data_d[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_21__5
       (.I0(sub_out[6]),
        .I1(B),
        .I2(RU_6_out_data_d[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_22__5
       (.I0(sub_out[5]),
        .I1(B),
        .I2(RU_6_out_data_d[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_23__5
       (.I0(sub_out[4]),
        .I1(B),
        .I2(RU_6_out_data_d[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_24__5
       (.I0(sub_out[3]),
        .I1(B),
        .I2(RU_6_out_data_d[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_25__4
       (.I0(sub_out[2]),
        .I1(B),
        .I2(RU_6_out_data_d[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_26__4
       (.I0(sub_out[1]),
        .I1(B),
        .I2(RU_6_out_data_d[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_27__4
       (.I0(sub_out[0]),
        .I1(B),
        .I2(RU_6_out_data_d[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b0_i_9__5
       (.I0(sub_out[18]),
        .I1(B),
        .I2(RU_6_out_data_d[18]),
        .O(A[18]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,out1_carry_n_1,out1_carry_n_2,out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,out1_carry__0_n_1,out1_carry__0_n_2,out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,out1_carry__1_n_1,out1_carry__1_n_2,out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i___1_carry_i_7__5),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry_i_7__5_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
