Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Apr 15 21:21:34 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_Adder_Wrapper_level2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 526 register/latch pins with no clock driven by root clock pin: en_5 (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[0]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[1]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[2]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[3]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[4]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_A/count_reg[5]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[0]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[1]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[2]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[3]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[4]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: instance_wrapper_level1/input_buffer_instance/bsi_mem_B/count_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.283        0.000                      0                  883        0.141        0.000                      0                  883       19.500        0.000                       0                  1327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        20.283        0.000                      0                  883        0.141        0.000                      0                  883       19.500        0.000                       0                  1327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.283ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.662ns  (logic 5.834ns (29.671%)  route 13.828ns (70.329%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.558     5.079    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X56Y20         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/Q
                         net (fo=4, routed)           1.182     6.740    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_A[0]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     7.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.988     8.023    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.157     8.180 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577     8.757    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.348     9.105 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.116    10.220    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X58Y30         LUT5 (Prop_lut5_I4_O)        0.361    10.581 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    11.376    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.355    11.731 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.804    12.535    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X58Y36         LUT5 (Prop_lut5_I4_O)        0.361    12.896 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.973    13.869    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X56Y39         LUT5 (Prop_lut5_I4_O)        0.351    14.220 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.603    14.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.357    15.179 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.607    15.786    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.327    16.113 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    16.938    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.356    17.294 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    18.261    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X54Y49         LUT5 (Prop_lut5_I4_O)        0.360    18.621 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.015    19.637    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X60Y52         LUT5 (Prop_lut5_I4_O)        0.360    19.997 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.446    20.443    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.327    20.770 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.058    21.828    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X57Y53         LUT5 (Prop_lut5_I4_O)        0.357    22.185 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    23.147    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X57Y56         LUT5 (Prop_lut5_I4_O)        0.357    23.504 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.910    24.414    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.327    24.741 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    24.741    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/p_2_out
    SLICE_X62Y58         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.508    44.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X62Y58         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    45.029    
                         clock uncertainty           -0.035    44.993    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.031    45.024    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -24.741    
  -------------------------------------------------------------------
                         slack                                 20.283    

Slack (MET) :             20.503ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.440ns  (logic 5.834ns (30.010%)  route 13.606ns (69.990%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.558     5.079    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X56Y20         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/Q
                         net (fo=4, routed)           1.182     6.740    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_A[0]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     7.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.988     8.023    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.157     8.180 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577     8.757    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.348     9.105 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.116    10.220    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X58Y30         LUT5 (Prop_lut5_I4_O)        0.361    10.581 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    11.376    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.355    11.731 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.804    12.535    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X58Y36         LUT5 (Prop_lut5_I4_O)        0.361    12.896 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.973    13.869    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X56Y39         LUT5 (Prop_lut5_I4_O)        0.351    14.220 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.603    14.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.357    15.179 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.607    15.786    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.327    16.113 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    16.938    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.356    17.294 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    18.261    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X54Y49         LUT5 (Prop_lut5_I4_O)        0.360    18.621 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.015    19.637    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X60Y52         LUT5 (Prop_lut5_I4_O)        0.360    19.997 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.446    20.443    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.327    20.770 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.058    21.828    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X57Y53         LUT5 (Prop_lut5_I4_O)        0.357    22.185 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    23.147    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X57Y56         LUT5 (Prop_lut5_I4_O)        0.357    23.504 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.688    24.192    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_31
    SLICE_X62Y58         LUT3 (Prop_lut3_I2_O)        0.327    24.519 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    24.519    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out[32]
    SLICE_X62Y58         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.508    44.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X62Y58         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    45.029    
                         clock uncertainty           -0.035    44.993    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.029    45.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.022    
                         arrival time                         -24.519    
  -------------------------------------------------------------------
                         slack                                 20.503    

Slack (MET) :             20.716ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.218ns  (logic 5.446ns (28.337%)  route 13.772ns (71.663%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.620     5.141    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/Q
                         net (fo=4, routed)           1.196     6.757    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_A[0]
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.056 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.767     7.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.940 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.078     9.019    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.356     9.375 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    10.337    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.357    10.694 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.585    11.279    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.327    11.606 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.961    12.568    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.153    12.721 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.724    13.444    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.326    13.770 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.679    14.449    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X57Y41         LUT5 (Prop_lut5_I4_O)        0.328    14.777 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.443    15.220    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.320    15.540 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.586    16.126    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.324    16.450 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.116    17.565    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X58Y48         LUT5 (Prop_lut5_I4_O)        0.361    17.926 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.976    18.903    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X62Y50         LUT5 (Prop_lut5_I4_O)        0.357    19.260 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.974    20.234    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.357    20.591 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.072    21.663    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.356    22.019 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.057    23.075    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.361    23.436 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.596    24.033    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X64Y55         LUT3 (Prop_lut3_I0_O)        0.327    24.360 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    24.360    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/p_2_out
    SLICE_X64Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.509    44.850    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X64Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    45.030    
                         clock uncertainty           -0.035    44.994    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.081    45.075    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.075    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 20.716    

Slack (MET) :             20.723ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 5.446ns (28.354%)  route 13.761ns (71.646%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.620     5.141    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[0][0]/Q
                         net (fo=4, routed)           1.196     6.757    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_A[0]
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.056 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.767     7.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.940 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.078     9.019    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.356     9.375 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    10.337    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.357    10.694 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.585    11.279    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.327    11.606 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.961    12.568    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.153    12.721 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.724    13.444    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.326    13.770 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.679    14.449    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X57Y41         LUT5 (Prop_lut5_I4_O)        0.328    14.777 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.443    15.220    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.320    15.540 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.586    16.126    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.324    16.450 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.116    17.565    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X58Y48         LUT5 (Prop_lut5_I4_O)        0.361    17.926 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.976    18.903    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X62Y50         LUT5 (Prop_lut5_I4_O)        0.357    19.260 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.974    20.234    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.357    20.591 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.072    21.663    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.356    22.019 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.057    23.075    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.361    23.436 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.585    24.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_31
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.327    24.349 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    24.349    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out[32]
    SLICE_X64Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.509    44.850    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X64Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    45.030    
                         clock uncertainty           -0.035    44.994    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.077    45.071    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.071    
                         arrival time                         -24.349    
  -------------------------------------------------------------------
                         slack                                 20.723    

Slack (MET) :             21.023ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.860ns  (logic 5.695ns (30.197%)  route 13.165ns (69.803%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.621     5.142    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X64Y22         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/Q
                         net (fo=2, routed)           0.994     6.614    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_in_A[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.295     6.909 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.575     7.484    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_3
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.120     7.604 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963     8.567    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_5
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.357     8.924 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.016     9.940    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_7
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.357    10.297 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    11.091    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_9
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.355    11.446 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.890    12.336    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_11
    SLICE_X59Y37         LUT5 (Prop_lut5_I4_O)        0.361    12.697 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.792    13.489    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_13
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.352    13.841 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.615    14.456    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_15
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.325    14.781 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.719    15.500    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_17
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.328    15.828 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.200    17.028    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_19
    SLICE_X57Y46         LUT5 (Prop_lut5_I4_O)        0.357    17.385 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.207    18.591    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_21
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.357    18.948 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.989    19.938    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_23
    SLICE_X62Y51         LUT5 (Prop_lut5_I4_O)        0.357    20.295 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.728    21.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_25
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.323    21.345 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.441    21.786    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_27
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.323    22.109 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.590    22.699    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_29
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.323    23.022 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.653    23.675    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X62Y56         LUT3 (Prop_lut3_I0_O)        0.327    24.002 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    24.002    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/p_2_out
    SLICE_X62Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.509    44.850    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/clock
    SLICE_X62Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    45.030    
                         clock uncertainty           -0.035    44.994    
    SLICE_X62Y56         FDRE (Setup_fdre_C_D)        0.031    45.025    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.025    
                         arrival time                         -24.002    
  -------------------------------------------------------------------
                         slack                                 21.023    

Slack (MET) :             21.101ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.832ns  (logic 5.711ns (30.326%)  route 13.121ns (69.674%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.618     5.139    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/Q
                         net (fo=3, routed)           0.703     6.261    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_B[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.297     6.558 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.889     7.447    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.153     7.600 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559     8.159    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.327     8.486 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.985     9.471    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.357     9.828 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.106    10.934    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.355    11.289 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    12.252    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.362    12.614 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    13.438    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.357    13.795 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    14.620    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X62Y41         LUT5 (Prop_lut5_I4_O)        0.357    14.977 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.824    15.801    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.357    16.158 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.966    17.125    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X62Y45         LUT5 (Prop_lut5_I4_O)        0.357    17.482 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.600    18.082    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X61Y48         LUT5 (Prop_lut5_I4_O)        0.323    18.405 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    18.982    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.323    19.305 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.633    19.937    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.320    20.257 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.017    21.275    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X55Y57         LUT5 (Prop_lut5_I4_O)        0.360    21.635 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.066    22.700    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.356    23.056 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.584    23.640    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.331    23.971 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.971    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/p_2_out
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.508    44.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    45.029    
                         clock uncertainty           -0.035    44.993    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.079    45.072    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.072    
                         arrival time                         -23.971    
  -------------------------------------------------------------------
                         slack                                 21.101    

Slack (MET) :             21.105ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.828ns  (logic 5.711ns (30.332%)  route 13.117ns (69.668%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.618     5.139    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/Q
                         net (fo=3, routed)           0.703     6.261    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_B[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.297     6.558 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.889     7.447    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.153     7.600 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559     8.159    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.327     8.486 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.985     9.471    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.357     9.828 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.106    10.934    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.355    11.289 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    12.252    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.362    12.614 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    13.438    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.357    13.795 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    14.620    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X62Y41         LUT5 (Prop_lut5_I4_O)        0.357    14.977 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.824    15.801    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.357    16.158 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.966    17.125    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X62Y45         LUT5 (Prop_lut5_I4_O)        0.357    17.482 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.600    18.082    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X61Y48         LUT5 (Prop_lut5_I4_O)        0.323    18.405 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577    18.982    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.323    19.305 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.633    19.937    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.320    20.257 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.017    21.275    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X55Y57         LUT5 (Prop_lut5_I4_O)        0.360    21.635 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.066    22.700    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.356    23.056 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.580    23.636    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_31
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.331    23.967 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.967    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out[32]
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.508    44.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    45.029    
                         clock uncertainty           -0.035    44.993    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.079    45.072    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.072    
                         arrival time                         -23.967    
  -------------------------------------------------------------------
                         slack                                 21.105    

Slack (MET) :             21.210ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 5.601ns (29.999%)  route 13.069ns (70.001%))
  Logic Levels:           16  (LUT3=2 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 44.784 - 40.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.558     5.079    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X56Y20         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][0]/Q
                         net (fo=4, routed)           1.182     6.740    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_A[0]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     7.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.988     8.023    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.157     8.180 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.577     8.757    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.348     9.105 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.116    10.220    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X58Y30         LUT5 (Prop_lut5_I4_O)        0.361    10.581 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    11.376    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.355    11.731 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.804    12.535    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X58Y36         LUT5 (Prop_lut5_I4_O)        0.361    12.896 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.973    13.869    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X56Y39         LUT5 (Prop_lut5_I4_O)        0.351    14.220 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.603    14.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.357    15.179 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.607    15.786    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.327    16.113 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    16.938    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.356    17.294 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    18.261    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X54Y49         LUT5 (Prop_lut5_I4_O)        0.360    18.621 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.015    19.637    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X60Y52         LUT5 (Prop_lut5_I4_O)        0.360    19.997 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.446    20.443    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.327    20.770 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.058    21.828    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X57Y53         LUT5 (Prop_lut5_I4_O)        0.357    22.185 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963    23.147    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.327    23.474 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[30].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.151    23.626    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[30].full_adder_inst/i_carry
    SLICE_X57Y56         LUT3 (Prop_lut3_I0_O)        0.124    23.750 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[30].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.750    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/p_5_out
    SLICE_X57Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.443    44.784    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X57Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[30]/C
                         clock pessimism              0.180    44.964    
                         clock uncertainty           -0.035    44.928    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031    44.959    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[30]
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -23.750    
  -------------------------------------------------------------------
                         slack                                 21.210    

Slack (MET) :             21.244ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 5.695ns (30.557%)  route 12.942ns (69.443%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.621     5.142    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X64Y22         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][2]/Q
                         net (fo=2, routed)           0.994     6.614    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_in_A[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.295     6.909 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.575     7.484    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_3
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.120     7.604 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.963     8.567    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_5
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.357     8.924 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.016     9.940    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_7
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.357    10.297 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.795    11.091    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_9
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.355    11.446 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.890    12.336    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_11
    SLICE_X59Y37         LUT5 (Prop_lut5_I4_O)        0.361    12.697 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.792    13.489    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_13
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.352    13.841 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.615    14.456    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_15
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.325    14.781 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.719    15.500    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_17
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.328    15.828 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.200    17.028    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_19
    SLICE_X57Y46         LUT5 (Prop_lut5_I4_O)        0.357    17.385 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.207    18.591    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_21
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.357    18.948 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.989    19.938    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_23
    SLICE_X62Y51         LUT5 (Prop_lut5_I4_O)        0.357    20.295 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.728    21.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_25
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.323    21.345 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.441    21.786    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_27
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.323    22.109 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.590    22.699    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_29
    SLICE_X62Y55         LUT5 (Prop_lut5_I4_O)        0.323    23.022 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.430    23.453    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/w_C_31
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.327    23.780 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.780    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out[32]
    SLICE_X62Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.509    44.850    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/clock
    SLICE_X62Y56         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    45.030    
                         clock uncertainty           -0.035    44.994    
    SLICE_X62Y56         FDRE (Setup_fdre_C_D)        0.029    45.023    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.023    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 21.244    

Slack (MET) :             21.281ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.647ns  (logic 5.621ns (30.144%)  route 13.026ns (69.856%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.621     5.142    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X64Y22         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][1]/Q
                         net (fo=3, routed)           0.810     6.471    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_in_B[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.020     7.615    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_3
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.154     7.769 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.974     8.743    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_5
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.356     9.099 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    10.065    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_7
    SLICE_X64Y30         LUT5 (Prop_lut5_I4_O)        0.360    10.425 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.816    11.241    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_9
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.357    11.598 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.959    12.557    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_11
    SLICE_X62Y36         LUT5 (Prop_lut5_I4_O)        0.378    12.935 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.793    13.729    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_13
    SLICE_X64Y40         LUT5 (Prop_lut5_I4_O)        0.320    14.049 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.443    14.492    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_15
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.324    14.816 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    15.788    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_17
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.361    16.149 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    17.115    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_19
    SLICE_X62Y46         LUT5 (Prop_lut5_I4_O)        0.357    17.472 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.825    18.297    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_21
    SLICE_X62Y48         LUT5 (Prop_lut5_I4_O)        0.357    18.654 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.799    19.453    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_23
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.320    19.773 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.583    20.356    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_25
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.327    20.683 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.723    21.406    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_27
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.726 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.064    22.790    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_29
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.361    23.151 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.312    23.463    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_31
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.327    23.790 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.790    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out[32]
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        1.508    44.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/clock
    SLICE_X64Y57         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    45.029    
                         clock uncertainty           -0.035    44.993    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.077    45.070    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.070    
                         arrival time                         -23.790    
  -------------------------------------------------------------------
                         slack                                 21.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.565     1.448    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X55Y40         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/Q
                         net (fo=1, routed)           0.113     1.702    instance_wrapper_level1/CLA_Adder_Top_instance/B[2][15]
    SLICE_X56Y40         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.836     1.963    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X56Y40         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.076     1.561    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.581     1.464    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X61Y24         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][0]/Q
                         net (fo=1, routed)           0.113     1.718    instance_wrapper_level1/CLA_Adder_Top_instance/B[1][0]
    SLICE_X62Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.851     1.978    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.076     1.576    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.592     1.475    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X61Y56         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][30]/Q
                         net (fo=1, routed)           0.113     1.729    instance_wrapper_level1/CLA_Adder_Top_instance/A[3][30]
    SLICE_X62Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.863     1.991    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][30]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.071     1.584    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][30]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.267%)  route 0.119ns (45.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.592     1.475    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X61Y56         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][29]/Q
                         net (fo=1, routed)           0.119     1.735    instance_wrapper_level1/CLA_Adder_Top_instance/A[3][29]
    SLICE_X62Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.863     1.991    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y55         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][29]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075     1.588    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.593     1.476    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X61Y52         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[3][23]/Q
                         net (fo=1, routed)           0.114     1.731    instance_wrapper_level1/CLA_Adder_Top_instance/B[3][23]
    SLICE_X62Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.864     1.992    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[3][23]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.070     1.584    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.581     1.464    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X61Y24         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[1][2]/Q
                         net (fo=1, routed)           0.099     1.704    instance_wrapper_level1/CLA_Adder_Top_instance/B[1][2]
    SLICE_X59Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.849     1.976    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X59Y23         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.076     1.554    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.582     1.465    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X65Y24         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[7][1]/Q
                         net (fo=1, routed)           0.101     1.707    instance_wrapper_level1/CLA_Adder_Top_instance/B[7][1]
    SLICE_X62Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.850     1.977    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X62Y24         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.076     1.554    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.564     1.447    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X54Y39         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][13]/Q
                         net (fo=1, routed)           0.049     1.660    instance_wrapper_level1/CLA_Adder_Top_instance/B[2][13]
    SLICE_X55Y39         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.835     1.962    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X55Y39         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][13]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.047     1.507    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.595     1.478    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X61Y49         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/Q
                         net (fo=1, routed)           0.100     1.719    instance_wrapper_level1/CLA_Adder_Top_instance/A[3][22]
    SLICE_X58Y49         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.865     1.992    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X58Y49         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][22]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.071     1.565    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.596     1.479    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X65Y48         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/Q
                         net (fo=1, routed)           0.101     1.721    instance_wrapper_level1/CLA_Adder_Top_instance/A[6][22]
    SLICE_X63Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1326, routed)        0.867     1.994    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X63Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][22]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.071     1.566    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][22]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y22   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y45   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][20]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y47   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][21]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y47   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][22]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y51   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][23]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y51   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][24]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y51   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][25]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y51   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][26]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y55   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X62Y40   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X62Y40   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y42   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y42   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X62Y40   instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].inst_2/data_out_from_R0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X62Y40   instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].inst_2/data_out_from_R0_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y42   instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].inst_2/data_out_from_R0_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y42   instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].inst_2/data_out_from_R0_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y40   instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[7][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y40   instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[7][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X58Y22   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X58Y27   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X58Y27   instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[4][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X59Y23   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X59Y23   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X64Y23   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y35   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X63Y35   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X64Y22   instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[6][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X59Y23   instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].inst_2/data_out_from_R0_reg[2]/C



