

================================================================
== Vivado HLS Report for 'axis_to_ddr_writer'
================================================================
* Date:           Mon Mar  8 17:40:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AXIS_TO_DDR_WRITER_AXILITE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |     ?|     ?|      4618|          -|          -|     ?|    no    |
        | + Loop 1.1                         |  4096|  4096|         1|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |   513|   513|         3|          1|          1|   512|    yes   |
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 6 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V), !map !66"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !72"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !78"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !82"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !92"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !96"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !100"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !104"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @axis_to_ddr_writer_s) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Operation 26 'read' 'update_intr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Operation 27 'read' 'frame_buffer_number_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Operation 28 'read' 'frame_buffer_offset_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Operation 29 'read' 'frame_buffer_dim_rea' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Operation 30 'read' 'base_address_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%buffer = alloca [512 x i64], align 16" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:47]   --->   Operation 31 'alloca' 'buffer' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:9]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:10]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:11]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:12]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:13]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:14]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:24]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:25]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:26]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:27]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:48]   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:53]   --->   Operation 43 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @frame_count_inner, i32 1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:56]   --->   Operation 44 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%t_V = load i8* @inner_index_V, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:59]   --->   Operation 45 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %frame_index_V, i8 %t_V)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:59]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:62]   --->   Operation 47 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:64]   --->   Operation 48 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:66]   --->   Operation 49 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i29* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:68]   --->   Operation 50 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %update_intr_read, label %0, label %._crit_edge138" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:73]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:76]   --->   Operation 52 'store' <Predicate = (update_intr_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i8 %frame_buffer_number_s, i8* @FRAME_BUFFER_NUMBER_r, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:77]   --->   Operation 53 'store' <Predicate = (update_intr_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:78]   --->   Operation 54 'store' <Predicate = (update_intr_read)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:79]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (update_intr_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i29 %trunc_ln, i29* @BASE_ADDRESS_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:79]   --->   Operation 56 'store' <Predicate = (update_intr_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge138" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:80]   --->   Operation 57 'br' <Predicate = (update_intr_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 58 'load' 'FRAME_OFFSET_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %t_V to i35" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 59 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i32 %FRAME_OFFSET_load to i35" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 60 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (6.91ns)   --->   "%ret_V = mul i35 %zext_ln215_1, %zext_ln215" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 61 'mul' 'ret_V' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 62 [1/2] (6.91ns)   --->   "%ret_V = mul i35 %zext_ln215_1, %zext_ln215" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 62 'mul' 'ret_V' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %ret_V, i32 3, i32 34)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 63 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i29* @BASE_ADDRESS_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 64 'load' 'BASE_ADDRESS_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i29 %BASE_ADDRESS_load to i32" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 65 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%offset = add i32 %zext_ln84, %trunc_ln1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:84]   --->   Operation 66 'add' 'offset' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "br label %1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.82>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%offset_0 = phi i32 [ %offset, %._crit_edge138 ], [ %offset_1, %memcpy.tail ]"   --->   Operation 68 'phi' 'offset_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%idx_0 = phi i32 [ 0, %._crit_edge138 ], [ %idx, %memcpy.tail ]"   --->   Operation 69 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 70 'load' 'FRAME_BUFFER_DIM_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i20 %lshr_ln to i32" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 72 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp ult i32 %idx_0, %zext_ln91" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 73 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%idx = add nsw i32 %idx_0, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 74 'add' 'idx' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.preheader.preheader, label %._crit_edge139" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 76 'br' <Predicate = (icmp_ln91)> <Delay = 1.76>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i8* @FRAME_BUFFER_NUMBER_r, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 77 'load' 'FRAME_BUFFER_NUMBER_s' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %FRAME_BUFFER_NUMBER_s to i9" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 78 'zext' 'zext_ln145' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln145 = add i9 %zext_ln145, -1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 79 'add' 'add_ln145' <Predicate = (!icmp_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i8 %t_V to i9" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 80 'zext' 'zext_ln879' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.66ns)   --->   "%icmp_ln879 = icmp eq i9 %zext_ln879, %add_ln145" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 81 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln91)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln700 = add i8 %t_V, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:151]   --->   Operation 82 'add' 'add_ln700' <Predicate = (!icmp_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.24ns)   --->   "%select_ln145 = select i1 %icmp_ln879, i8 0, i8 %add_ln700" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]   --->   Operation 83 'select' 'select_ln145' <Predicate = (!icmp_ln91)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %select_ln145, i8* @inner_index_V, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:147]   --->   Operation 84 'store' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%frame_count_inner_lo = load i32* @frame_count_inner, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:159]   --->   Operation 85 'load' 'frame_count_inner_lo' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln159 = add nsw i32 %frame_count_inner_lo, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:159]   --->   Operation 86 'add' 'add_ln159' <Predicate = (!icmp_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %add_ln159, i32* @frame_count_inner, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:159]   --->   Operation 87 'store' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %add_ln159)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:160]   --->   Operation 88 'write' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:162]   --->   Operation 89 'ret' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.67>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln98, %ifFalse ], [ 0, %.preheader.preheader ]" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %select_ln98, %ifFalse ], [ 0, %.preheader.preheader ]" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%temp_0 = phi i64 [ %temp_1, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'temp_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 93 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (2.09ns)   --->   "%icmp_ln98 = icmp eq i13 %indvar_flatten, -4096" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.67ns)   --->   "%add_ln98 = add i13 %indvar_flatten, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 95 'add' 'add_ln98' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %2, label %hls_label_0" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln98_1 = add i10 %j_0, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 98 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.30ns)   --->   "%icmp_ln106 = icmp eq i4 %i_0, -8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 99 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln98)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.68ns)   --->   "%select_ln98 = select i1 %icmp_ln106, i10 %add_ln98_1, i10 %j_0" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:98]   --->   Operation 100 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:107]   --->   Operation 101 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:123]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:124]   --->   Operation 103 'read' 'tmp' <Predicate = (!icmp_ln98)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %temp_0, i32 8, i32 63)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:129]   --->   Operation 104 'partselect' 'tmp_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.94ns)   --->   "%temp = select i1 %icmp_ln106, i56 0, i56 %tmp_3" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 105 'select' 'temp' <Predicate = (!icmp_ln98)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%temp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp, i56 %temp)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:130]   --->   Operation 106 'bitconcatenate' 'temp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:134]   --->   Operation 107 'specregionend' 'empty_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln106 = add i4 %i_0, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 108 'add' 'add_ln106' <Predicate = (!icmp_ln98)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.02ns)   --->   "%i = select i1 %icmp_ln106, i4 1, i4 %add_ln106" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 109 'select' 'i' <Predicate = (!icmp_ln98)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.30ns)   --->   "%icmp_ln106_1 = icmp eq i4 %i, -8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 110 'icmp' 'icmp_ln106_1' <Predicate = (!icmp_ln98)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106_1, label %ifTrue, label %ifFalse" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]   --->   Operation 111 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i10 %select_ln98 to i64" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:135]   --->   Operation 112 'zext' 'zext_ln135' <Predicate = (!icmp_ln98 & icmp_ln106_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [512 x i64]* %buffer, i64 0, i64 %zext_ln135" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:135]   --->   Operation 113 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln98 & icmp_ln106_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.25ns)   --->   "store i64 %temp_1, i64* %buffer_addr, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:135]   --->   Operation 114 'store' <Predicate = (!icmp_ln98 & icmp_ln106_1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 115 'br' <Predicate = (!icmp_ln98 & icmp_ln106_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 116 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i32 %offset_0 to i64" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 117 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %sext_ln139" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 118 'getelementptr' 'base_ddr_addr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 119 'writereq' 'base_ddr_addr_addr_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%phi_ln139 = phi i10 [ 0, %2 ], [ %add_ln139, %burstwrite.region ]" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 121 'phi' 'phi_ln139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln139 = icmp eq i10 %phi_ln139, -512" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 122 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 123 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln139 = add i10 %phi_ln139, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 124 'add' 'add_ln139' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %memcpy.tail, label %burstwrite.region" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i10 %phi_ln139 to i64" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 126 'zext' 'zext_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %zext_ln139" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 127 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 128 'load' 'buffer_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 129 [1/2] (3.25ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 129 'load' 'buffer_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 130 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 131 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_base_ddr_a) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 132 'specloopname' 'empty_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %base_ddr_addr_addr, i64 %buffer_load, i8 -1)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 133 'write' <Predicate = (!icmp_ln139)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 134 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 135 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.00>
ST_11 : Operation 136 [5/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 136 'writeresp' 'base_ddr_addr_addr_1_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [1/1] (2.55ns)   --->   "%offset_1 = add i32 %offset_0, 512" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:141]   --->   Operation 137 'add' 'offset_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.00>
ST_12 : Operation 138 [4/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 138 'writeresp' 'base_ddr_addr_addr_1_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.00>
ST_13 : Operation 139 [3/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 139 'writeresp' 'base_ddr_addr_addr_1_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.00>
ST_14 : Operation 140 [2/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 140 'writeresp' 'base_ddr_addr_addr_1_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.00>
ST_15 : Operation 141 [1/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:139]   --->   Operation 141 'writeresp' 'base_ddr_addr_addr_1_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:91]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000]
update_intr_read       (read             ) [ 0100000000000000]
frame_buffer_number_s  (read             ) [ 0000000000000000]
frame_buffer_offset_s  (read             ) [ 0000000000000000]
frame_buffer_dim_rea   (read             ) [ 0000000000000000]
base_address_read      (read             ) [ 0000000000000000]
buffer                 (alloca           ) [ 0011111111111111]
specinterface_ln9      (specinterface    ) [ 0000000000000000]
specinterface_ln10     (specinterface    ) [ 0000000000000000]
specinterface_ln11     (specinterface    ) [ 0000000000000000]
specinterface_ln12     (specinterface    ) [ 0000000000000000]
specinterface_ln13     (specinterface    ) [ 0000000000000000]
specinterface_ln14     (specinterface    ) [ 0000000000000000]
specinterface_ln24     (specinterface    ) [ 0000000000000000]
specinterface_ln25     (specinterface    ) [ 0000000000000000]
specinterface_ln26     (specinterface    ) [ 0000000000000000]
specinterface_ln27     (specinterface    ) [ 0000000000000000]
specmemcore_ln48       (specmemcore      ) [ 0000000000000000]
specreset_ln53         (specreset        ) [ 0000000000000000]
specreset_ln56         (specreset        ) [ 0000000000000000]
t_V                    (load             ) [ 0011111111111111]
write_ln59             (write            ) [ 0000000000000000]
specreset_ln62         (specreset        ) [ 0000000000000000]
specreset_ln64         (specreset        ) [ 0000000000000000]
specreset_ln66         (specreset        ) [ 0000000000000000]
specreset_ln68         (specreset        ) [ 0000000000000000]
br_ln73                (br               ) [ 0000000000000000]
store_ln76             (store            ) [ 0000000000000000]
store_ln77             (store            ) [ 0000000000000000]
store_ln78             (store            ) [ 0000000000000000]
trunc_ln               (partselect       ) [ 0000000000000000]
store_ln79             (store            ) [ 0000000000000000]
br_ln80                (br               ) [ 0000000000000000]
FRAME_OFFSET_load      (load             ) [ 0000000000000000]
zext_ln215             (zext             ) [ 0001000000000000]
zext_ln215_1           (zext             ) [ 0001000000000000]
ret_V                  (mul              ) [ 0000000000000000]
trunc_ln1              (partselect       ) [ 0000100000000000]
BASE_ADDRESS_load      (load             ) [ 0000000000000000]
zext_ln84              (zext             ) [ 0000000000000000]
offset                 (add              ) [ 0000111111111111]
br_ln91                (br               ) [ 0000111111111111]
offset_0               (phi              ) [ 0000011111110000]
idx_0                  (phi              ) [ 0000010000000000]
FRAME_BUFFER_DIM_loa   (load             ) [ 0000000000000000]
lshr_ln                (partselect       ) [ 0000000000000000]
zext_ln91              (zext             ) [ 0000000000000000]
icmp_ln91              (icmp             ) [ 0000011111111111]
idx                    (add              ) [ 0000111111111111]
br_ln91                (br               ) [ 0000000000000000]
br_ln98                (br               ) [ 0000011111111111]
FRAME_BUFFER_NUMBER_s  (load             ) [ 0000000000000000]
zext_ln145             (zext             ) [ 0000000000000000]
add_ln145              (add              ) [ 0000000000000000]
zext_ln879             (zext             ) [ 0000000000000000]
icmp_ln879             (icmp             ) [ 0000000000000000]
add_ln700              (add              ) [ 0000000000000000]
select_ln145           (select           ) [ 0000000000000000]
store_ln147            (store            ) [ 0000000000000000]
frame_count_inner_lo   (load             ) [ 0000000000000000]
add_ln159              (add              ) [ 0000000000000000]
store_ln159            (store            ) [ 0000000000000000]
write_ln160            (write            ) [ 0000000000000000]
ret_ln162              (ret              ) [ 0000000000000000]
indvar_flatten         (phi              ) [ 0000001000000000]
j_0                    (phi              ) [ 0000001000000000]
temp_0                 (phi              ) [ 0000001000000000]
i_0                    (phi              ) [ 0000001000000000]
icmp_ln98              (icmp             ) [ 0000011111111111]
add_ln98               (add              ) [ 0000011111111111]
br_ln98                (br               ) [ 0000000000000000]
empty                  (speclooptripcount) [ 0000000000000000]
add_ln98_1             (add              ) [ 0000000000000000]
icmp_ln106             (icmp             ) [ 0000000000000000]
select_ln98            (select           ) [ 0000011111111111]
tmp_2                  (specregionbegin  ) [ 0000000000000000]
specpipeline_ln123     (specpipeline     ) [ 0000000000000000]
tmp                    (read             ) [ 0000000000000000]
tmp_3                  (partselect       ) [ 0000000000000000]
temp                   (select           ) [ 0000000000000000]
temp_1                 (bitconcatenate   ) [ 0000011111111111]
empty_9                (specregionend    ) [ 0000000000000000]
add_ln106              (add              ) [ 0000000000000000]
i                      (select           ) [ 0000011111111111]
icmp_ln106_1           (icmp             ) [ 0000011111111111]
br_ln106               (br               ) [ 0000000000000000]
zext_ln135             (zext             ) [ 0000000000000000]
buffer_addr            (getelementptr    ) [ 0000000000000000]
store_ln135            (store            ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000011111111111]
sext_ln139             (sext             ) [ 0000000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 0000000011111111]
base_ddr_addr_addr_1   (writereq         ) [ 0000000000000000]
br_ln139               (br               ) [ 0000011111111111]
phi_ln139              (phi              ) [ 0000000010000000]
icmp_ln139             (icmp             ) [ 0000011111111111]
empty_10               (speclooptripcount) [ 0000000000000000]
add_ln139              (add              ) [ 0000011111111111]
br_ln139               (br               ) [ 0000000000000000]
zext_ln139             (zext             ) [ 0000000000000000]
buffer_addr_1          (getelementptr    ) [ 0000000011000000]
buffer_load            (load             ) [ 0000000010100000]
burstwrite_rbegin      (specregionbegin  ) [ 0000000000000000]
specpipeline_ln139     (specpipeline     ) [ 0000000000000000]
empty_11               (specloopname     ) [ 0000000000000000]
write_ln139            (write            ) [ 0000000000000000]
burstwrite_rend        (specregionend    ) [ 0000000000000000]
br_ln139               (br               ) [ 0000011111111111]
offset_1               (add              ) [ 0000110000001111]
base_ddr_addr_addr_1_1 (writeresp        ) [ 0000000000000000]
br_ln91                (br               ) [ 0000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="base_address">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="update_intr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame_count_inner">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_ddr_writer_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="buffer_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="update_intr_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="frame_buffer_number_s_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="frame_buffer_offset_s_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="frame_buffer_dim_rea_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="base_address_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln59_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln160_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="base_ddr_addr_addr_1/7 base_ddr_addr_addr_1_1/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln139_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="3"/>
<pin id="226" dir="0" index="2" bw="64" slack="1"/>
<pin id="227" dir="0" index="3" bw="1" slack="0"/>
<pin id="228" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buffer_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="9" slack="0"/>
<pin id="244" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="64" slack="1"/>
<pin id="246" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln135/6 buffer_load/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buffer_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/8 "/>
</bind>
</comp>

<comp id="255" class="1005" name="offset_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="offset_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="offset_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset_0/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="idx_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="idx_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_0/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="13" slack="1"/>
<pin id="278" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="j_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/6 "/>
</bind>
</comp>

<comp id="298" class="1005" name="temp_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="temp_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_0/6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_ln139_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln139 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_ln139_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="10" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln139/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="t_V_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln76_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln77_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln78_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="29" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln79_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="29" slack="0"/>
<pin id="366" dir="0" index="1" bw="29" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="FRAME_OFFSET_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln215_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln215_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="35" slack="0"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="BASE_ADDRESS_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="29" slack="0"/>
<pin id="399" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln84_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="29" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="offset_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="29" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="lshr_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="20" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="6" slack="0"/>
<pin id="419" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln91_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="20" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln91_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="20" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="idx_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln145_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln145_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln879_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="4"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln879_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln700_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="4"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln145_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln147_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="frame_count_inner_lo_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_lo/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln159_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln159_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln98_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="13" slack="0"/>
<pin id="501" dir="0" index="1" bw="13" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln98_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln98_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln106_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln98_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="10" slack="0"/>
<pin id="526" dir="0" index="2" bw="10" slack="0"/>
<pin id="527" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="56" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="temp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="56" slack="0"/>
<pin id="545" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="temp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="56" slack="0"/>
<pin id="553" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp_1/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln106_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln106_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106_1/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln135_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln139_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="base_ddr_addr_addr_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln139_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln139_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln139_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="offset_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="4"/>
<pin id="613" dir="0" index="1" bw="11" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/11 "/>
</bind>
</comp>

<comp id="620" class="1005" name="t_V_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln215_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="35" slack="1"/>
<pin id="629" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln215_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="35" slack="1"/>
<pin id="634" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="trunc_ln1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="offset_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp_ln91_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="651" class="1005" name="idx_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="659" class="1005" name="add_ln98_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="0"/>
<pin id="661" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="664" class="1005" name="select_ln98_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln98 "/>
</bind>
</comp>

<comp id="669" class="1005" name="temp_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="i_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="682" class="1005" name="base_ddr_addr_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="2"/>
<pin id="684" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="icmp_ln139_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln139_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="697" class="1005" name="buffer_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="1"/>
<pin id="699" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="buffer_load_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="707" class="1005" name="offset_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="74" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="96" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="124" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="140" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="142" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="156" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="158" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="231"><net_src comp="160" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="237"><net_src comp="102" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="247"><net_src comp="232" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="253"><net_src comp="102" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="264"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="98" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="100" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="102" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="104" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="340"><net_src comp="184" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="172" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="178" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="190" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="78" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="269" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="269" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="448" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="457" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="94" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="18" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="280" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="106" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="280" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="108" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="291" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="114" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="313" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="116" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="511" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="291" pin="4"/><net_sink comp="523" pin=2"/></net>

<net id="537"><net_src comp="126" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="302" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="128" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="130" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="517" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="132" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="531" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="134" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="210" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="541" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="3"/><net_sink comp="238" pin=4"/></net>

<net id="562"><net_src comp="313" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="138" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="517" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="138" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="116" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="523" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="586"><net_src comp="255" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="2" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="587" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="598"><net_src comp="324" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="144" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="324" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="324" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="615"><net_src comp="255" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="142" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="331" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="630"><net_src comp="374" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="635"><net_src comp="377" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="640"><net_src comp="387" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="645"><net_src comp="405" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="650"><net_src comp="428" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="434" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="662"><net_src comp="505" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="667"><net_src comp="523" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="672"><net_src comp="549" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="677"><net_src comp="564" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="685"><net_src comp="587" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="691"><net_src comp="594" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="600" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="700"><net_src comp="248" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="705"><net_src comp="238" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="710"><net_src comp="611" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="258" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_ddr_addr | {7 10 11 12 13 14 15 }
	Port: frame_index_V | {1 }
	Port: frame_count | {5 }
	Port: inner_index_V | {5 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: FRAME_OFFSET | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: frame_count_inner | {5 }
 - Input state : 
	Port: axis_to_ddr_writer : inputStream_V | {6 }
	Port: axis_to_ddr_writer : base_address | {1 }
	Port: axis_to_ddr_writer : frame_buffer_dim | {1 }
	Port: axis_to_ddr_writer : frame_buffer_offset | {1 }
	Port: axis_to_ddr_writer : frame_buffer_number | {1 }
	Port: axis_to_ddr_writer : update_intr | {1 }
	Port: axis_to_ddr_writer : inner_index_V | {1 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_DIM_r | {5 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_NUMBER_r | {5 }
	Port: axis_to_ddr_writer : FRAME_OFFSET | {2 }
	Port: axis_to_ddr_writer : BASE_ADDRESS_r | {4 }
	Port: axis_to_ddr_writer : frame_count_inner | {5 }
  - Chain level:
	State 1
		specmemcore_ln48 : 1
		write_ln59 : 1
		store_ln79 : 1
	State 2
		zext_ln215_1 : 1
		ret_V : 2
	State 3
		trunc_ln1 : 1
	State 4
		zext_ln84 : 1
		offset : 2
	State 5
		lshr_ln : 1
		zext_ln91 : 2
		icmp_ln91 : 3
		idx : 1
		br_ln91 : 4
		zext_ln145 : 1
		add_ln145 : 2
		icmp_ln879 : 3
		select_ln145 : 4
		store_ln147 : 5
		add_ln159 : 1
		store_ln159 : 2
		write_ln160 : 2
	State 6
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		add_ln98_1 : 1
		icmp_ln106 : 1
		select_ln98 : 2
		tmp_3 : 1
		temp : 2
		temp_1 : 3
		empty_9 : 1
		add_ln106 : 1
		i : 2
		icmp_ln106_1 : 3
		br_ln106 : 4
		zext_ln135 : 3
		buffer_addr : 4
		store_ln135 : 5
	State 7
		base_ddr_addr_addr : 1
		base_ddr_addr_addr_1 : 2
	State 8
		icmp_ln139 : 1
		add_ln139 : 1
		br_ln139 : 2
		zext_ln139 : 1
		buffer_addr_1 : 2
		buffer_load : 3
	State 9
	State 10
		burstwrite_rend : 1
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |           offset_fu_405           |    0    |    0    |    39   |
|          |             idx_fu_434            |    0    |    0    |    39   |
|          |          add_ln145_fu_448         |    0    |    0    |    15   |
|          |          add_ln700_fu_463         |    0    |    0    |    15   |
|    add   |          add_ln159_fu_486         |    0    |    0    |    39   |
|          |          add_ln98_fu_505          |    0    |    0    |    17   |
|          |         add_ln98_1_fu_511         |    0    |    0    |    14   |
|          |          add_ln106_fu_558         |    0    |    0    |    13   |
|          |          add_ln139_fu_600         |    0    |    0    |    14   |
|          |          offset_1_fu_611          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_381            |    2    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln145_fu_468        |    0    |    0    |    8    |
|  select  |         select_ln98_fu_523        |    0    |    0    |    10   |
|          |            temp_fu_541            |    0    |    0    |    56   |
|          |              i_fu_564             |    0    |    0    |    4    |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln91_fu_428         |    0    |    0    |    18   |
|          |         icmp_ln879_fu_457         |    0    |    0    |    13   |
|   icmp   |          icmp_ln98_fu_499         |    0    |    0    |    13   |
|          |         icmp_ln106_fu_517         |    0    |    0    |    9    |
|          |        icmp_ln106_1_fu_572        |    0    |    0    |    9    |
|          |         icmp_ln139_fu_594         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_166   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_172 |    0    |    0    |    0    |
|   read   | frame_buffer_offset_s_read_fu_178 |    0    |    0    |    0    |
|          |  frame_buffer_dim_rea_read_fu_184 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_190   |    0    |    0    |    0    |
|          |          tmp_read_fu_210          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      write_ln59_write_fu_196      |    0    |    0    |    0    |
|   write  |      write_ln160_write_fu_203     |    0    |    0    |    0    |
|          |      write_ln139_write_fu_223     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_216       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          trunc_ln_fu_354          |    0    |    0    |    0    |
|partselect|          trunc_ln1_fu_387         |    0    |    0    |    0    |
|          |           lshr_ln_fu_414          |    0    |    0    |    0    |
|          |            tmp_3_fu_531           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln215_fu_374         |    0    |    0    |    0    |
|          |        zext_ln215_1_fu_377        |    0    |    0    |    0    |
|          |          zext_ln84_fu_401         |    0    |    0    |    0    |
|   zext   |          zext_ln91_fu_424         |    0    |    0    |    0    |
|          |         zext_ln145_fu_444         |    0    |    0    |    0    |
|          |         zext_ln879_fu_454         |    0    |    0    |    0    |
|          |         zext_ln135_fu_578         |    0    |    0    |    0    |
|          |         zext_ln139_fu_606         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           temp_1_fu_549           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         sext_ln139_fu_583         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |   165   |   447   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|buffer|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln139_reg_692    |   10   |
|     add_ln98_reg_659     |   13   |
|base_ddr_addr_addr_reg_682|   64   |
|   buffer_addr_1_reg_697  |    9   |
|    buffer_load_reg_702   |   64   |
|        i_0_reg_309       |    4   |
|         i_reg_674        |    4   |
|    icmp_ln139_reg_688    |    1   |
|     icmp_ln91_reg_647    |    1   |
|       idx_0_reg_265      |   32   |
|        idx_reg_651       |   32   |
|  indvar_flatten_reg_276  |   13   |
|        j_0_reg_287       |   10   |
|     offset_0_reg_255     |   32   |
|     offset_1_reg_707     |   32   |
|      offset_reg_642      |   32   |
|     phi_ln139_reg_320    |   10   |
|    select_ln98_reg_664   |   10   |
|        t_V_reg_620       |    8   |
|      temp_0_reg_298      |   64   |
|      temp_1_reg_669      |   64   |
|     trunc_ln1_reg_637    |   32   |
|   zext_ln215_1_reg_632   |   35   |
|    zext_ln215_reg_627    |   35   |
+--------------------------+--------+
|           Total          |   611  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_216 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_238  |  p0  |   2  |   9  |   18   ||    9    |
|      grp_fu_381      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_381      |  p1  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   228  ||  8.845  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   165  |   447  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   611  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    8   |   776  |   483  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
