TimeQuest Timing Analyzer report for de0_nano_system
Mon Feb 22 14:03:23 2016
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #4: Typical MTBF is n/a Years
 36. Synchronizer Chain #5: Typical MTBF is n/a Years
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. MTBF Summary
 62. Synchronizer Summary
 63. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #4: Typical MTBF is n/a Years
 67. Synchronizer Chain #5: Typical MTBF is n/a Years
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 75. Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Output Enable Times
 88. Minimum Output Enable Times
 89. Output Disable Times
 90. Minimum Output Disable Times
 91. MTBF Summary
 92. Synchronizer Summary
 93. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #4: Typical MTBF is n/a Years
 97. Synchronizer Chain #5: Typical MTBF is n/a Years
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Board Trace Model Assignments
104. Input Transition Times
105. Signal Integrity Metrics (Slow 1200mv 0c Model)
106. Signal Integrity Metrics (Slow 1200mv 85c Model)
107. Signal Integrity Metrics (Fast 1200mv 0c Model)
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; de0_nano_system                                                  ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE22F17C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  28.6%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; de0_nano_system.sdc                                     ; OK     ; Mon Feb 22 14:03:17 2016 ;
; system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Feb 22 14:03:17 2016 ;
; system/synthesis/submodules/system_cpu.sdc              ; OK     ; Mon Feb 22 14:03:17 2016 ;
+---------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] } ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.500 ; 3.500  ; 50.00      ; 1         ; 2           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] } ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 118.88 MHz ; 118.88 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 382.85 MHz ; 382.85 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.588  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.388 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.292 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.361 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.060 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.415 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.694  ; 0.000         ;
; CLOCK_50                                                 ; 9.747  ; 0.000         ;
; altera_reserved_tck                                      ; 49.542 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.747 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.588 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.352      ;
; 1.590 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.350      ;
; 1.595 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.345      ;
; 1.597 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.343      ;
; 1.599 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.691      ;
; 1.601 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.689      ;
; 1.636 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.296      ;
; 1.636 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.296      ;
; 1.636 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.296      ;
; 1.638 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.294      ;
; 1.638 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.294      ;
; 1.638 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.294      ;
; 1.663 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.277      ;
; 1.669 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.271      ;
; 1.670 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.270      ;
; 1.674 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.616      ;
; 1.676 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.264      ;
; 1.679 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.261      ;
; 1.680 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.610      ;
; 1.686 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.254      ;
; 1.690 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.600      ;
; 1.702 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.245      ;
; 1.704 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.243      ;
; 1.711 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.221      ;
; 1.711 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.221      ;
; 1.711 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.221      ;
; 1.713 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.234      ;
; 1.714 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.218      ;
; 1.715 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.232      ;
; 1.716 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.216      ;
; 1.717 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.215      ;
; 1.717 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.215      ;
; 1.717 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.215      ;
; 1.721 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.211      ;
; 1.721 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.211      ;
; 1.723 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.209      ;
; 1.723 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.209      ;
; 1.727 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.205      ;
; 1.727 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.205      ;
; 1.727 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.205      ;
; 1.752 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.188      ;
; 1.759 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.181      ;
; 1.763 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.527      ;
; 1.768 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.179      ;
; 1.774 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.173      ;
; 1.780 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.152      ;
; 1.786 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.146      ;
; 1.787 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.145      ;
; 1.787 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.145      ;
; 1.788 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.159      ;
; 1.789 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.151      ;
; 1.791 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.149      ;
; 1.792 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.148      ;
; 1.793 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.139      ;
; 1.793 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.139      ;
; 1.793 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.154      ;
; 1.794 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.146      ;
; 1.794 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.153      ;
; 1.800 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.132      ;
; 1.800 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.132      ;
; 1.800 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.132      ;
; 1.804 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.143      ;
; 1.805 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.127      ;
; 1.812 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.120      ;
; 1.812 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.120      ;
; 1.813 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[2]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.133      ;
; 1.815 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[2]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.131      ;
; 1.818 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[10]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.128      ;
; 1.820 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[10]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.126      ;
; 1.849 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.091      ;
; 1.854 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.086      ;
; 1.856 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.084      ;
; 1.856 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[12]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.091      ;
; 1.858 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[12]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.089      ;
; 1.860 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.430      ;
; 1.861 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.079      ;
; 1.864 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.076      ;
; 1.865 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 8.425      ;
; 1.866 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.081      ;
; 1.867 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.073      ;
; 1.868 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[37]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.067      ;
; 1.868 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[38]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.067      ;
; 1.868 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[39]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.067      ;
; 1.870 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.070      ;
; 1.870 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[37]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.065      ;
; 1.870 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[38]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.065      ;
; 1.870 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[39]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.065      ;
; 1.873 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.067      ;
; 1.875 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]         ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.060      ;
; 1.877 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.070      ;
; 1.878 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.054      ;
; 1.880 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]         ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.055      ;
; 1.880 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.060      ;
; 1.882 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[5]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.050      ;
; 1.882 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.064      ;
; 1.883 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[9]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.057      ;
; 1.883 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.057      ;
; 1.884 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[5]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.048      ;
; 1.885 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.047      ;
; 1.885 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.047      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 97.388 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.543      ;
; 97.469 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.462      ;
; 97.471 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.460      ;
; 97.504 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.427      ;
; 97.504 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.427      ;
; 97.507 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.424      ;
; 97.510 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.421      ;
; 97.510 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.421      ;
; 97.585 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.346      ;
; 97.587 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.344      ;
; 97.587 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.344      ;
; 97.620 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.311      ;
; 97.620 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.311      ;
; 97.622 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.309      ;
; 97.623 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.308      ;
; 97.625 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.306      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.701 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.230      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.736 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.195      ;
; 97.736 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.195      ;
; 97.738 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.193      ;
; 97.738 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.193      ;
; 97.739 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.192      ;
; 97.741 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.190      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.747 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.184      ;
; 97.817 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.114      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.821 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.110      ;
; 97.852 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.079      ;
; 97.852 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.079      ;
; 97.854 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.077      ;
; 97.854 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.077      ;
; 97.855 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.076      ;
; 97.855 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.076      ;
; 97.857 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.074      ;
; 97.857 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.074      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.863 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.068      ;
; 97.864 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.067      ;
; 97.933 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.998      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.937 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.994      ;
; 97.937 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.994      ;
; 97.968 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.963      ;
; 97.968 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.963      ;
; 97.970 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.961      ;
; 97.970 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.961      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.960      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.961      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.960      ;
; 97.972 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.959      ;
; 97.973 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.958      ;
; 97.973 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.958      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.979 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.952      ;
; 97.979 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.952      ;
; 97.980 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.951      ;
; 98.049 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.882      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.053 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.878      ;
; 98.053 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.878      ;
; 98.055 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.877      ;
; 98.084 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.847      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.847      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.845      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.845      ;
; 98.087 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.845      ;
; 98.087 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.844      ;
; 98.088 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.843      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.844      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.842      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.841      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.841      ;
; 98.092 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.841      ;
; 98.092 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.841      ;
; 98.093 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.839      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.292 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.861      ;
; 0.296 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.889      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.870      ;
; 0.304 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[19]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.878      ;
; 0.306 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.899      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[3]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.873      ;
; 0.309 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[5]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.877      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.888      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.881      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.904      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.881      ;
; 0.313 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.882      ;
; 0.313 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.884      ;
; 0.313 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[5]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.878      ;
; 0.314 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.883      ;
; 0.314 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[13]                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.886      ;
; 0.315 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[7]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.883      ;
; 0.316 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[2]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.884      ;
; 0.317 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[27]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.888      ;
; 0.317 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[6]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.885      ;
; 0.318 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[11]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.888      ;
; 0.319 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.320 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[1]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.894      ;
; 0.321 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[8]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.886      ;
; 0.321 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.890      ;
; 0.322 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[1]                                                                                                                 ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.893      ;
; 0.325 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[14]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.896      ;
; 0.327 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.904      ;
; 0.327 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.904      ;
; 0.327 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[7]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.892      ;
; 0.328 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[14]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.897      ;
; 0.328 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[26]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.898      ;
; 0.328 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[1]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.329 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[0]                                                                                                                 ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.900      ;
; 0.330 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[0]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.900      ;
; 0.331 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.908      ;
; 0.331 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[2]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.902      ;
; 0.331 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.895      ;
; 0.331 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[1]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.896      ;
; 0.332 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[9]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.897      ;
; 0.332 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[20]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.902      ;
; 0.333 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[12]                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.905      ;
; 0.335 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.900      ;
; 0.336 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[17]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.908      ;
; 0.336 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.929      ;
; 0.338 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.915      ;
; 0.340 ; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[0]                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.905      ;
; 0.341 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.918      ;
; 0.341 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[24]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.912      ;
; 0.341 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[11]                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.913      ;
; 0.342 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[3]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.912      ;
; 0.342 ; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[1]                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.907      ;
; 0.342 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[0]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.343 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[18]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.912      ;
; 0.344 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.921      ;
; 0.345 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[0]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.910      ;
; 0.347 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.348 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[28]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.919      ;
; 0.350 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[2]                                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.915      ;
; 0.353 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[31]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.923      ;
; 0.355 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[13]                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.926      ;
; 0.356 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.927      ;
; 0.357 ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                              ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                         ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                      ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                      ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                   ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_spi_0:spi_0|TOE                                                                                                                        ; system:inst_cpu|system_spi_0:spi_0|TOE                                                                                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_single_step_mode ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_spi_0:spi_0|tx_holding_primed                                                                                                          ; system:inst_cpu|system_spi_0:spi_0|tx_holding_primed                                                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_spi_0:spi_0|transmitting                                                                                                               ; system:inst_cpu|system_spi_0:spi_0|transmitting                                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[5]                   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.927      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_next.010                                                                                                                 ; system:inst_cpu|system_sdram:sdram|i_next.010                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                 ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                 ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                 ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                                 ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                  ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                              ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                            ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                            ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|d_write                                                                                                                        ; system:inst_cpu|system_cpu:cpu|d_write                                                                                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|m_count[0]                                                                                                                 ; system:inst_cpu|system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_cmd[1]                                                                                                                   ; system:inst_cpu|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                          ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_active                                                                                                                 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                              ; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|m_next.000000001                                                                                                           ; system:inst_cpu|system_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.361 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.580      ;
; 0.390 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.610      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.774      ;
; 0.562 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.783      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.044      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.042      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.043      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.046      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.046      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.153      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.152      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.155      ;
; 0.935 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.156      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.156      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.154      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.170      ;
; 0.951 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.174      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 1.045 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.265      ;
; 1.045 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.265      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.264      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.266      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.264      ;
; 1.047 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.267      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.859      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.848      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 2.060 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.844      ;
; 6.570 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.180      ;
; 6.570 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.180      ;
; 6.570 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 3.177      ;
; 6.570 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.180      ;
; 6.570 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.180      ;
; 6.572 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.177      ;
; 6.573 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.176      ;
; 6.573 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 3.174      ;
; 6.573 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 3.173      ;
; 6.625 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 3.072      ;
; 6.625 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.195     ; 3.072      ;
; 6.631 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.169      ;
; 6.631 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.169      ;
; 6.636 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.089      ;
; 6.636 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.089      ;
; 6.639 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 3.088      ;
; 6.639 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 3.088      ;
; 6.642 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.186      ;
; 6.642 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.186      ;
; 6.642 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.186      ;
; 6.642 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.186      ;
; 6.645 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.183      ;
; 6.645 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.185      ;
; 6.645 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.185      ;
; 6.645 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.175      ;
; 6.650 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 3.069      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.179      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.179      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.182      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.182      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.182      ;
; 6.653 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.182      ;
; 6.655 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.180      ;
; 6.655 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.179      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.178      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.178      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.177      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.177      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.175      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.166      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.176      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.178      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.175      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.175      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.175      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.166      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.177      ;
; 6.656 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.178      ;
; 6.658 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.168      ;
; 6.823 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.944      ;
; 6.823 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.944      ;
; 6.828 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.988      ;
; 6.828 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.991      ;
; 6.828 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.991      ;
; 6.828 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.991      ;
; 6.828 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.991      ;
; 6.830 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.988      ;
; 6.831 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.985      ;
; 6.831 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.987      ;
; 6.831 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.984      ;
; 6.834 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.961      ;
; 6.834 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.961      ;
; 6.837 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.960      ;
; 6.837 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.960      ;
; 6.848 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.941      ;
; 6.853 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 2.955      ;
; 6.864 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[3]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.969      ;
; 6.867 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.961      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_alu_result[16]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.662      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src1[16]                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.662      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[5]                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.662      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_wb_tag[5]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.662      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[3]                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.662      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_iw[3]                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[0]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|read_latency_shift_reg[0]                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[3]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[3]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[3]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[11]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[11]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[26]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[18]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[13]                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[13]                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[12]                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[12]                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[7]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[6]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[5]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[5]                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|data_to_cpu[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[2]                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|av_readdata_pre[2]                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[0]                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[8]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[15]                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[15]                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[11]                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_reg[11]                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[10]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|spi_slave_select_holding_reg[9]                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.664      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[9]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[28]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[25]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[26]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[15]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[15]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.668      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[10]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[9]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.667      ;
; 2.415 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[18]                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[0]                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.663      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_wb_tag[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.663      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_ctrl_mul_lsw                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[31]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.647      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[9]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.665      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[0]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[1]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[2]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[3]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.665      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[4]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[6]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[7]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[8]                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[11]                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.663      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_dirty                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.659      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[4]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_pass2                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_sel_fill2                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill2                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[9]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.659      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src2_reg[9]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.659      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[12]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.663      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[5]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.660      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[5]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_sel_fill1                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill1                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_pass1                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_pass1                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[15]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[10]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[11]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[12]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.665      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[13]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.665      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[14]                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.666      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[15]                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[7]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.660      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[7]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src1[21]                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.648      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_sel_fill3                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill3                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_pass3                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.651      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_pass3                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[0]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.660      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[0]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.660      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[2]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.652      ;
; 2.416 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[1]                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.660      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[16]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[17]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[18]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[19]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[20]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[21]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[22]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[23]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[24]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[25]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[26]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[27]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[28]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[29]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[30]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[31]                                                                                                                                           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                              ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                               ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.695 ; 4.989        ; 0.294          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.542 ; 49.758       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                             ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.982 ; 49.982       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.982 ; 49.982       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.017 ; 50.017       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.017 ; 50.017       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.327 ; 4.495 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.386 ; 7.532 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.342 ; 4.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.260 ; 4.820 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.236 ; 4.782 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.070 ; 4.623 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 3.884 ; 4.444 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.281 ; 4.870 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.114 ; 4.676 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.342 ; 4.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.094 ; 4.634 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.049 ; 4.562 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.828 ; 4.328 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.024 ; 4.542 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.790 ; 4.303 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.923 ; 4.436 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 4.031 ; 4.564 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.171 ; 4.796 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.050 ; 4.554 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 4.110 ; 4.676 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.720 ; 5.302 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.898 ; 4.420 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.898 ; 4.420 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.389 ; 2.618 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.476 ; 2.705 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.476 ; 2.705 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.769 ; 1.971 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.296 ; 2.477 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.047 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 6.295 ; 6.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.700 ; 5.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.181 ; -0.311 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -2.137 ; -2.274 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -3.100 ; -3.591 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -3.560 ; -4.109 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -3.536 ; -4.072 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -3.366 ; -3.897 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -3.188 ; -3.726 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -3.580 ; -4.156 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -3.408 ; -3.948 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -3.638 ; -4.193 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -3.389 ; -3.908 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -3.360 ; -3.861 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -3.137 ; -3.616 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -3.337 ; -3.843 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -3.100 ; -3.591 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -3.229 ; -3.720 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -3.344 ; -3.864 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -3.462 ; -4.064 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -3.361 ; -3.854 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -3.404 ; -3.944 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.991 ; -4.547 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.749 ; -1.961 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.203 ; -3.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.749 ; -1.961 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.539 ; -0.790 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.539 ; -0.790 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.506 ; -0.757 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.532 ; -0.783 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.507 ; -0.758 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.505 ; -0.756 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.508 ; -0.759 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -1.164 ; -1.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.832 ; -2.044 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -1.164 ; -1.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.670 ; -1.844 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.431 ; -1.647 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -4.184 ; -4.793 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -3.971 ; -4.560 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.459 ; 12.018 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.992  ; 8.889  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.668  ; 5.675  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 6.270  ; 6.040  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.876  ; 5.931  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.734  ; 5.735  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 6.270  ; 6.040  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.935  ; 4.915  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.779  ; 5.757  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 5.136  ; 5.104  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 5.209  ; 5.227  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.627  ; 5.556  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.437  ; 4.437  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.112  ; 6.014  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.532  ; 4.566  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 5.571  ; 5.544  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 5.447  ; 5.440  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 5.633  ; 5.657  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.878  ; 5.859  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.294  ; 5.252  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 8.643  ; 8.632  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.266  ; 4.198  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 10.229 ; 10.271 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.397  ; 5.458  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.540  ; 4.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 6.796  ; 6.780  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 7.622  ; 7.435  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 5.362  ; 5.486  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.798  ; 4.886  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 4.861  ; 4.848  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 5.263  ; 5.272  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 5.581  ; 5.614  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 7.622  ; 7.435  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.502  ; 4.604  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.953  ; 2.868  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.953  ; 2.868  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.961  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.883  ; 6.711  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 5.040  ; 5.107  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 6.672  ; 6.702  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 6.095  ; 6.175  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.749  ; 4.810  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 5.039  ; 5.093  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 1.061  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.961  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 5.304  ; 4.999  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.207 ; 9.766 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 5.651 ; 5.641 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.083 ; 5.086 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 3.905 ; 3.901 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.282 ; 5.331 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.147 ; 5.144 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 5.742 ; 5.507 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.379 ; 4.356 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.189 ; 5.166 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.572 ; 4.539 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.642 ; 4.656 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.044 ; 4.973 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.905 ; 3.901 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 5.512 ; 5.416 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.995 ; 4.025 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 4.993 ; 4.963 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.869 ; 4.859 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 5.053 ; 5.072 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.285 ; 5.264 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.727 ; 4.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 4.481 ; 4.409 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 3.738 ; 3.668 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 6.129 ; 6.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 4.840 ; 4.897 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 3.992 ; 4.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 5.966 ; 5.922 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 3.962 ; 4.056 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.790 ; 4.905 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.248 ; 4.329 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 4.309 ; 4.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.694 ; 4.699 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 5.003 ; 5.031 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 7.037 ; 6.844 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 3.962 ; 4.056 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.434 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.436 ; 2.354 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.555 ; 2.470 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.557 ; 2.472 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.434 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.469 ; 4.105 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.430 ; 2.348 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.551 ; 2.466 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.551 ; 2.466 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.430 ; 2.348 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.565 ; 2.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.565 ; 2.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.559 ; 2.474 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.246 ; 6.085 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.481 ; 4.541 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 6.047 ; 6.072 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 5.493 ; 5.566 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.201 ; 4.256 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 4.480 ; 4.527 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.609 ;       ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; 0.511 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.811 ; 4.505 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 8.387  ; 8.254  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 8.439  ; 8.306  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 8.439  ; 8.306  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 10.866 ; 10.447 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 8.439  ; 8.306  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 9.286  ; 9.153  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 8.846  ; 8.713  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 8.387  ; 8.254  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 9.070  ; 8.937  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 9.580  ; 9.458  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 9.565  ; 9.443  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 9.236  ; 9.114  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 9.580  ; 9.458  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 9.423  ; 9.303  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 9.503  ; 9.381  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 9.244  ; 9.111  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 9.529  ; 9.407  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.666  ; 2.537  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.782  ; 2.660  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.782  ; 2.660  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.672  ; 2.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.666  ; 2.546  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.794  ; 2.672  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.796  ; 2.674  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.796  ; 2.674  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.671  ; 2.538  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.673  ; 2.540  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.670  ; 2.537  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.794  ; 2.672  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.440 ; 4.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.490 ; 4.357 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.490 ; 4.357 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.901 ; 6.482 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.490 ; 4.357 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.303 ; 5.170 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.881 ; 4.748 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.440 ; 4.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.096 ; 4.963 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.614 ; 5.492 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.599 ; 5.477 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.284 ; 5.162 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.614 ; 5.492 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.458 ; 5.338 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.540 ; 5.418 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.263 ; 5.130 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.565 ; 5.443 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.265 ; 2.138 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.382 ; 2.260 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.382 ; 2.260 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.265 ; 2.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.271 ; 2.138 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 8.252     ; 8.385     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 8.334     ; 8.467     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 8.334     ; 8.467     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 10.496    ; 10.915    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 8.334     ; 8.467     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 9.154     ; 9.287     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 8.762     ; 8.895     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 8.252     ; 8.385     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 8.982     ; 9.115     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 9.452     ; 9.574     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 9.445     ; 9.567     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 9.106     ; 9.228     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 9.452     ; 9.574     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 9.304     ; 9.424     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 9.379     ; 9.501     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 9.107     ; 9.240     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 9.409     ; 9.531     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.718     ; 2.840     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.718     ; 2.840     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.573     ; 2.706     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.604     ; 2.724     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.572     ; 2.705     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.574     ; 2.707     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.206     ; 4.339     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.285     ; 4.418     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.285     ; 4.418     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.430     ; 6.849     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.285     ; 4.418     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.072     ; 5.205     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.696     ; 4.829     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.206     ; 4.339     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 4.907     ; 5.040     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.387     ; 5.509     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.380     ; 5.502     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.055     ; 5.177     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.387     ; 5.509     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.239     ; 5.359     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.316     ; 5.438     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.027     ; 5.160     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.346     ; 5.468     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.315     ; 2.437     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.315     ; 2.437     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.200     ; 2.320     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 18.212 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                              ;
; Synchronization Node    ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                            ; 18.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                   ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                     ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                               ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.244        ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.968        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.229        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.219        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.229        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.220        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 131.11 MHz ; 131.11 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 436.11 MHz ; 436.11 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.313  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.707 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.285 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.320 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.385 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.160 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.718  ; 0.000         ;
; CLOCK_50                                                 ; 9.709  ; 0.000         ;
; altera_reserved_tck                                      ; 49.502 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.744 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.313 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]          ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.595      ;
; 2.323 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.585      ;
; 2.339 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.569      ;
; 2.373 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.877      ;
; 2.374 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.876      ;
; 2.399 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.549      ;
; 2.400 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.548      ;
; 2.406 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.542      ;
; 2.407 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.541      ;
; 2.424 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.826      ;
; 2.431 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.509      ;
; 2.431 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.509      ;
; 2.431 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.509      ;
; 2.432 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.508      ;
; 2.432 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.508      ;
; 2.432 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.508      ;
; 2.435 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.815      ;
; 2.438 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 2.461      ;
; 2.450 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.498      ;
; 2.454 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.454      ;
; 2.457 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.491      ;
; 2.460 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.790      ;
; 2.461 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.487      ;
; 2.468 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.480      ;
; 2.482 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.458      ;
; 2.482 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.458      ;
; 2.482 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.458      ;
; 2.486 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.462      ;
; 2.490 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.464      ;
; 2.490 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.464      ;
; 2.491 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.463      ;
; 2.491 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.463      ;
; 2.493 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.455      ;
; 2.493 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.447      ;
; 2.493 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.447      ;
; 2.493 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.447      ;
; 2.510 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.740      ;
; 2.518 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.422      ;
; 2.518 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.422      ;
; 2.518 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.422      ;
; 2.534 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.406      ;
; 2.535 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.405      ;
; 2.535 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.419      ;
; 2.536 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.412      ;
; 2.539 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.401      ;
; 2.540 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.400      ;
; 2.541 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.413      ;
; 2.542 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.398      ;
; 2.543 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.405      ;
; 2.543 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.397      ;
; 2.546 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.408      ;
; 2.548 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.359      ;
; 2.552 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.402      ;
; 2.565 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.339      ;
; 2.568 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.372      ;
; 2.568 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.372      ;
; 2.568 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.372      ;
; 2.571 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.383      ;
; 2.577 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.377      ;
; 2.580 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]          ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.328      ;
; 2.583 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.324      ;
; 2.585 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.355      ;
; 2.587 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.362      ;
; 2.588 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.361      ;
; 2.590 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.359      ;
; 2.590 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.350      ;
; 2.591 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.358      ;
; 2.593 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.347      ;
; 2.596 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.344      ;
; 2.596 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 2.303      ;
; 2.601 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.339      ;
; 2.602 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.306      ;
; 2.604 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.336      ;
; 2.604 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[2]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 7.348      ;
; 2.605 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.645      ;
; 2.605 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[2]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 7.347      ;
; 2.609 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[10]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 7.343      ;
; 2.610 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[10]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 7.342      ;
; 2.611 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19]         ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.296      ;
; 2.620 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 7.630      ;
; 2.621 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[13]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.319      ;
; 2.621 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[9]          ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.283      ;
; 2.623 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]         ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 7.624      ;
; 2.623 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[12]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.331      ;
; 2.624 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[10] ; system:inst_cpu|system_cpu:cpu|d_writedata[12]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.330      ;
; 2.626 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[6]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.314      ;
; 2.627 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[4]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.327      ;
; 2.627 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[9]  ; system:inst_cpu|system_cpu:cpu|d_writedata[8]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 7.327      ;
; 2.629 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]  ; system:inst_cpu|system_cpu:cpu|d_writedata[14]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.311      ;
; 2.631 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.317      ;
; 2.638 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]  ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.310      ;
; 2.638 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.311      ;
; 2.641 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.308      ;
; 2.646 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.302      ;
; 2.649 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]         ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.296      ;
; 2.649 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[11]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.300      ;
; 2.652 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]  ; system:inst_cpu|system_cpu:cpu|d_writedata[9]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.296      ;
; 2.652 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]  ; system:inst_cpu|system_cpu:cpu|d_writedata[15]                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.297      ;
; 2.652 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]  ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.235      ; 7.603      ;
; 2.653 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.295      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 97.707 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.230      ;
; 97.772 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.165      ;
; 97.777 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.160      ;
; 97.806 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.131      ;
; 97.807 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.130      ;
; 97.807 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.130      ;
; 97.811 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.126      ;
; 97.825 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.112      ;
; 97.872 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.065      ;
; 97.876 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.061      ;
; 97.877 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.060      ;
; 97.906 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.031      ;
; 97.906 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.031      ;
; 97.907 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.030      ;
; 97.907 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.030      ;
; 97.911 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.026      ;
; 97.912 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.025      ;
; 97.924 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.013      ;
; 97.925 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.012      ;
; 97.972 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.965      ;
; 97.976 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.961      ;
; 97.976 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.961      ;
; 97.977 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.960      ;
; 98.006 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.931      ;
; 98.006 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.931      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.011 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.926      ;
; 98.012 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.925      ;
; 98.012 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.925      ;
; 98.024 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.913      ;
; 98.025 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.912      ;
; 98.030 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.907      ;
; 98.072 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.865      ;
; 98.076 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.861      ;
; 98.076 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.861      ;
; 98.077 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.860      ;
; 98.078 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.859      ;
; 98.106 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.831      ;
; 98.106 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.831      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.111 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.826      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.124 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.813      ;
; 98.125 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.812      ;
; 98.130 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.807      ;
; 98.130 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.807      ;
; 98.172 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.765      ;
; 98.176 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.761      ;
; 98.176 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.761      ;
; 98.177 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.760      ;
; 98.178 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.759      ;
; 98.179 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.758      ;
; 98.206 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.731      ;
; 98.206 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.731      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.208 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.729      ;
; 98.211 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.726      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.728      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.224 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.713      ;
; 98.225 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.712      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.272 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.665      ;
; 98.276 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.661      ;
; 98.276 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.661      ;
; 98.277 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.660      ;
; 98.278 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.659      ;
; 98.279 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.658      ;
; 98.282 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.658      ;
; 98.306 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.631      ;
; 98.306 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.631      ;
; 98.307 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.630      ;
; 98.307 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.630      ;
; 98.308 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.629      ;
; 98.310 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.630      ;
; 98.310 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.630      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.628      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.628      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.314 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.626      ;
; 98.314 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.626      ;
; 98.324 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.613      ;
; 98.328 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.612      ;
; 98.330 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.610      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.285 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.797      ;
; 0.288 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.822      ;
; 0.297 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.807      ;
; 0.298 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.832      ;
; 0.300 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.812      ;
; 0.301 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.813      ;
; 0.301 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.301 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.835      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.822      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[5]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[19]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.817      ;
; 0.304 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.816      ;
; 0.306 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[27]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.817      ;
; 0.306 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[3]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.812      ;
; 0.307 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[11]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[5]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.813      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[2]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.818      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[13]                                                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.821      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                      ; system:inst_cpu|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_slave_translator:pio_led_green_s1_translator|wait_latency_counter[1]                                                ; system:inst_cpu|altera_merlin_slave_translator:pio_led_green_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                          ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                          ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                   ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                   ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                    ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                    ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                   ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                   ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                       ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                               ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                   ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|RRDY     ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|RRDY                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|TOE      ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|TOE                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|ROE      ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|ROE                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                        ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                        ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|EOP      ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|EOP                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]      ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                        ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                         ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                       ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                       ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_next.010                                                                                                     ; system:inst_cpu|system_sdram:sdram|i_next.010                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                     ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                     ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                     ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                     ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                    ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                      ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|d_write                                                                                                            ; system:inst_cpu|system_cpu:cpu|d_write                                                                                                                                                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|m_count[0]                                                                                                     ; system:inst_cpu|system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_cmd[1]                                                                                                       ; system:inst_cpu|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                              ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_active                                                                                                     ; system:inst_cpu|system_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                  ; system:inst_cpu|system_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|m_next.000000001                                                                                               ; system:inst_cpu|system_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_go ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                  ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                               ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                       ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                     ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                       ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                             ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                             ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                             ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                    ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                    ; system:inst_cpu|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.320 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.348 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.547      ;
; 0.492 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.699      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.708      ;
; 0.736 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.935      ;
; 0.739 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.952      ;
; 0.756 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.955      ;
; 0.825 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.026      ;
; 0.828 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.024      ;
; 0.828 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.027      ;
; 0.829 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.031      ;
; 0.833 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.031      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.034      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.031      ;
; 0.836 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.037      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.038      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.041      ;
; 0.847 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.048      ;
; 0.853 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.049      ;
; 0.922 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.121      ;
; 0.923 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.122      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.120      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.123      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.120      ;
; 0.925 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.124      ;
; 0.926 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.125      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.528      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 2.518      ;
; 2.385 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.523      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 2.386 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 2.518      ;
; 6.932 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.831      ;
; 6.932 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.831      ;
; 6.932 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.831      ;
; 6.932 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.831      ;
; 6.933 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 2.828      ;
; 6.935 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 2.825      ;
; 6.935 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.828      ;
; 6.936 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 2.827      ;
; 6.936 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 2.824      ;
; 6.986 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 2.728      ;
; 6.986 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 2.728      ;
; 6.995 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.749      ;
; 6.995 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.749      ;
; 6.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 2.744      ;
; 6.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 2.744      ;
; 7.002 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.813      ;
; 7.002 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.813      ;
; 7.008 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 2.727      ;
; 7.008 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.836      ;
; 7.008 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.836      ;
; 7.008 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.836      ;
; 7.008 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.836      ;
; 7.009 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.833      ;
; 7.009 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.833      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.834      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.834      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.834      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.830      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.833      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.831      ;
; 7.011 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.832      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.832      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.832      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.831      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.831      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.829      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.832      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.829      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.829      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.829      ;
; 7.012 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.822      ;
; 7.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.829      ;
; 7.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.829      ;
; 7.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.829      ;
; 7.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.829      ;
; 7.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.829      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 2.812      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 2.812      ;
; 7.026 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.814      ;
; 7.171 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.656      ;
; 7.171 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.656      ;
; 7.171 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.656      ;
; 7.171 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.656      ;
; 7.172 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.653      ;
; 7.174 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.650      ;
; 7.174 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.653      ;
; 7.175 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.652      ;
; 7.175 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.649      ;
; 7.175 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.604      ;
; 7.175 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.604      ;
; 7.184 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.625      ;
; 7.184 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.625      ;
; 7.186 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.620      ;
; 7.186 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.620      ;
; 7.197 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.603      ;
; 7.206 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[3]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.636      ;
; 7.208 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.617      ;
; 7.219 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.623      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[0]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_wb_tag[0]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[0]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[1]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[2]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[4]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[6]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[7]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[8]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[11]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[12]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[5]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[15]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[10]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[11]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[14]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[7]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[0]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[0]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[1]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[28]                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[28]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_inst_result[28]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[28]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[23]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[22]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src2[3]                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[12]                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[12]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_inst_result[12]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[5]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.385      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_ctrl_late_result                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[12]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[12]                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[24]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[14]                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[26]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.380      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[1]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[13]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_iw[3]                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.383      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[24]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[19]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[19]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[15]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[14]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[14]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[13]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[13]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[12]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[11]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_rd_data[9]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[9]                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.389      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[7]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[7]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[7]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[20]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[20]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[1]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[1]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[1]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_st_data[9]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[9]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_writedata[9]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.390      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[17]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[17]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[23]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[23]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[16]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[16]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.387      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[27]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[24]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|slowcount[2]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|slowcount[3]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|slowcount[4]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.381      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|rx_holding_reg[4]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.384      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|data_to_cpu[4]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.384      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_slow_inst_result[4]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.382      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|data_to_cpu[7]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.384      ;
; 2.160 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.388      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[16]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[17]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[18]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[19]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[20]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[21]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[22]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[23]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[24]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[25]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[26]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[27]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[28]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[29]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[30]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[31]                                                                                                                                           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                              ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                               ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 4.718 ; 4.989        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                                                                                           ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                                                                                            ;
; 4.721 ; 4.992        ; 0.271          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                 ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                 ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                 ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                         ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                              ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                            ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.981 ; 49.981       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.981 ; 49.981       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.018 ; 50.018       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.018 ; 50.018       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.193 ; 4.396 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.244 ; 7.443 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 3.777 ; 4.265 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.699 ; 4.173 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.676 ; 4.140 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 3.534 ; 4.005 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 3.355 ; 3.831 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.726 ; 4.211 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 3.573 ; 4.045 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.777 ; 4.265 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.557 ; 4.008 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.511 ; 3.954 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.309 ; 3.726 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.488 ; 3.922 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.276 ; 3.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.396 ; 3.837 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.495 ; 3.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.628 ; 4.140 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 3.510 ; 3.952 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 3.558 ; 4.038 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.126 ; 4.602 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.381 ; 3.807 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.381 ; 3.807 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.112 ; 2.369 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 0.940 ; 1.185 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 0.940 ; 1.185 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 0.940 ; 1.185 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 0.906 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 0.933 ; 1.178 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.198 ; 2.440 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.198 ; 2.440 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.571 ; 1.776 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.047 ; 2.237 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.802 ; 2.051 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 5.578 ; 6.054 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.120 ; 4.597 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.323 ; -0.469 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -2.227 ; -2.436 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -2.664 ; -3.077 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -3.080 ; -3.544 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -3.058 ; -3.513 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -2.910 ; -3.366 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -2.738 ; -3.199 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -3.104 ; -3.580 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -2.947 ; -3.404 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -3.155 ; -3.633 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -2.932 ; -3.370 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -2.901 ; -3.334 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -2.697 ; -3.100 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -2.880 ; -3.304 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -2.664 ; -3.077 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -2.781 ; -3.207 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -2.887 ; -3.321 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -3.001 ; -3.496 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -2.900 ; -3.332 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -2.933 ; -3.393 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.480 ; -3.936 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.537 ; -1.784 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.766 ; -3.177 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.537 ; -1.784 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.435 ; -0.682 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.458 ; -0.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -1.030 ; -1.232 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.620 ; -1.852 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -1.030 ; -1.232 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.487 ; -1.673 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.253 ; -1.496 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -3.658 ; -4.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -3.473 ; -3.936 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.689 ; 11.094 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.165  ; 8.099  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.202  ; 5.104  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 5.669  ; 5.388  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.387  ; 5.345  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.263  ; 5.231  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 5.669  ; 5.317  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.524  ; 4.451  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.310  ; 5.233  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.715  ; 4.612  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.778  ; 4.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.162  ; 5.039  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.038  ; 3.971  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 5.586  ; 5.388  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.124  ; 4.076  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 5.082  ; 4.951  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 5.003  ; 4.883  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 5.151  ; 5.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.398  ; 5.310  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.832  ; 4.684  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 7.803  ; 7.883  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 3.908  ; 3.808  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 9.215  ; 9.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 4.913  ; 4.901  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.165  ; 4.230  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 6.191  ; 6.115  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 6.920  ; 6.565  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.922  ; 4.960  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.399  ; 4.427  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 4.464  ; 4.365  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.823  ; 4.797  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 5.120  ; 5.016  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 6.920  ; 6.565  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.140  ; 4.157  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.578  ; 2.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.653  ; 2.559  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.656  ; 2.562  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.576  ; 2.504  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.351  ; 3.938  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.573  ; 2.501  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.167  ; 6.172  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.635  ; 4.592  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 6.146  ; 6.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 5.607  ; 5.560  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.364  ; 4.333  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 4.632  ; 4.608  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.848  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.738  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.765  ; 4.370  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.452 ; 8.858 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 5.181 ; 5.106 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 4.668 ; 4.570 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 3.552 ; 3.484 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.844 ; 4.801 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.725 ; 4.692 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 5.187 ; 4.832 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.017 ; 3.943 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.771 ; 4.694 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.199 ; 4.097 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.259 ; 4.242 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.628 ; 4.507 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.552 ; 3.484 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 5.038 ; 4.843 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.634 ; 3.584 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 4.554 ; 4.425 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.475 ; 4.357 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 4.619 ; 4.521 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.855 ; 4.767 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.315 ; 4.168 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 4.056 ; 4.030 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 3.426 ; 3.326 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 5.525 ; 5.752 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 4.404 ; 4.391 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 3.665 ; 3.728 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 5.418 ; 5.320 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 3.646 ; 3.660 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.399 ; 4.432 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 3.896 ; 3.921 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 3.960 ; 3.861 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.304 ; 4.276 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 4.591 ; 4.487 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 6.386 ; 6.028 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 3.646 ; 3.660 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.219 ; 2.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.231 ; 2.155 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.221 ; 2.149 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.296 ; 2.202 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.298 ; 2.204 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.219 ; 2.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.996 ; 3.582 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.215 ; 2.143 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.291 ; 2.197 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.291 ; 2.197 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.215 ; 2.143 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.307 ; 2.213 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.307 ; 2.213 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.301 ; 2.207 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.590 ; 5.599 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.123 ; 4.078 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 5.574 ; 5.481 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 5.056 ; 5.008 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 3.863 ; 3.830 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 4.120 ; 4.094 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.435 ;       ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; 0.326 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.317 ; 3.921 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 7.634 ; 7.509 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 7.693 ; 7.568 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 7.693 ; 7.568 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 9.827 ; 9.363 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 7.693 ; 7.568 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 8.470 ; 8.345 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 8.063 ; 7.938 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 7.634 ; 7.509 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 8.269 ; 8.144 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 8.711 ; 8.569 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 8.699 ; 8.557 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 8.397 ; 8.255 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 8.711 ; 8.569 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 8.592 ; 8.481 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 8.640 ; 8.498 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 8.434 ; 8.309 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 8.664 ; 8.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.415 ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.418 ; 2.293 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.415 ; 2.304 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.507 ; 2.365 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.510 ; 2.368 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.510 ; 2.368 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.417 ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.420 ; 2.295 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.420 ; 2.295 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.417 ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.507 ; 2.365 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.037 ; 3.912 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.094 ; 3.969 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.094 ; 3.969 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.213 ; 5.749 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.094 ; 3.969 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 4.840 ; 4.715 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.450 ; 4.325 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.037 ; 3.912 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 4.647 ; 4.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.104 ; 4.962 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.091 ; 4.949 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 4.802 ; 4.660 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.104 ; 4.962 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 4.985 ; 4.874 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.035 ; 4.893 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 4.806 ; 4.681 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.058 ; 4.916 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.059 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.065 ; 1.940 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.059 ; 1.948 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 7.466     ; 7.591     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 7.495     ; 7.620     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 7.495     ; 7.620     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 9.303     ; 9.767     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 7.495     ; 7.620     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 8.256     ; 8.381     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 7.879     ; 8.004     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 7.466     ; 7.591     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 8.058     ; 8.183     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 8.452     ; 8.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 8.444     ; 8.586     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 8.126     ; 8.268     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 8.452     ; 8.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 8.366     ; 8.477     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 8.367     ; 8.509     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 8.181     ; 8.306     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 8.397     ; 8.539     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.324     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.359     ; 2.470     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 3.828     ; 3.953     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 3.856     ; 3.981     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 3.856     ; 3.981     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 5.649     ; 6.113     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 3.856     ; 3.981     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 4.586     ; 4.711     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.224     ; 4.349     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 3.828     ; 3.953     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 4.397     ; 4.522     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 4.805     ; 4.947     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 4.798     ; 4.940     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 4.493     ; 4.635     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 4.805     ; 4.947     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 4.721     ; 4.832     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 4.724     ; 4.866     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 4.514     ; 4.639     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 4.753     ; 4.895     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.970     ; 2.095     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.001     ; 2.112     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 18.414 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                              ;
; Synchronization Node    ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                            ; 18.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                   ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                     ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                               ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.329        ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.085        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.624                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.316        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.624                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.316        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.264  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 98.512 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.137 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.193 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.273 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.397 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                                                 ; 9.416  ; 0.000         ;
; altera_reserved_tck                                      ; 49.313 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.264 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.692      ;
; 3.273 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.683      ;
; 3.288 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.668      ;
; 3.351 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.597      ;
; 3.359 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.597      ;
; 3.412 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.543      ;
; 3.431 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.525      ;
; 3.432 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.521      ;
; 3.437 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.518      ;
; 3.443 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.513      ;
; 3.444 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.504      ;
; 3.448 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.507      ;
; 3.467 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[9]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.485      ;
; 3.501 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[14] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.450      ;
; 3.508 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[13] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.444      ;
; 3.514 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[14] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.437      ;
; 3.541 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[9]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.411      ;
; 3.559 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.392      ;
; 3.574 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[31] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.379      ;
; 3.581 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.375      ;
; 3.587 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[12] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.372      ;
; 3.588 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[30] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.360      ;
; 3.590 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[13] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.362      ;
; 3.593 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[22] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.357      ;
; 3.596 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.360      ;
; 3.597 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.359      ;
; 3.600 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[30] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.348      ;
; 3.603 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.350      ;
; 3.605 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.351      ;
; 3.605 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.346      ;
; 3.619 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[25] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.330      ;
; 3.628 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[3]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.324      ;
; 3.634 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.340      ;
; 3.639 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[20] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.319      ;
; 3.640 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[20] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.318      ;
; 3.660 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[21] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.291      ;
; 3.664 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[3]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.288      ;
; 3.668 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.298      ;
; 3.668 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[16] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.291      ;
; 3.671 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[29] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.278      ;
; 3.675 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.291      ;
; 3.680 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.286      ;
; 3.680 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.268      ;
; 3.681 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.293      ;
; 3.682 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.273      ;
; 3.686 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[26] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.262      ;
; 3.687 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[12] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.272      ;
; 3.690 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[21] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.261      ;
; 3.699 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.267      ;
; 3.699 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[22] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.251      ;
; 3.699 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[16] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.260      ;
; 3.704 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[12] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.255      ;
; 3.710 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.241      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[31] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.238      ;
; 3.729 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[25] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.220      ;
; 3.734 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.240      ;
; 3.741 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[24] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.215      ;
; 3.746 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.209      ;
; 3.747 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.227      ;
; 3.747 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.206      ;
; 3.748 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.208      ;
; 3.750 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.205      ;
; 3.755 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.211      ;
; 3.756 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.218      ;
; 3.758 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[29] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.191      ;
; 3.759 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.196      ;
; 3.762 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.204      ;
; 3.765 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.209      ;
; 3.766 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.190      ;
; 3.767 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.199      ;
; 3.772 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[18] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.178      ;
; 3.773 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.193      ;
; 3.776 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.179      ;
; 3.778 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[6]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 1.169      ;
; 3.779 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[10] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.172      ;
; 3.780 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[10] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.171      ;
; 3.781 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[9]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.171      ;
; 3.781 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[9]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.171      ;
; 3.782 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 1.173      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.783 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.183      ;
; 3.787 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[8]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.172      ;
; 3.788 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.183      ;
; 3.788 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.183      ;
; 3.794 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.177      ;
; 3.795 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.156      ;
; 3.795 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[21] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.156      ;
; 3.799 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[16] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.160      ;
; 3.800 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.171      ;
; 3.803 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[28] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.153      ;
; 3.804 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.144      ;
; 3.805 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[28] ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.151      ;
; 3.807 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.031     ; 1.149      ;
; 3.813 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]     ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.154      ;
+-------+------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 98.512 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.436      ;
; 98.559 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.389      ;
; 98.562 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.386      ;
; 98.576 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.372      ;
; 98.580 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.368      ;
; 98.581 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.367      ;
; 98.590 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.358      ;
; 98.591 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.357      ;
; 98.627 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.321      ;
; 98.629 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.319      ;
; 98.630 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.318      ;
; 98.644 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.304      ;
; 98.645 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.303      ;
; 98.648 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.300      ;
; 98.649 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.299      ;
; 98.653 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.295      ;
; 98.658 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.290      ;
; 98.659 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.289      ;
; 98.659 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.289      ;
; 98.695 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.253      ;
; 98.697 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.251      ;
; 98.697 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.251      ;
; 98.698 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.250      ;
; 98.712 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.236      ;
; 98.713 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.235      ;
; 98.716 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.232      ;
; 98.717 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.231      ;
; 98.717 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.231      ;
; 98.720 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.228      ;
; 98.721 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.227      ;
; 98.726 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.222      ;
; 98.726 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.222      ;
; 98.727 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.221      ;
; 98.727 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.221      ;
; 98.763 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.185      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.766 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.182      ;
; 98.780 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.168      ;
; 98.781 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.167      ;
; 98.784 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.164      ;
; 98.784 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.164      ;
; 98.785 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.163      ;
; 98.785 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.163      ;
; 98.788 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.160      ;
; 98.789 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.159      ;
; 98.789 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.159      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.795 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.153      ;
; 98.795 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.153      ;
; 98.831 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.117      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.834 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.114      ;
; 98.848 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.100      ;
; 98.849 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.099      ;
; 98.852 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.096      ;
; 98.852 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.096      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.855 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.095      ;
; 98.856 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.092      ;
; 98.857 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.091      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.899 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.049      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.902 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.046      ;
; 98.903 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.047      ;
; 98.917 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.031      ;
; 98.918 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.032      ;
; 98.919 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.031      ;
; 98.920 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.028      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.922 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.028      ;
; 98.923 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.027      ;
; 98.924 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.024      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.025      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.023      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.023      ;
; 98.930 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.018      ;
; 98.930 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.018      ;
; 98.931 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.017      ;
; 98.931 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.017      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.137 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.463      ;
; 0.144 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[19]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.147 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[5]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.149 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[13]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[2]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.151 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[3]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[1]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[5]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[7]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[6]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[27]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[14]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[1]                                                                                                 ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.498      ;
; 0.157 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[14]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[11]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[7]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[8]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[1]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[12]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.502      ;
; 0.161 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[0]                                                                                                 ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[20]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[26]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[2]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[1]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[9]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[0]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[0]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[11]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.497      ;
; 0.166 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[28]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[17]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.170 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[24]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[3]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[0]                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; system:inst_cpu|system_cpu:cpu|ic_fill_dp_offset[1]                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.503      ;
; 0.172 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[18]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[0]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.514      ;
; 0.173 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[13]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[5]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.505      ;
; 0.174 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[2]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; system:inst_cpu|system_cpu:cpu|ic_tag_wraddress[4]                                                                                            ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[10]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.505      ;
; 0.177 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[31]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[16]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.504      ;
; 0.180 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[4]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.182 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[21]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.506      ;
; 0.184 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[12]  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]   ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[6]                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.504      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                              ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                               ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                 ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                              ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                              ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                            ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                   ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                         ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                         ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                         ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]  ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]  ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]  ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                               ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                               ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                              ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                              ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|RRDY ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|RRDY                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                         ; system:inst_cpu|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|rx_char_ready                                                      ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|rx_char_ready                                                                                                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.193 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.291 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.441 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.451 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.576      ;
; 0.504 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.628      ;
; 0.517 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.643      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.693      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.273 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.683      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.680      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 3.274 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.676      ;
; 7.996 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.851      ;
; 7.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.852      ;
; 7.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.852      ;
; 7.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.852      ;
; 7.997 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.852      ;
; 7.998 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 1.850      ;
; 7.999 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.848      ;
; 7.999 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.846      ;
; 7.999 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.850      ;
; 8.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.850      ;
; 8.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.850      ;
; 8.027 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 1.792      ;
; 8.027 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 1.792      ;
; 8.031 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.866      ;
; 8.031 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.866      ;
; 8.032 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.862      ;
; 8.032 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.861      ;
; 8.032 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.862      ;
; 8.032 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.862      ;
; 8.032 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.862      ;
; 8.033 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.808      ;
; 8.033 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 1.808      ;
; 8.034 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 1.804      ;
; 8.034 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 1.804      ;
; 8.034 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.854      ;
; 8.039 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.850      ;
; 8.039 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.850      ;
; 8.040 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.851      ;
; 8.041 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 1.792      ;
; 8.041 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.854      ;
; 8.041 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.854      ;
; 8.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.855      ;
; 8.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.855      ;
; 8.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.855      ;
; 8.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.855      ;
; 8.043 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.853      ;
; 8.043 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.853      ;
; 8.043 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.853      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.852      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.854      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.852      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.849      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.851      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.853      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.849      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.849      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.849      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.851      ;
; 8.044 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.852      ;
; 8.126 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.729      ;
; 8.126 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.729      ;
; 8.130 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.755      ;
; 8.131 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.131 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.131 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.131 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.132 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.745      ;
; 8.132 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.745      ;
; 8.132 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.754      ;
; 8.133 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.741      ;
; 8.133 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.741      ;
; 8.133 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.752      ;
; 8.133 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.754      ;
; 8.133 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.750      ;
; 8.140 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.729      ;
; 8.142 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.740      ;
; 8.149 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.744      ;
; 8.149 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.744      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_actual_tag[0]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_wb_tag[0]              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ctrl_shift_rot            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ld_align_byte2_byte3_fill ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ctrl_mul_lsw              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[0]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[1]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[2]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[3]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[4]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[6]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[7]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[8]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[9]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ld_align_byte1_fill       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src1[7]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[11]             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_dc_dirty                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.529      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[4]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill2             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[9]                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.529      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src2_reg[9]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.529      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[12]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[5]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[5]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill1             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_pass1                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[10]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[11]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[12]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[13]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_partial_prod[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.533      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[14]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_result[15]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[15]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[7]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[7]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src1[21]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.523      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_sel_fill3             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_pass3                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[0]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[0]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[2]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_rot_mask[1]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[1]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[28]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[28]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_inst_result[28]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|W_wr_data[28]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[27]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[3]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[18]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[26]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[24]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[24]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[16]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_alu_result[16]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|E_src1[16]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_alu_result[19]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[19]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[23]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.526      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[17]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[13]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[14]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot_mask[6]               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.527      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src2[24]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[24]              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src2[8]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[23]              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[22]              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src2[20]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src2[20]              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src2[3]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.530      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src1[31]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.521      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src1[29]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src1[13]                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]~_Duplicate_1 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src1[6]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.528      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|M_src1[0]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.521      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[29]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.522      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_rot[12]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_shift_rot_result[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
; 1.397 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_inst_result[12]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.532      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_gt51:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~portb_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~portb_re_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~portb_re_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~portb_re_reg                                                                                                                                                    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                     ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~portb_re_reg                                                                                                                                                     ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~portb_re_reg                                                                                                                                                     ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                     ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                     ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                     ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                     ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                     ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                             ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                            ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.044 ; 2.507 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.231 ; 3.624 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.519 ; 3.339 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 2.461 ; 3.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 2.447 ; 3.238 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 2.376 ; 3.178 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.244 ; 3.039 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 2.493 ; 3.301 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 2.394 ; 3.204 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.519 ; 3.339 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 2.367 ; 3.182 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 2.350 ; 3.112 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 2.201 ; 2.966 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 2.323 ; 3.086 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 2.193 ; 2.952 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.287 ; 3.057 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 2.349 ; 3.105 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 2.427 ; 3.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.340 ; 3.106 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 2.378 ; 3.181 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 2.746 ; 3.591 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 2.256 ; 3.036 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 2.256 ; 3.036 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.446 ; 1.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 0.614 ; 1.165 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 0.614 ; 1.165 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 0.614 ; 1.165 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 0.610 ; 1.161 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 0.597 ; 1.146 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 0.600 ; 1.149 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 1.498 ; 1.950 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.498 ; 1.950 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.090 ; 1.559 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.409 ; 1.851 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.239 ; 1.705 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 3.619 ; 4.561 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 2.743 ; 3.605 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.134  ; -0.211 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.673 ; -1.029 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -1.789 ; -2.535 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -2.052 ; -2.842 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -2.039 ; -2.820 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -1.967 ; -2.752 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -1.840 ; -2.618 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -2.084 ; -2.881 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -1.984 ; -2.777 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -2.109 ; -2.918 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -1.959 ; -2.756 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -1.945 ; -2.700 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -1.796 ; -2.548 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -1.918 ; -2.674 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -1.789 ; -2.535 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -1.879 ; -2.635 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -1.943 ; -2.692 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -2.015 ; -2.831 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -1.935 ; -2.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -1.969 ; -2.753 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -2.320 ; -3.146 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.071 ; -1.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -1.848 ; -2.614 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.071 ; -1.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.307 ; -0.858 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.307 ; -0.858 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.291 ; -0.840 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.302 ; -0.853 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.292 ; -0.841 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.293 ; -0.842 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.735 ; -1.200 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.121 ; -1.561 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.735 ; -1.200 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.041 ; -1.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.878 ; -1.340 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -2.440 ; -3.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -2.320 ; -3.161 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.675 ; 7.116  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 5.259 ; 5.104  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 3.247 ; 3.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.032 ; 3.863  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.434 ; 3.618  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.369 ; 3.538  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.032 ; 3.863  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.879 ; 2.969  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.358 ; 3.494  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 2.987 ; 3.081  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.074 ; 3.225  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.242 ; 3.363  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 2.581 ; 2.630  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.494 ; 3.633  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 2.655 ; 2.732  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.197 ; 3.320  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.146 ; 3.265  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.266 ; 3.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.425 ; 3.579  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 3.040 ; 3.123  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 5.120 ; 4.886  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.454 ; 2.493  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 6.084 ; 5.773  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.141 ; 3.323  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.615 ; 2.786  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.955 ; 4.097  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 4.801 ; 4.765  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 3.174 ; 3.366  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 2.838 ; 2.962  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 2.811 ; 2.899  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 3.084 ; 3.214  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 3.246 ; 3.373  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 4.801 ; 4.765  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.631 ; 2.754  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.703 ; 1.648  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.687 ; 1.636  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.761 ; 1.689  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.763 ; 1.691  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.685 ; 1.634  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.700 ; 1.645  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.767 ; 1.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.234 ; 2.940  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.758 ; 1.686  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.758 ; 1.686  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.683 ; 1.632  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.700 ; 1.645  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.767 ; 1.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.766 ; 1.694  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.189 ; 3.914  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.939 ; 3.066  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 3.860 ; 4.091  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 3.536 ; 3.755  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.782 ; 2.893  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 2.953 ; 3.085  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.019 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; -0.009 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.429 ; 3.202  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.481  ; 5.924  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 3.218  ; 3.391  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 2.899  ; 3.049  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.262  ; 2.307  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.077  ; 3.251  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.015  ; 3.175  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 3.712  ; 3.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.545  ; 2.629  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.004  ; 3.133  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 2.649  ; 2.737  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.733  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 2.893  ; 3.008  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 2.262  ; 2.307  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.139  ; 3.270  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 2.333  ; 2.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 2.854  ; 2.969  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.801  ; 2.914  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 2.921  ; 3.052  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.069  ; 3.215  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.703  ; 2.780  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 2.684  ; 2.555  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.138  ; 2.172  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 3.684  ; 3.565  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.809  ; 2.984  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.288  ; 2.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.443  ; 3.584  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 2.307  ; 2.423  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 2.828  ; 3.010  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 2.505  ; 2.622  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 2.479  ; 2.562  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 2.742  ; 2.864  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 2.900  ; 3.020  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 4.451  ; 4.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.307  ; 2.423  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.800  ; 3.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.603  ; 2.723  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 3.486  ; 3.706  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 3.176  ; 3.383  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.451  ; 2.556  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 2.615  ; 2.740  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -0.255 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -0.283 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.135  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.689 ; 4.615 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.718 ; 4.644 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.718 ; 4.644 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.503 ; 6.187 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.718 ; 4.644 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.204 ; 5.130 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.974 ; 4.900 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.689 ; 4.615 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.093 ; 5.019 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.354 ; 5.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.346 ; 5.253 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.157 ; 5.064 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.354 ; 5.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.258 ; 5.193 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.307 ; 5.214 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.155 ; 5.081 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.317 ; 5.224 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.639 ; 1.546 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.639 ; 1.546 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.577 ; 1.503 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.576 ; 1.502 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.575 ; 1.501 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 2.520 ; 2.446 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 2.548 ; 2.474 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 2.548 ; 2.474 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 4.323 ; 4.007 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 2.548 ; 2.474 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 3.015 ; 2.941 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 2.794 ; 2.720 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 2.520 ; 2.446 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 2.908 ; 2.834 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 3.162 ; 3.069 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 2.980 ; 2.887 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 3.074 ; 3.009 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 3.124 ; 3.031 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 2.968 ; 2.894 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 3.134 ; 3.041 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.336 ; 1.262 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.333 ; 1.259 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.844     ; 4.918     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.880     ; 4.954     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.880     ; 4.954     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.440     ; 6.756     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.880     ; 4.954     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.412     ; 5.486     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.153     ; 5.227     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.844     ; 4.918     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.290     ; 5.364     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.560     ; 5.653     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.556     ; 5.649     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.336     ; 5.429     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.560     ; 5.653     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.493     ; 5.558     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.511     ; 5.604     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.355     ; 5.429     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.524     ; 5.617     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.578     ; 1.671     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.578     ; 1.671     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.522     ; 1.596     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.531     ; 1.596     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.521     ; 1.595     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 2.489     ; 2.563     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 2.523     ; 2.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 2.523     ; 2.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 4.072     ; 4.388     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 2.523     ; 2.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 3.034     ; 3.108     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 2.785     ; 2.859     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 2.489     ; 2.563     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 2.917     ; 2.991     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 3.185     ; 3.278     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 3.181     ; 3.274     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 2.970     ; 3.063     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 3.185     ; 3.278     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 3.119     ; 3.184     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 3.139     ; 3.232     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 2.979     ; 3.053     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 3.151     ; 3.244     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.288     ; 1.353     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.281     ; 1.355     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 18.990 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                              ;
; Synchronization Node    ; system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                            ; 18.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                   ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                     ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                               ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.576        ;
;  system:inst_cpu|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.414        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 19.132                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.568        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.564        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 19.133                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.570        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.563        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 1.588  ; 0.137 ; 2.060    ; 1.397   ; 4.694               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  altera_reserved_tck                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 49.313              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.588  ; 0.137 ; 2.060    ; 1.397   ; 4.694               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.388 ; 0.193 ; N/A      ; N/A     ; 49.744              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.327 ; 4.495 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.386 ; 7.532 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.342 ; 4.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.260 ; 4.820 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.236 ; 4.782 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.070 ; 4.623 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 3.884 ; 4.444 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.281 ; 4.870 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.114 ; 4.676 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.342 ; 4.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.094 ; 4.634 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.049 ; 4.562 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.828 ; 4.328 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.024 ; 4.542 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.790 ; 4.303 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.923 ; 4.436 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 4.031 ; 4.564 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.171 ; 4.796 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.050 ; 4.554 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 4.110 ; 4.676 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.720 ; 5.302 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.898 ; 4.420 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.898 ; 4.420 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.389 ; 2.618 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.068 ; 1.319 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.476 ; 2.705 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.476 ; 2.705 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.769 ; 1.971 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.296 ; 2.477 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.047 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 6.295 ; 6.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.700 ; 5.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.134  ; -0.211 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.673 ; -1.029 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -1.789 ; -2.535 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -2.052 ; -2.842 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -2.039 ; -2.820 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -1.967 ; -2.752 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -1.840 ; -2.618 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -2.084 ; -2.881 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -1.984 ; -2.777 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -2.109 ; -2.918 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -1.959 ; -2.756 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -1.945 ; -2.700 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -1.796 ; -2.548 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -1.918 ; -2.674 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -1.789 ; -2.535 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -1.879 ; -2.635 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -1.943 ; -2.692 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -2.015 ; -2.831 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -1.935 ; -2.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -1.969 ; -2.753 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -2.320 ; -3.146 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.071 ; -1.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -1.848 ; -2.614 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.071 ; -1.522 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.307 ; -0.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.307 ; -0.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.291 ; -0.682 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.302 ; -0.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.292 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.293 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.735 ; -1.200 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.121 ; -1.561 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.735 ; -1.200 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.041 ; -1.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.878 ; -1.340 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -2.440 ; -3.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -2.320 ; -3.161 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.459 ; 12.018 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.992  ; 8.889  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.668  ; 5.675  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 6.270  ; 6.040  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.876  ; 5.931  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.734  ; 5.735  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 6.270  ; 6.040  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.935  ; 4.915  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.779  ; 5.757  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 5.136  ; 5.104  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 5.209  ; 5.227  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.627  ; 5.556  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.437  ; 4.437  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.112  ; 6.014  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.532  ; 4.566  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 5.571  ; 5.544  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 5.447  ; 5.440  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 5.633  ; 5.657  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.878  ; 5.859  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.294  ; 5.252  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 8.643  ; 8.632  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.266  ; 4.198  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 10.229 ; 10.271 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.397  ; 5.458  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.540  ; 4.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 6.796  ; 6.780  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 7.622  ; 7.435  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 5.362  ; 5.486  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.798  ; 4.886  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 4.861  ; 4.848  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 5.263  ; 5.272  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 5.581  ; 5.614  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 7.622  ; 7.435  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.502  ; 4.604  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.953  ; 2.868  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.953  ; 2.868  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.961  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.883  ; 6.711  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 5.040  ; 5.107  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 6.672  ; 6.702  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 6.095  ; 6.175  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.749  ; 4.810  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 5.039  ; 5.093  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 1.061  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.961  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 5.304  ; 4.999  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.481  ; 5.924  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 3.218  ; 3.391  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 2.899  ; 3.049  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.262  ; 2.307  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.077  ; 3.251  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.015  ; 3.175  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 3.712  ; 3.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.545  ; 2.629  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.004  ; 3.133  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 2.649  ; 2.737  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.733  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 2.893  ; 3.008  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 2.262  ; 2.307  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.139  ; 3.270  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 2.333  ; 2.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 2.854  ; 2.969  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.801  ; 2.914  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 2.921  ; 3.052  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.069  ; 3.215  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.703  ; 2.780  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 2.684  ; 2.555  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.138  ; 2.172  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 3.684  ; 3.565  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.809  ; 2.984  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.288  ; 2.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.443  ; 3.584  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 2.307  ; 2.423  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 2.828  ; 3.010  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 2.505  ; 2.622  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 2.479  ; 2.562  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 2.742  ; 2.864  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 2.900  ; 3.020  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 4.451  ; 4.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.307  ; 2.423  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.800  ; 3.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.603  ; 2.723  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 3.486  ; 3.706  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 3.176  ; 3.383  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.451  ; 2.556  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 2.615  ; 2.740  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -0.255 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -0.283 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.135  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_SI               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VS_DREQ             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VS_SO               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.124 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.124 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00509 V          ; 0.088 V                              ; 0.153 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00509 V         ; 0.088 V                             ; 0.153 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 395447     ; 64       ; 224        ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 253        ; 0        ; 0          ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 395447     ; 64       ; 224        ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 253        ; 0        ; 0          ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2496       ; 0        ; 32         ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2496       ; 0        ; 32         ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 77    ; 77   ;
; Unconstrained Output Port Paths ; 695   ; 695  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Feb 22 14:03:15 2016
Info: Command: quartus_sta de0_nano_system -c de0_nano_system
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.588         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    97.388         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.292         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.361         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.060
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.060         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.415
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.415         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.694         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747         0.000 CLOCK_50 
    Info (332119):    49.542         0.000 altera_reserved_tck 
    Info (332119):    49.747         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 18.212 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.313         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    97.707         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.285         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.385         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.160
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.160         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.718         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709         0.000 CLOCK_50 
    Info (332119):    49.502         0.000 altera_reserved_tck 
    Info (332119):    49.744         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 18.414 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.264         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.512         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.137         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 3.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.273         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.397         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.749         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416         0.000 CLOCK_50 
    Info (332119):    49.313         0.000 altera_reserved_tck 
    Info (332119):    49.782         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 18.990 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 432 megabytes
    Info: Processing ended: Mon Feb 22 14:03:23 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


