{
  "design": {
    "design_info": {
      "boundary_crc": "0xDBD42120CF1EE0C2",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../LED_matrix_driver.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "UART_RX_0": "",
      "proc_sys_reset_0": "",
      "fifo_generator_0": "",
      "seven_seg_0": "",
      "xlconstant_1": "",
      "system_ila_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "UART_RX": {
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "user_prop"
          }
        }
      },
      "fpga_reset": {
        "direction": "I"
      },
      "CA": {
        "direction": "O"
      },
      "CB": {
        "direction": "O"
      },
      "CC": {
        "direction": "O"
      },
      "CD": {
        "direction": "O"
      },
      "CE": {
        "direction": "O"
      },
      "CF": {
        "direction": "O"
      },
      "CG": {
        "direction": "O"
      },
      "AN0": {
        "direction": "O"
      },
      "AN1": {
        "direction": "O"
      },
      "led0": {
        "direction": "O"
      },
      "AN2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "AN3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led1": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "144.719"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.0"
          },
          "CLKOUT2_JITTER": {
            "value": "251.196"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "6.25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "128"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_STOPPED": {
            "value": "true"
          }
        }
      },
      "UART_RX_0": {
        "vlnv": "xilinx.com:module_ref:UART_RX:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_UART_RX_0_0",
        "xci_path": "ip/design_1_UART_RX_0_0/design_1_UART_RX_0_0.xci",
        "inst_hier_path": "UART_RX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_RX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_RX_Serial": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "o_RX_DV": {
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "o_RX_Byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "11",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Data_Count": {
            "value": "true"
          },
          "Data_Count_Width": {
            "value": "11"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      },
      "seven_seg_0": {
        "vlnv": "xilinx.com:module_ref:seven_seg:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_seven_seg_0_0",
        "xci_path": "ip/design_1_seven_seg_0_0/design_1_seven_seg_0_0.xci",
        "inst_hier_path": "seven_seg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seven_seg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_data_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "6250000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_display_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "6250000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "o_fifo_read": {
            "direction": "O"
          },
          "o_an1": {
            "direction": "O"
          },
          "o_an0": {
            "direction": "O"
          },
          "o_ca": {
            "direction": "O"
          },
          "o_cb": {
            "direction": "O"
          },
          "o_cc": {
            "direction": "O"
          },
          "o_cd": {
            "direction": "O"
          },
          "o_ce": {
            "direction": "O"
          },
          "o_cf": {
            "direction": "O"
          },
          "o_cg": {
            "direction": "O"
          },
          "o_dp": {
            "direction": "O"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "19",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          }
        }
      }
    },
    "nets": {
      "UART_RX_0_o_RX_Byte": {
        "ports": [
          "UART_RX_0/o_RX_Byte",
          "fifo_generator_0/din"
        ]
      },
      "UART_RX_0_o_RX_DV": {
        "ports": [
          "UART_RX_0/o_RX_DV",
          "fifo_generator_0/wr_en"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "fifo_generator_0/clk",
          "UART_RX_0/i_Clk",
          "system_ila_0/clk"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "seven_seg_0/i_data_clk",
          "seven_seg_0/i_display_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "fifo_generator_0_data_count": {
        "ports": [
          "fifo_generator_0/data_count",
          "system_ila_0/probe0"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "system_ila_0/probe2",
          "seven_seg_0/i_data"
        ]
      },
      "fifo_generator_0_wr_ack": {
        "ports": [
          "fifo_generator_0/wr_ack",
          "led1"
        ]
      },
      "i_RX_Serial_0_1": {
        "ports": [
          "UART_RX",
          "UART_RX_0/i_RX_Serial"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "fifo_generator_0/srst"
        ]
      },
      "seven_seg_0_o_an0": {
        "ports": [
          "seven_seg_0/o_an0",
          "AN0"
        ]
      },
      "seven_seg_0_o_an1": {
        "ports": [
          "seven_seg_0/o_an1",
          "AN1"
        ]
      },
      "seven_seg_0_o_ca": {
        "ports": [
          "seven_seg_0/o_ca",
          "CA"
        ]
      },
      "seven_seg_0_o_cb": {
        "ports": [
          "seven_seg_0/o_cb",
          "CB"
        ]
      },
      "seven_seg_0_o_cc": {
        "ports": [
          "seven_seg_0/o_cc",
          "CC"
        ]
      },
      "seven_seg_0_o_cd": {
        "ports": [
          "seven_seg_0/o_cd",
          "CD"
        ]
      },
      "seven_seg_0_o_ce": {
        "ports": [
          "seven_seg_0/o_ce",
          "CE"
        ]
      },
      "seven_seg_0_o_cf": {
        "ports": [
          "seven_seg_0/o_cf",
          "CF"
        ]
      },
      "seven_seg_0_o_cg": {
        "ports": [
          "seven_seg_0/o_cg",
          "CG"
        ]
      },
      "seven_seg_0_o_fifo_read": {
        "ports": [
          "seven_seg_0/o_fifo_read",
          "fifo_generator_0/rd_en",
          "led0",
          "system_ila_0/probe1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "fpga_reset",
          "clk_wiz/reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "AN3",
          "AN2"
        ]
      }
    }
  }
}