/*
 * arch/arm/mach-tegra/baseband-xmm-power.h
 *
 * Copyright (C) 2011 NVIDIA Corporation
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef BASEBAND_XMM_POWER_H
#define BASEBAND_XMM_POWER_H

#include <linux/pm.h>
#include <linux/suspend.h>

#define VENDOR_ID         0x1519
#define PRODUCT_ID        0x0020
#define TEGRA_EHCI_DEVICE "/sys/devices/platform/tegra-ehci.1/ehci_power"
#define XMM_ONOFF_PATH "/sys/devices/platform/baseband_xmm_power/xmm_onoff"

#define XMM_MODEM_VER_1121	0x1121
#define XMM_MODEM_VER_1130	0x1130
#define XMM_MODEM_VER_1145	0x1145

#define ENUM_REPEAT_TRY_CNT 3
#define MODEM_ENUM_TIMEOUT_500MS 16 /* 8 sec */
#define MODEM_ENUM_TIMEOUT_200MS 25 /* 5 sec */
#define SHORT_AUTOSUSPEND_DELAY 100
#define DEFAULT_AUTOSUSPEND_DELAY 2000

/* shared between baseband-xmm-* modules so they can agree on same
 * modem configuration
 */
extern unsigned long modem_ver;
extern unsigned long modem_flash;
extern unsigned long modem_pm;

enum baseband_type {
	BASEBAND_XMM,
};

struct baseband_power_platform_data {
	enum baseband_type baseband_type;
	struct platform_device* (*hsic_register)(void);
	void (*hsic_unregister)(struct platform_device *);
	union {
		struct {
			int mdm_reset;
			int mdm_on;
			int ap2mdm_ack;
			int mdm2ap_ack;
			int ap2mdm_ack2;
			int mdm2ap_ack2;
			struct platform_device *device;
		} generic;
		struct {
			int bb_rst;
			int bb_on;
			int ipc_bb_wake;
			int ipc_ap_wake;
			int ipc_hsic_active;
			int ipc_hsic_sus_req;
			struct platform_device *hsic_device;
		} xmm;
	} modem;
};

enum baseband_xmm_power_work_state_t {
	BBXMM_WORK_UNINIT,
	BBXMM_WORK_INIT,
	/* initialize flash modem */
	BBXMM_WORK_INIT_FLASH_STEP1,
	/* initialize flash (with power management support) modem */
	BBXMM_WORK_INIT_FLASH_PM_STEP1,
	BBXMM_WORK_INIT_FLASH_PM_VER_LT_1130_STEP1,
	BBXMM_WORK_INIT_FLASH_PM_VER_GE_1130_STEP1,
	/* initialize flashless (with power management support) modem */
	BBXMM_WORK_INIT_FLASHLESS_PM_STEP1,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_LT_1130_WAIT_IRQ,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_LT_1130_STEP1,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_LT_1130_STEP2,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_GE_1130_STEP1,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_GE_1130_STEP2,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_GE_1130_STEP3,
	BBXMM_WORK_INIT_FLASHLESS_PM_VER_GE_1130_STEP4,
    /* To_Ril-recovery Nvidia_Patch_20111226 [Start] */
	BBXMM_WORK_INIT_FLASH_PM_VER_GE_1145_RECOVERY,
    /* //To_Ril-recovery Nvidia_Patch_20111226 [END] */
};

struct baseband_xmm_power_work_t {
	/* work structure must be first structure member */
	struct work_struct work;
	/* xmm modem state */
	enum baseband_xmm_power_work_state_t state;
};

enum baseband_xmm_powerstate_t {
	BBXMM_PS_UNINIT	= 0,
	BBXMM_PS_INIT	= 1,
	BBXMM_PS_L0	= 2,
	BBXMM_PS_L0TOL2	= 3,
	BBXMM_PS_L2	= 4,
	BBXMM_PS_L2TOL0	= 5,
	BBXMM_PS_L2TOL3	= 6,
	BBXMM_PS_L3	= 7,
	BBXMM_PS_L3TOL0	= 8,
	BBXMM_PS_LAST	= -1,
};

irqreturn_t baseband_xmm_power_ipc_ap_wake_irq(int irq, void *dev_id);

void baseband_xmm_power_switch(bool power_on); //To_Ril-recovery Nvidia_Patch_20111226
void baseband_xmm_set_power_status(unsigned int status);

#endif	//__BASEBAND_XMM_POWER_H__
