m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV
T_opt
!s110 1769698169
VbUHDjM[?<>nNCT2E0P`d22
04 8 4 work fifo_top fast 0
=1-9ac3c3f168e9-697b7379-236-415c
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vfifo_dut
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1769698166
!i10b 1
!s100 ]h`EIA2=A^I9^jkCf0moe2
Ii@1]aCeg>_>ZhAicc4XO23
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 fifo_top_sv_unit
S1
R0
w1769697692
8fifo_dut.sv
Z6 Ffifo_dut.sv
L0 1
Z7 OL;L;10.7c;67
r1
!s85 0
31
Z8 !s108 1769698166.000000
Z9 !s107 fifo_sb.sv|fifo_moni.sv|fifo_bfm.sv|fifo_driv.sv|fifo_gen.sv|fifo_pkt.sv|fifo_env.sv|fifo_read_test.sv|fifo_tb.sv|fifo_intf.sv|fifo_dut.sv|fifo_top.sv|
Z10 !s90 -reportprogress|300|fifo_top.sv|+acc|
!i113 0
Z11 o+acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Yfifo_intf
R2
R3
!i10b 1
!s100 b>8@k[EzZaj6]TL8im?OD3
I]C>o_]N[HhJ8T]HSJ_QjM0
R4
R5
S1
R0
w1769522483
8fifo_intf.sv
Z12 Ffifo_intf.sv
L0 1
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
4fifo_tb
R2
Z13 DXx4 work 16 fifo_top_sv_unit 0 22 DSO;zXRzVdakA:JM<aPz21
R4
r1
!s85 0
!i10b 1
!s100 =_20?SBC4AhR_`>n0DdYT1
Ij8Sg;:W`87ielEfZTXfeI3
R5
S1
R0
w1769610385
8fifo_tb.sv
Z14 Ffifo_tb.sv
L0 3
R7
31
R8
R9
R10
!i113 0
R11
R1
vfifo_top
R2
R13
R4
r1
!s85 0
!i10b 1
!s100 Xd_FdeI7[;QU^LbY1l]_i2
I9WK<<JL]1hoziX=oTF`460
R5
S1
R0
w1769611954
Z15 8fifo_top.sv
Z16 Ffifo_top.sv
L0 5
R7
31
R8
R9
R10
!i113 0
R11
R1
Xfifo_top_sv_unit
!s115 fifo_intf
R2
VDSO;zXRzVdakA:JM<aPz21
r1
!s85 0
!i10b 1
!s100 YGL[REGAH=CO:aJWZ:[7W3
IDSO;zXRzVdakA:JM<aPz21
!i103 1
S1
R0
w1769698157
R15
R16
R6
R12
R14
Ffifo_read_test.sv
Ffifo_env.sv
Ffifo_pkt.sv
Ffifo_gen.sv
Ffifo_driv.sv
Ffifo_bfm.sv
Ffifo_moni.sv
Ffifo_sb.sv
L0 1
R7
31
R8
R9
R10
!i113 0
R11
R1
