INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.sim/tb_loop/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
