/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  reg [13:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  reg [15:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [17:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  reg [29:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_28z[5] | ~(celloutsig_0_20z[4]);
  assign celloutsig_0_39z = celloutsig_0_14z | ~(celloutsig_0_20z[4]);
  assign celloutsig_0_41z = celloutsig_0_19z[6] | ~(celloutsig_0_7z[23]);
  assign celloutsig_0_47z = celloutsig_0_17z | ~(celloutsig_0_28z[9]);
  assign celloutsig_0_57z = celloutsig_0_17z | ~(celloutsig_0_36z);
  assign celloutsig_0_6z = celloutsig_0_4z | ~(celloutsig_0_1z[10]);
  assign celloutsig_1_1z = celloutsig_1_0z[0] | ~(celloutsig_1_0z[4]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[181]);
  assign celloutsig_1_10z = celloutsig_1_9z | ~(celloutsig_1_7z);
  assign celloutsig_1_16z = celloutsig_1_2z | ~(celloutsig_1_9z);
  assign celloutsig_1_17z = celloutsig_1_10z | ~(celloutsig_1_16z);
  assign celloutsig_1_18z = celloutsig_1_9z | ~(celloutsig_1_17z);
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_4z[0]);
  assign celloutsig_0_11z = celloutsig_0_10z[1] | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_26z = celloutsig_0_6z | ~(celloutsig_0_18z[1]);
  assign celloutsig_0_27z = celloutsig_0_23z | ~(celloutsig_0_9z);
  assign celloutsig_0_3z = celloutsig_0_1z[9] | ~(celloutsig_0_2z);
  assign celloutsig_0_29z = celloutsig_0_23z | ~(celloutsig_0_28z[3]);
  assign celloutsig_0_33z = celloutsig_0_5z[10] | ~(celloutsig_0_18z[3]);
  assign celloutsig_0_0z = ~^ in_data[50:43];
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z[10:9], celloutsig_0_0z };
  assign celloutsig_0_59z = ~^ { celloutsig_0_37z[12:2], celloutsig_0_47z };
  assign celloutsig_0_63z = ~^ { celloutsig_0_5z[14:1], celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_59z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[15:12], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = ~^ celloutsig_1_3z[4:1];
  assign celloutsig_0_9z = ~^ { celloutsig_0_1z[6:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_13z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_17z = ~^ { in_data[59:57], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = ~^ in_data[88:61];
  assign celloutsig_0_23z = ~^ celloutsig_0_10z[9:1];
  assign celloutsig_0_31z = ~^ celloutsig_0_20z[12:10];
  assign celloutsig_0_34z = ~^ in_data[53:45];
  assign celloutsig_0_40z = { celloutsig_0_15z[2], celloutsig_0_31z, celloutsig_0_34z } >>> celloutsig_0_19z[5:3];
  assign celloutsig_0_44z = { celloutsig_0_7z[17:13], celloutsig_0_41z, celloutsig_0_6z, celloutsig_0_29z } >>> { celloutsig_0_7z[18:15], celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_4z };
  assign celloutsig_0_46z = { celloutsig_0_44z[2:0], celloutsig_0_33z } >>> { celloutsig_0_28z[1:0], celloutsig_0_39z, celloutsig_0_27z };
  assign celloutsig_0_64z = { celloutsig_0_18z[3], celloutsig_0_5z, celloutsig_0_57z } >>> { celloutsig_0_40z[1], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_55z };
  assign celloutsig_1_0z = in_data[174:170] >>> in_data[121:117];
  assign celloutsig_1_3z = in_data[149:140] >>> { celloutsig_1_0z[4:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[9:3] >>> { in_data[143:138], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } >>> in_data[173:155];
  assign celloutsig_0_8z = in_data[54:43] >>> { celloutsig_0_5z[14:6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_10z = in_data[44:35] >>> { celloutsig_0_1z[7:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[34:23] >>> in_data[25:14];
  assign celloutsig_0_12z = celloutsig_0_1z[9:3] >>> { in_data[92:87], celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_7z[19:15] >>> { in_data[6:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_13z[3:0], celloutsig_0_4z } >>> { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_16z = celloutsig_0_15z[4:1] >>> celloutsig_0_10z[4:1];
  assign celloutsig_0_18z = celloutsig_0_16z >>> { celloutsig_0_7z[12:10], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_16z } >>> { celloutsig_0_7z[25:17], celloutsig_0_17z };
  assign celloutsig_0_20z = celloutsig_0_7z[15:1] >>> { celloutsig_0_13z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_7z[21:18], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_14z } >>> { celloutsig_0_8z[10:3], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_20z[12:7], celloutsig_0_20z } >>> { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_37z = 14'h0000;
    else if (clkin_data[32]) celloutsig_0_37z = { celloutsig_0_1z[7:5], celloutsig_0_2z, celloutsig_0_25z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_1z[8:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_55z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_55z = celloutsig_0_46z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 30'h00000000;
    else if (!clkin_data[32]) celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
