# gowtham_RISC-V-SoC_tapeout-program-Week-0
This repository documents my week-by-week progress with tasks inside each week.  "In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India‚Äôs largest collaborative RISC-V tapeout initiative
## üìÖ Week 0 ‚Äî Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**]([Week0/Task0/README.md](https://github.com/gowtham-2206/gowtham_RISC-V-SoC_tapeout-program-Week-0/blob/eb5f5509c9369a4cdae4ae3218ac305e04473fa8/Task-0/README.md#risc-v-reference-soc-tapeout-program-vsd)) | üõ†Ô∏è [Tools Installation]([Week0/Task0/README.md](https://github.com/gowtham-2206/gowtham_RISC-V-SoC_tapeout-program-Week-0/blob/eb5f5509c9369a4cdae4ae3218ac305e04473fa8/Task-0/README.md#risc-v-reference-soc-tapeout-program-vsd)) ‚Äî Installed **Iverilog**, **Yosys**, and **gtkWave** | ‚úÖ Completed |



### üåü Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL ‚Üí GDSII flow experiments**.


## üôè Acknowledgment  

I am grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  


---
