
ADC_EXAMPLE1_GFX1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025d6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          000002d3  00802000  00802000  0000264a  2**0
                  ALLOC
  2 .stab         00001cb0  00000000  00000000  0000264c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000006f7  00000000  00000000  000042fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000638  00000000  00000000  000049f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000fe5  00000000  00000000  00005030  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000bcf0  00000000  00000000  00006015  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000021c8  00000000  00000000  00011d05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000b672  00000000  00000000  00013ecd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a00  00000000  00000000  0001f540  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003b9d  00000000  00000000  0001ff40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004822  00000000  00000000  00023add  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 00276b88  00000000  00000000  000282ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000f95  00000000  00000000  0029ee87  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000790  00000000  00000000  0029fe20  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

	do {
		*data++ = st7565r_read_data();
	} while(--width);
#endif
}
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
       2:	00 00       	nop
       4:	1b c1       	rjmp	.+566    	; 0x23c <__bad_interrupt>
       6:	00 00       	nop
       8:	19 c1       	rjmp	.+562    	; 0x23c <__bad_interrupt>
       a:	00 00       	nop
       c:	17 c1       	rjmp	.+558    	; 0x23c <__bad_interrupt>
       e:	00 00       	nop
      10:	15 c1       	rjmp	.+554    	; 0x23c <__bad_interrupt>
      12:	00 00       	nop
      14:	13 c1       	rjmp	.+550    	; 0x23c <__bad_interrupt>
      16:	00 00       	nop
      18:	11 c1       	rjmp	.+546    	; 0x23c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0f c1       	rjmp	.+542    	; 0x23c <__bad_interrupt>
      1e:	00 00       	nop
      20:	0d c1       	rjmp	.+538    	; 0x23c <__bad_interrupt>
      22:	00 00       	nop
      24:	0b c1       	rjmp	.+534    	; 0x23c <__bad_interrupt>
      26:	00 00       	nop
      28:	09 c1       	rjmp	.+530    	; 0x23c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	07 c1       	rjmp	.+526    	; 0x23c <__bad_interrupt>
      2e:	00 00       	nop
      30:	05 c1       	rjmp	.+522    	; 0x23c <__bad_interrupt>
      32:	00 00       	nop
      34:	03 c1       	rjmp	.+518    	; 0x23c <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 31 09 	jmp	0x1262	; 0x1262 <__vector_14>
      3c:	0c 94 5e 09 	jmp	0x12bc	; 0x12bc <__vector_15>
      40:	0c 94 8b 09 	jmp	0x1316	; 0x1316 <__vector_16>
      44:	0c 94 b8 09 	jmp	0x1370	; 0x1370 <__vector_17>
      48:	0c 94 e5 09 	jmp	0x13ca	; 0x13ca <__vector_18>
      4c:	0c 94 12 0a 	jmp	0x1424	; 0x1424 <__vector_19>
      50:	0c 94 3f 0a 	jmp	0x147e	; 0x147e <__vector_20>
      54:	0c 94 6c 0a 	jmp	0x14d8	; 0x14d8 <__vector_21>
      58:	0c 94 99 0a 	jmp	0x1532	; 0x1532 <__vector_22>
      5c:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__vector_23>
      60:	ed c0       	rjmp	.+474    	; 0x23c <__bad_interrupt>
      62:	00 00       	nop
      64:	eb c0       	rjmp	.+470    	; 0x23c <__bad_interrupt>
      66:	00 00       	nop
      68:	e9 c0       	rjmp	.+466    	; 0x23c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e7 c0       	rjmp	.+462    	; 0x23c <__bad_interrupt>
      6e:	00 00       	nop
      70:	e5 c0       	rjmp	.+458    	; 0x23c <__bad_interrupt>
      72:	00 00       	nop
      74:	e3 c0       	rjmp	.+454    	; 0x23c <__bad_interrupt>
      76:	00 00       	nop
      78:	e1 c0       	rjmp	.+450    	; 0x23c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	df c0       	rjmp	.+446    	; 0x23c <__bad_interrupt>
      7e:	00 00       	nop
      80:	dd c0       	rjmp	.+442    	; 0x23c <__bad_interrupt>
      82:	00 00       	nop
      84:	db c0       	rjmp	.+438    	; 0x23c <__bad_interrupt>
      86:	00 00       	nop
      88:	d9 c0       	rjmp	.+434    	; 0x23c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d7 c0       	rjmp	.+430    	; 0x23c <__bad_interrupt>
      8e:	00 00       	nop
      90:	d5 c0       	rjmp	.+426    	; 0x23c <__bad_interrupt>
      92:	00 00       	nop
      94:	d3 c0       	rjmp	.+422    	; 0x23c <__bad_interrupt>
      96:	00 00       	nop
      98:	d1 c0       	rjmp	.+418    	; 0x23c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	be c6       	rjmp	.+3452   	; 0xe1a <__vector_39>
      9e:	00 00       	nop
      a0:	ee c6       	rjmp	.+3548   	; 0xe7e <__vector_40>
      a2:	00 00       	nop
      a4:	1e c7       	rjmp	.+3644   	; 0xee2 <__vector_41>
      a6:	00 00       	nop
      a8:	4e c7       	rjmp	.+3740   	; 0xf46 <__vector_42>
      aa:	00 00       	nop
      ac:	c7 c0       	rjmp	.+398    	; 0x23c <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c5 c0       	rjmp	.+394    	; 0x23c <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c3 c0       	rjmp	.+390    	; 0x23c <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c1 c0       	rjmp	.+386    	; 0x23c <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 b5 0c 	jmp	0x196a	; 0x196a <__vector_47>
      c0:	0c 94 e2 0c 	jmp	0x19c4	; 0x19c4 <__vector_48>
      c4:	0c 94 0f 0d 	jmp	0x1a1e	; 0x1a1e <__vector_49>
      c8:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__vector_50>
      cc:	0c 94 69 0d 	jmp	0x1ad2	; 0x1ad2 <__vector_51>
      d0:	0c 94 96 0d 	jmp	0x1b2c	; 0x1b2c <__vector_52>
      d4:	0c 94 c3 0d 	jmp	0x1b86	; 0x1b86 <__vector_53>
      d8:	0c 94 f0 0d 	jmp	0x1be0	; 0x1be0 <__vector_54>
      dc:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <__vector_55>
      e0:	0c 94 4a 0e 	jmp	0x1c94	; 0x1c94 <__vector_56>
      e4:	ab c0       	rjmp	.+342    	; 0x23c <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a9 c0       	rjmp	.+338    	; 0x23c <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a7 c0       	rjmp	.+334    	; 0x23c <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a5 c0       	rjmp	.+330    	; 0x23c <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a3 c0       	rjmp	.+326    	; 0x23c <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a1 c0       	rjmp	.+322    	; 0x23c <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9f c0       	rjmp	.+318    	; 0x23c <__bad_interrupt>
      fe:	00 00       	nop
     100:	9d c0       	rjmp	.+314    	; 0x23c <__bad_interrupt>
     102:	00 00       	nop
     104:	9b c0       	rjmp	.+310    	; 0x23c <__bad_interrupt>
     106:	00 00       	nop
     108:	99 c0       	rjmp	.+306    	; 0x23c <__bad_interrupt>
     10a:	00 00       	nop
     10c:	97 c0       	rjmp	.+302    	; 0x23c <__bad_interrupt>
     10e:	00 00       	nop
     110:	95 c0       	rjmp	.+298    	; 0x23c <__bad_interrupt>
     112:	00 00       	nop
     114:	93 c0       	rjmp	.+294    	; 0x23c <__bad_interrupt>
     116:	00 00       	nop
     118:	91 c0       	rjmp	.+290    	; 0x23c <__bad_interrupt>
     11a:	00 00       	nop
     11c:	b6 c5       	rjmp	.+2924   	; 0xc8a <__vector_71>
     11e:	00 00       	nop
     120:	e6 c5       	rjmp	.+3020   	; 0xcee <__vector_72>
     122:	00 00       	nop
     124:	16 c6       	rjmp	.+3116   	; 0xd52 <__vector_73>
     126:	00 00       	nop
     128:	46 c6       	rjmp	.+3212   	; 0xdb6 <__vector_74>
     12a:	00 00       	nop
     12c:	87 c0       	rjmp	.+270    	; 0x23c <__bad_interrupt>
     12e:	00 00       	nop
     130:	85 c0       	rjmp	.+266    	; 0x23c <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 f3 0a 	jmp	0x15e6	; 0x15e6 <__vector_77>
     138:	0c 94 20 0b 	jmp	0x1640	; 0x1640 <__vector_78>
     13c:	0c 94 4d 0b 	jmp	0x169a	; 0x169a <__vector_79>
     140:	0c 94 7a 0b 	jmp	0x16f4	; 0x16f4 <__vector_80>
     144:	0c 94 a7 0b 	jmp	0x174e	; 0x174e <__vector_81>
     148:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__vector_82>
     14c:	0c 94 01 0c 	jmp	0x1802	; 0x1802 <__vector_83>
     150:	0c 94 2e 0c 	jmp	0x185c	; 0x185c <__vector_84>
     154:	0c 94 5b 0c 	jmp	0x18b6	; 0x18b6 <__vector_85>
     158:	0c 94 88 0c 	jmp	0x1910	; 0x1910 <__vector_86>
     15c:	6f c0       	rjmp	.+222    	; 0x23c <__bad_interrupt>
     15e:	00 00       	nop
     160:	6d c0       	rjmp	.+218    	; 0x23c <__bad_interrupt>
     162:	00 00       	nop
     164:	6b c0       	rjmp	.+214    	; 0x23c <__bad_interrupt>
     166:	00 00       	nop
     168:	69 c0       	rjmp	.+210    	; 0x23c <__bad_interrupt>
     16a:	00 00       	nop
     16c:	67 c0       	rjmp	.+206    	; 0x23c <__bad_interrupt>
     16e:	00 00       	nop
     170:	65 c0       	rjmp	.+202    	; 0x23c <__bad_interrupt>
     172:	00 00       	nop
     174:	63 c0       	rjmp	.+198    	; 0x23c <__bad_interrupt>
     176:	00 00       	nop
     178:	61 c0       	rjmp	.+194    	; 0x23c <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5f c0       	rjmp	.+190    	; 0x23c <__bad_interrupt>
     17e:	00 00       	nop
     180:	5d c0       	rjmp	.+186    	; 0x23c <__bad_interrupt>
     182:	00 00       	nop
     184:	5b c0       	rjmp	.+182    	; 0x23c <__bad_interrupt>
     186:	00 00       	nop
     188:	59 c0       	rjmp	.+178    	; 0x23c <__bad_interrupt>
     18a:	00 00       	nop
     18c:	57 c0       	rjmp	.+174    	; 0x23c <__bad_interrupt>
     18e:	00 00       	nop
     190:	55 c0       	rjmp	.+170    	; 0x23c <__bad_interrupt>
     192:	00 00       	nop
     194:	53 c0       	rjmp	.+166    	; 0x23c <__bad_interrupt>
     196:	00 00       	nop
     198:	51 c0       	rjmp	.+162    	; 0x23c <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4f c0       	rjmp	.+158    	; 0x23c <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4d c0       	rjmp	.+154    	; 0x23c <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4b c0       	rjmp	.+150    	; 0x23c <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	49 c0       	rjmp	.+146    	; 0x23c <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	47 c0       	rjmp	.+142    	; 0x23c <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 77 0e 	jmp	0x1cee	; 0x1cee <__vector_108>
     1b4:	0c 94 a4 0e 	jmp	0x1d48	; 0x1d48 <__vector_109>
     1b8:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__vector_110>
     1bc:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__vector_111>
     1c0:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__vector_112>
     1c4:	0c 94 58 0f 	jmp	0x1eb0	; 0x1eb0 <__vector_113>
     1c8:	39 c0       	rjmp	.+114    	; 0x23c <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	37 c0       	rjmp	.+110    	; 0x23c <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	35 c0       	rjmp	.+106    	; 0x23c <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	33 c0       	rjmp	.+102    	; 0x23c <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	31 c0       	rjmp	.+98     	; 0x23c <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2f c0       	rjmp	.+94     	; 0x23c <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2d c0       	rjmp	.+90     	; 0x23c <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2b c0       	rjmp	.+86     	; 0x23c <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	29 c0       	rjmp	.+82     	; 0x23c <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	27 c0       	rjmp	.+78     	; 0x23c <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	25 c0       	rjmp	.+74     	; 0x23c <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	23 c0       	rjmp	.+70     	; 0x23c <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	21 c0       	rjmp	.+66     	; 0x23c <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	df e5       	ldi	r29, 0x5F	; 95
     204:	de bf       	out	0x3e, r29	; 62
     206:	cd bf       	out	0x3d, r28	; 61
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	e6 ed       	ldi	r30, 0xD6	; 214
     214:	f5 e2       	ldi	r31, 0x25	; 37
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a0 30       	cpi	r26, 0x00	; 0
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
     226:	12 e2       	ldi	r17, 0x22	; 34
     228:	a0 e0       	ldi	r26, 0x00	; 0
     22a:	b0 e2       	ldi	r27, 0x20	; 32
     22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
     22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
     230:	a3 3d       	cpi	r26, 0xD3	; 211
     232:	b1 07       	cpc	r27, r17
     234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
     236:	c2 d1       	rcall	.+900    	; 0x5bc <main>
     238:	0c 94 e9 12 	jmp	0x25d2	; 0x25d2 <_exit>

0000023c <__bad_interrupt>:
     23c:	e1 ce       	rjmp	.-574    	; 0x0 <__vectors>

0000023e <adc_temp_handler>:
struct adc_config adc_confl;
struct adc_channel_config adcch_confl;

static void adc_temp_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
	result=result >> 4;					//Only the upper 12 BITS of RES register are used (it gives the input value) 
     23e:	ba 01       	movw	r22, r20
     240:	72 95       	swap	r23
     242:	62 95       	swap	r22
     244:	6f 70       	andi	r22, 0x0F	; 15
     246:	67 27       	eor	r22, r23
     248:	7f 70       	andi	r23, 0x0F	; 15
     24a:	67 27       	eor	r22, r23
	result=result & 0x07ff;				//MAX result from temp sensor taht is possible is 2047 i.e. only 11 BITS are required hence, the MSB is masked
     24c:	77 70       	andi	r23, 0x07	; 7
	
	// Compute current temperature in Celsius, based on linearization( given in the manual)
	if (result > 697) 
     24e:	82 e0       	ldi	r24, 0x02	; 2
     250:	6a 3b       	cpi	r22, 0xBA	; 186
     252:	78 07       	cpc	r23, r24
     254:	b8 f0       	brcs	.+46     	; 0x284 <adc_temp_handler+0x46>
	{ current_temperature = (int16_t)((-0.0295 * result) + 40.50229); }
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0e 94 94 11 	call	0x2328	; 0x2328 <__floatunsisf>
     25e:	2c ef       	ldi	r18, 0xFC	; 252
     260:	39 ea       	ldi	r19, 0xA9	; 169
     262:	41 ef       	ldi	r20, 0xF1	; 241
     264:	5c eb       	ldi	r21, 0xBC	; 188
     266:	0e 94 22 12 	call	0x2444	; 0x2444 <__mulsf3>
     26a:	28 e5       	ldi	r18, 0x58	; 88
     26c:	32 e0       	ldi	r19, 0x02	; 2
     26e:	42 e2       	ldi	r20, 0x22	; 34
     270:	52 e4       	ldi	r21, 0x42	; 66
     272:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__addsf3>
     276:	0e 94 63 11 	call	0x22c6	; 0x22c6 <__fixsfsi>
     27a:	60 93 7a 22 	sts	0x227A, r22
     27e:	70 93 7b 22 	sts	0x227B, r23
     282:	31 c0       	rjmp	.+98     	; 0x2e6 <adc_temp_handler+0xa8>
	else if (result > 420) 
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	65 3a       	cpi	r22, 0xA5	; 165
     288:	78 07       	cpc	r23, r24
     28a:	b8 f0       	brcs	.+46     	; 0x2ba <adc_temp_handler+0x7c>
	{ current_temperature = (int16_t)((-0.04748 * result) + 53.25728); }
     28c:	80 e0       	ldi	r24, 0x00	; 0
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0e 94 94 11 	call	0x2328	; 0x2328 <__floatunsisf>
     294:	23 e6       	ldi	r18, 0x63	; 99
     296:	3a e7       	ldi	r19, 0x7A	; 122
     298:	42 e4       	ldi	r20, 0x42	; 66
     29a:	5d eb       	ldi	r21, 0xBD	; 189
     29c:	0e 94 22 12 	call	0x2444	; 0x2444 <__mulsf3>
     2a0:	24 e7       	ldi	r18, 0x74	; 116
     2a2:	37 e0       	ldi	r19, 0x07	; 7
     2a4:	45 e5       	ldi	r20, 0x55	; 85
     2a6:	52 e4       	ldi	r21, 0x42	; 66
     2a8:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__addsf3>
     2ac:	0e 94 63 11 	call	0x22c6	; 0x22c6 <__fixsfsi>
     2b0:	60 93 7a 22 	sts	0x227A, r22
     2b4:	70 93 7b 22 	sts	0x227B, r23
     2b8:	16 c0       	rjmp	.+44     	; 0x2e6 <adc_temp_handler+0xa8>
	else
	{ current_temperature = (int16_t)((-0.07776 * result) + 65.513); }
     2ba:	80 e0       	ldi	r24, 0x00	; 0
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	0e 94 94 11 	call	0x2328	; 0x2328 <__floatunsisf>
     2c2:	23 ea       	ldi	r18, 0xA3	; 163
     2c4:	30 e4       	ldi	r19, 0x40	; 64
     2c6:	4f e9       	ldi	r20, 0x9F	; 159
     2c8:	5d eb       	ldi	r21, 0xBD	; 189
     2ca:	0e 94 22 12 	call	0x2444	; 0x2444 <__mulsf3>
     2ce:	28 ea       	ldi	r18, 0xA8	; 168
     2d0:	36 e0       	ldi	r19, 0x06	; 6
     2d2:	43 e8       	ldi	r20, 0x83	; 131
     2d4:	52 e4       	ldi	r21, 0x42	; 66
     2d6:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__addsf3>
     2da:	0e 94 63 11 	call	0x22c6	; 0x22c6 <__fixsfsi>
     2de:	60 93 7a 22 	sts	0x227A, r22
     2e2:	70 93 7b 22 	sts	0x227B, r23

	temp[temp_counter]=current_temperature;		//the current temperature value is stored in the array
     2e6:	20 91 00 20 	lds	r18, 0x2000
     2ea:	e2 2f       	mov	r30, r18
     2ec:	ff 27       	eor	r31, r31
     2ee:	e7 fd       	sbrc	r30, 7
     2f0:	f0 95       	com	r31
     2f2:	ee 0f       	add	r30, r30
     2f4:	ff 1f       	adc	r31, r31
     2f6:	ee 59       	subi	r30, 0x9E	; 158
     2f8:	fd 4d       	sbci	r31, 0xDD	; 221
     2fa:	80 91 7a 22 	lds	r24, 0x227A
     2fe:	90 91 7b 22 	lds	r25, 0x227B
     302:	80 83       	st	Z, r24
     304:	91 83       	std	Z+1, r25	; 0x01
	PORTE_OUT=10;								// output is given on port E to check whether this function is being called or not
     306:	8a e0       	ldi	r24, 0x0A	; 10
     308:	80 93 84 06 	sts	0x0684, r24
	temp_counter++;
     30c:	2f 5f       	subi	r18, 0xFF	; 255
     30e:	20 93 00 20 	sts	0x2000, r18
	
}
     312:	08 95       	ret

00000314 <adc_light_handler>:
	adc_enable(&ADCA);
	
}
static void adc_light_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
	result=result >> 4;						//Only the upper 12 BITS of RES register are used (it gives the input value)  
     314:	52 95       	swap	r21
     316:	42 95       	swap	r20
     318:	4f 70       	andi	r20, 0x0F	; 15
     31a:	45 27       	eor	r20, r21
     31c:	5f 70       	andi	r21, 0x0F	; 15
     31e:	45 27       	eor	r20, r21
	/* normalizing the current light reading
	 *if light intensity is 0(low) current light reading =4095 and hence % intensity =0%
	 *if light intensity is max (high) current light reading =0 and hence % intensity =100%
	 */
	
	current_light=(4095-current_light)/4095;	
     320:	6f ef       	ldi	r22, 0xFF	; 255
     322:	7f e0       	ldi	r23, 0x0F	; 15
     324:	cb 01       	movw	r24, r22
     326:	84 1b       	sub	r24, r20
     328:	95 0b       	sbc	r25, r21
     32a:	0e 94 85 12 	call	0x250a	; 0x250a <__divmodhi4>
	current_light=current_light*100;
     32e:	24 e6       	ldi	r18, 0x64	; 100
     330:	30 e0       	ldi	r19, 0x00	; 0
     332:	62 9f       	mul	r22, r18
     334:	c0 01       	movw	r24, r0
     336:	63 9f       	mul	r22, r19
     338:	90 0d       	add	r25, r0
     33a:	72 9f       	mul	r23, r18
     33c:	90 0d       	add	r25, r0
     33e:	11 24       	eor	r1, r1
     340:	80 93 80 22 	sts	0x2280, r24
     344:	90 93 81 22 	sts	0x2281, r25
	light[light_counter]=current_light;			//storing the current light value in array
     348:	20 91 05 20 	lds	r18, 0x2005
     34c:	e2 2f       	mov	r30, r18
     34e:	ff 27       	eor	r31, r31
     350:	e7 fd       	sbrc	r30, 7
     352:	f0 95       	com	r31
     354:	ee 0f       	add	r30, r30
     356:	ff 1f       	adc	r31, r31
     358:	e2 59       	subi	r30, 0x92	; 146
     35a:	fd 4d       	sbci	r31, 0xDD	; 221
     35c:	80 83       	st	Z, r24
     35e:	91 83       	std	Z+1, r25	; 0x01
	light_counter++;
     360:	2f 5f       	subi	r18, 0xFF	; 255
     362:	20 93 05 20 	sts	0x2005, r18
	
}
     366:	08 95       	ret

00000368 <timer_callback>:
	// Enable the ADCB 
	adc_enable(&ADCB);
	
}
static void timer_callback(void)
{
     368:	cf 92       	push	r12
     36a:	df 92       	push	r13
     36c:	ef 92       	push	r14
     36e:	ff 92       	push	r15
     370:	1f 93       	push	r17
	Counter10s++;									// Counter which counts multiples of 10
     372:	80 91 0a 20 	lds	r24, 0x200A
     376:	8f 5f       	subi	r24, 0xFF	; 255
     378:	80 93 0a 20 	sts	0x200A, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     37c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     37e:	f8 94       	cli
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     380:	e0 e0       	ldi	r30, 0x00	; 0
     382:	f2 e0       	ldi	r31, 0x02	; 2
     384:	90 81       	ld	r25, Z
     386:	94 60       	ori	r25, 0x04	; 4
     388:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     38a:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     38c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     38e:	f8 94       	cli
     390:	e0 e4       	ldi	r30, 0x40	; 64
     392:	f2 e0       	ldi	r31, 0x02	; 2
     394:	90 81       	ld	r25, Z
     396:	98 60       	ori	r25, 0x08	; 8
     398:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     39a:	8f bf       	out	0x3f, r24	; 63
	adc_start_conversion(&ADCA, ADC_CH0);			// Start adc conversion for temperature sensor
	adc_start_conversion(&ADCB, ADC_CH1);			// Start adc conversion for light sensor
	if(Counter10s>6)
     39c:	80 91 0a 20 	lds	r24, 0x200A
     3a0:	87 30       	cpi	r24, 0x07	; 7
     3a2:	08 f4       	brcc	.+2      	; 0x3a6 <timer_callback+0x3e>
     3a4:	67 c0       	rjmp	.+206    	; 0x474 <timer_callback+0x10c>
	{
		Counter10s=0;								// Once 60 seconds i.e 1 minute is completed calculate the average of temperature and light values
     3a6:	10 92 0a 20 	sts	0x200A, r1
		temp_counter=0;
     3aa:	10 92 00 20 	sts	0x2000, r1
		av_temp=temp[0]+temp[1]+temp[2]+temp[3]+temp[4]+temp[5];
     3ae:	e4 e6       	ldi	r30, 0x64	; 100
     3b0:	f2 e2       	ldi	r31, 0x22	; 34
     3b2:	60 91 64 22 	lds	r22, 0x2264
     3b6:	70 91 65 22 	lds	r23, 0x2265
     3ba:	92 91       	ld	r25, -Z
     3bc:	82 91       	ld	r24, -Z
     3be:	68 0f       	add	r22, r24
     3c0:	79 1f       	adc	r23, r25
     3c2:	84 81       	ldd	r24, Z+4	; 0x04
     3c4:	95 81       	ldd	r25, Z+5	; 0x05
     3c6:	68 0f       	add	r22, r24
     3c8:	79 1f       	adc	r23, r25
     3ca:	86 81       	ldd	r24, Z+6	; 0x06
     3cc:	97 81       	ldd	r25, Z+7	; 0x07
     3ce:	68 0f       	add	r22, r24
     3d0:	79 1f       	adc	r23, r25
     3d2:	80 85       	ldd	r24, Z+8	; 0x08
     3d4:	91 85       	ldd	r25, Z+9	; 0x09
     3d6:	68 0f       	add	r22, r24
     3d8:	79 1f       	adc	r23, r25
     3da:	82 85       	ldd	r24, Z+10	; 0x0a
     3dc:	93 85       	ldd	r25, Z+11	; 0x0b
     3de:	68 0f       	add	r22, r24
     3e0:	79 1f       	adc	r23, r25
     3e2:	88 27       	eor	r24, r24
     3e4:	77 fd       	sbrc	r23, 7
     3e6:	80 95       	com	r24
     3e8:	98 2f       	mov	r25, r24
		av_temp=av_temp/6;
     3ea:	0f 2e       	mov	r0, r31
     3ec:	f6 e0       	ldi	r31, 0x06	; 6
     3ee:	cf 2e       	mov	r12, r31
     3f0:	f0 e0       	ldi	r31, 0x00	; 0
     3f2:	df 2e       	mov	r13, r31
     3f4:	f0 e0       	ldi	r31, 0x00	; 0
     3f6:	ef 2e       	mov	r14, r31
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	ff 2e       	mov	r15, r31
     3fc:	f0 2d       	mov	r31, r0
     3fe:	a7 01       	movw	r20, r14
     400:	96 01       	movw	r18, r12
     402:	0e 94 ba 12 	call	0x2574	; 0x2574 <__divmodsi4>
     406:	12 2f       	mov	r17, r18
     408:	20 93 01 20 	sts	0x2001, r18
     40c:	30 93 02 20 	sts	0x2002, r19
     410:	40 93 03 20 	sts	0x2003, r20
     414:	50 93 04 20 	sts	0x2004, r21
		//sprintf(Taverage,32,"%s\r\n",av_temp);				 
		//gfx_mono_draw_string(Taverage, 0, 0, &sysfont);		//display av temp on lcd
		light_counter=0;
     418:	10 92 05 20 	sts	0x2005, r1
		av_light=light[0]+light[1]+light[2]+light[3]+light[4]+light[5];
     41c:	e0 e7       	ldi	r30, 0x70	; 112
     41e:	f2 e2       	ldi	r31, 0x22	; 34
     420:	60 91 70 22 	lds	r22, 0x2270
     424:	70 91 71 22 	lds	r23, 0x2271
     428:	92 91       	ld	r25, -Z
     42a:	82 91       	ld	r24, -Z
     42c:	68 0f       	add	r22, r24
     42e:	79 1f       	adc	r23, r25
     430:	84 81       	ldd	r24, Z+4	; 0x04
     432:	95 81       	ldd	r25, Z+5	; 0x05
     434:	68 0f       	add	r22, r24
     436:	79 1f       	adc	r23, r25
     438:	86 81       	ldd	r24, Z+6	; 0x06
     43a:	97 81       	ldd	r25, Z+7	; 0x07
     43c:	68 0f       	add	r22, r24
     43e:	79 1f       	adc	r23, r25
     440:	80 85       	ldd	r24, Z+8	; 0x08
     442:	91 85       	ldd	r25, Z+9	; 0x09
     444:	68 0f       	add	r22, r24
     446:	79 1f       	adc	r23, r25
     448:	82 85       	ldd	r24, Z+10	; 0x0a
     44a:	93 85       	ldd	r25, Z+11	; 0x0b
     44c:	68 0f       	add	r22, r24
     44e:	79 1f       	adc	r23, r25
     450:	88 27       	eor	r24, r24
     452:	77 fd       	sbrc	r23, 7
     454:	80 95       	com	r24
     456:	98 2f       	mov	r25, r24
		av_light=av_light/6;
     458:	a7 01       	movw	r20, r14
     45a:	96 01       	movw	r18, r12
     45c:	0e 94 98 12 	call	0x2530	; 0x2530 <__udivmodsi4>
     460:	20 93 06 20 	sts	0x2006, r18
     464:	30 93 07 20 	sts	0x2007, r19
     468:	40 93 08 20 	sts	0x2008, r20
     46c:	50 93 09 20 	sts	0x2009, r21
		//sprintf(Laverage,32,"%s\r\n",av_light);
		//gfx_mono_draw_string(Laverage, 1, 0, &sysfont);		//display av light% on lcd
		PORTE_OUT=av_temp;					// output is given on port E to check whether this function is being called or not
     470:	10 93 84 06 	sts	0x0684, r17
	} 
	//PORTE_OUT=2;							// output is given on port E to check whether this function is being called or not
}
     474:	1f 91       	pop	r17
     476:	ff 90       	pop	r15
     478:	ef 90       	pop	r14
     47a:	df 90       	pop	r13
     47c:	cf 90       	pop	r12
     47e:	08 95       	ret

00000480 <adc_temp_initialization>:
	temp_counter++;
	
}

void adc_temp_initialization(void)
{
     480:	0f 93       	push	r16
     482:	1f 93       	push	r17
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
	// Initialize configuration structures
	adc_read_configuration(&ADCA, &adc_conft);
     488:	cb e5       	ldi	r28, 0x5B	; 91
     48a:	d2 e2       	ldi	r29, 0x22	; 34
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	92 e0       	ldi	r25, 0x02	; 2
     490:	be 01       	movw	r22, r28
     492:	f8 d5       	rcall	.+3056   	; 0x1084 <adc_read_configuration>
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conft);
     494:	0c e7       	ldi	r16, 0x7C	; 124
     496:	12 e2       	ldi	r17, 0x22	; 34
     498:	80 e0       	ldi	r24, 0x00	; 0
     49a:	92 e0       	ldi	r25, 0x02	; 2
     49c:	61 e0       	ldi	r22, 0x01	; 1
     49e:	a8 01       	movw	r20, r16
     4a0:	54 d6       	rcall	.+3240   	; 0x114a <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	// Preserve all but conversion and resolution config.
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     4a2:	90 91 5c 22 	lds	r25, 0x225C
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
     4a6:	91 7e       	andi	r25, 0xE1	; 225

	conf->refctrl &= ~ADC_REFSEL_gm;
     4a8:	80 91 5d 22 	lds	r24, 0x225D
     4ac:	8f 78       	andi	r24, 0x8F	; 143
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     4ae:	24 e0       	ldi	r18, 0x04	; 4
     4b0:	20 93 5f 22 	sts	0x225F, r18
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     4b4:	90 61       	ori	r25, 0x10	; 16
     4b6:	90 93 5c 22 	sts	0x225C, r25
		conf->evctrl = ADC_EVACT_NONE_gc;
     4ba:	10 92 5e 22 	sts	0x225E, r1
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     4be:	81 61       	ori	r24, 0x11	; 17
     4c0:	80 93 5d 22 	sts	0x225D, r24
	 */
	adc_set_conversion_parameters(&adc_conft, ADC_SIGN_ON, ADC_RES_12,ADC_REF_VCC);
	adc_set_clock_rate(&adc_conft, 200000UL);			
	adc_set_conversion_trigger(&adc_conft, ADC_TRIG_MANUAL, 0, 0);
	adc_enable_internal_input(&adc_conft, ADC_INT_TEMPSENSE);
	adc_write_configuration(&ADCA, &adc_conft);
     4c4:	80 e0       	ldi	r24, 0x00	; 0
     4c6:	92 e0       	ldi	r25, 0x02	; 2
     4c8:	be 01       	movw	r22, r28
     4ca:	86 d5       	rcall	.+2828   	; 0xfd8 <adc_write_configuration>
	adc_set_callback(&ADCA, &adc_temp_handler);
     4cc:	80 e0       	ldi	r24, 0x00	; 0
     4ce:	92 e0       	ldi	r25, 0x02	; 2
     4d0:	6f e1       	ldi	r22, 0x1F	; 31
     4d2:	71 e0       	ldi	r23, 0x01	; 1
     4d4:	7b d6       	rcall	.+3318   	; 0x11cc <adc_set_callback>

	// Configure for single-ended measurement.
	if (neg == ADCCH_NEG_NONE) {
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 7c 22 	sts	0x227C, r24
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     4dc:	88 e0       	ldi	r24, 0x08	; 8
     4de:	80 93 7d 22 	sts	0x227D, r24
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     4e2:	80 91 7e 22 	lds	r24, 0x227E
     4e6:	80 7f       	andi	r24, 0xF0	; 240
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     4e8:	81 60       	ori	r24, 0x01	; 1
     4ea:	80 93 7e 22 	sts	0x227E, r24
	 * - interrupts disabled
	 */
	adcch_set_input(&adcch_conft, ADCCH_POS_PIN1, ADCCH_NEG_NONE,1);
	adcch_set_interrupt_mode(&adcch_conft, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcch_conft);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conft);
     4ee:	80 e0       	ldi	r24, 0x00	; 0
     4f0:	92 e0       	ldi	r25, 0x02	; 2
     4f2:	61 e0       	ldi	r22, 0x01	; 1
     4f4:	a8 01       	movw	r20, r16
     4f6:	e9 d5       	rcall	.+3026   	; 0x10ca <adcch_write_configuration>
	// Enable the ADCA 
	adc_enable(&ADCA);
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	92 e0       	ldi	r25, 0x02	; 2
     4fc:	56 d5       	rcall	.+2732   	; 0xfaa <adc_enable>
	
}
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	1f 91       	pop	r17
     504:	0f 91       	pop	r16
     506:	08 95       	ret

00000508 <adc_light_initialization>:
	light_counter++;
	
}

void adc_light_initialization(void)
{
     508:	0f 93       	push	r16
     50a:	1f 93       	push	r17
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
	// Initialize configuration structures
	adc_read_configuration(&ADCB, &adc_confl);
     510:	c2 ea       	ldi	r28, 0xA2	; 162
     512:	d2 e2       	ldi	r29, 0x22	; 34
     514:	80 e4       	ldi	r24, 0x40	; 64
     516:	92 e0       	ldi	r25, 0x02	; 2
     518:	be 01       	movw	r22, r28
     51a:	b4 d5       	rcall	.+2920   	; 0x1084 <adc_read_configuration>
	adcch_read_configuration(&ADCB, ADC_CH1, &adcch_confl);
     51c:	09 ec       	ldi	r16, 0xC9	; 201
     51e:	12 e2       	ldi	r17, 0x22	; 34
     520:	80 e4       	ldi	r24, 0x40	; 64
     522:	92 e0       	ldi	r25, 0x02	; 2
     524:	62 e0       	ldi	r22, 0x02	; 2
     526:	a8 01       	movw	r20, r16
     528:	10 d6       	rcall	.+3104   	; 0x114a <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	// Preserve all but conversion and resolution config.
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     52a:	90 91 a3 22 	lds	r25, 0x22A3
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
     52e:	91 7e       	andi	r25, 0xE1	; 225

	conf->refctrl &= ~ADC_REFSEL_gm;
     530:	80 91 a4 22 	lds	r24, 0x22A4
     534:	8f 78       	andi	r24, 0x8F	; 143
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     536:	24 e0       	ldi	r18, 0x04	; 4
     538:	20 93 a6 22 	sts	0x22A6, r18
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     53c:	90 61       	ori	r25, 0x10	; 16
     53e:	90 93 a3 22 	sts	0x22A3, r25
		conf->evctrl = ADC_EVACT_NONE_gc;
     542:	10 92 a5 22 	sts	0x22A5, r1
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     546:	81 61       	ori	r24, 0x11	; 17
     548:	80 93 a4 22 	sts	0x22A4, r24
	 */
	adc_set_conversion_parameters(&adc_confl, ADC_SIGN_ON, ADC_RES_12,ADC_REF_VCC);
	adc_set_clock_rate(&adc_confl, 200000UL);			
	adc_set_conversion_trigger(&adc_confl, ADC_TRIG_MANUAL, 0, 0);
	adc_enable_internal_input(&adc_confl, ADC_INT_TEMPSENSE);
	adc_write_configuration(&ADCB, &adc_confl);
     54c:	80 e4       	ldi	r24, 0x40	; 64
     54e:	92 e0       	ldi	r25, 0x02	; 2
     550:	be 01       	movw	r22, r28
     552:	42 d5       	rcall	.+2692   	; 0xfd8 <adc_write_configuration>
	adc_set_callback(&ADCB, &adc_light_handler);
     554:	80 e4       	ldi	r24, 0x40	; 64
     556:	92 e0       	ldi	r25, 0x02	; 2
     558:	6a e8       	ldi	r22, 0x8A	; 138
     55a:	71 e0       	ldi	r23, 0x01	; 1
     55c:	37 d6       	rcall	.+3182   	; 0x11cc <adc_set_callback>

	// Configure for single-ended measurement.
	if (neg == ADCCH_NEG_NONE) {
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	80 93 c9 22 	sts	0x22C9, r24
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     564:	10 92 ca 22 	sts	0x22CA, r1
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     568:	80 91 cb 22 	lds	r24, 0x22CB
     56c:	80 7f       	andi	r24, 0xF0	; 240
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     56e:	81 60       	ori	r24, 0x01	; 1
     570:	80 93 cb 22 	sts	0x22CB, r24
	 * - interrupts disabled
	 */
	adcch_set_input(&adcch_confl, ADCCH_POS_PIN0, ADCCH_NEG_NONE,1);
	adcch_set_interrupt_mode(&adcch_confl, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcch_confl);
	adcch_write_configuration(&ADCB, ADC_CH1, &adcch_confl);
     574:	80 e4       	ldi	r24, 0x40	; 64
     576:	92 e0       	ldi	r25, 0x02	; 2
     578:	62 e0       	ldi	r22, 0x02	; 2
     57a:	a8 01       	movw	r20, r16
     57c:	a6 d5       	rcall	.+2892   	; 0x10ca <adcch_write_configuration>
	// Enable the ADCB 
	adc_enable(&ADCB);
     57e:	80 e4       	ldi	r24, 0x40	; 64
     580:	92 e0       	ldi	r25, 0x02	; 2
     582:	13 d5       	rcall	.+2598   	; 0xfaa <adc_enable>
	
}
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	08 95       	ret

0000058e <sys_initialization>:
	//PORTE_OUT=2;							// output is given on port E to check whether this function is being called or not
}

void sys_initialization(void)
{
	board_init();
     58e:	ff d2       	rcall	.+1534   	; 0xb8e <board_init>
	sysclk_init();
     590:	a8 d1       	rcall	.+848    	; 0x8e2 <sysclk_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
     592:	87 e0       	ldi	r24, 0x07	; 7
     594:	e0 ea       	ldi	r30, 0xA0	; 160
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	82 83       	std	Z+2, r24	; 0x02
	pmic_init();
	gfx_mono_init();
     59a:	68 d2       	rcall	.+1232   	; 0xa6c <gfx_mono_st7565r_init>
	cpu_irq_enable();
     59c:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     59e:	10 92 cd 22 	sts	0x22CD, r1
     5a2:	10 92 ce 22 	sts	0x22CE, r1
     5a6:	10 92 cf 22 	sts	0x22CF, r1
     5aa:	10 92 d0 22 	sts	0x22D0, r1
     5ae:	10 92 d1 22 	sts	0x22D1, r1
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     5b2:	81 e0       	ldi	r24, 0x01	; 1
     5b4:	80 93 d2 22 	sts	0x22D2, r24
	sleepmgr_init();
	adc_temp_initialization();
     5b8:	63 df       	rcall	.-314    	; 0x480 <adc_temp_initialization>
	adc_light_initialization();
}
     5ba:	a6 cf       	rjmp	.-180    	; 0x508 <adc_light_initialization>

000005bc <main>:


int main(void)
{
	
	sys_initialization();
     5bc:	e8 df       	rcall	.-48     	; 0x58e <sys_initialization>
	PORTE_DIRSET=0xff;
     5be:	8f ef       	ldi	r24, 0xFF	; 255
     5c0:	80 93 81 06 	sts	0x0681, r24
	tc_enable(&TCC0);							// TCC0 selected
     5c4:	80 e0       	ldi	r24, 0x00	; 0
     5c6:	98 e0       	ldi	r25, 0x08	; 8
     5c8:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <tc_enable>
	tc_set_overflow_interrupt_callback(&TCC0,timer_callback); //SET UP THE INTERRUPT CALL BACK FUNCTION
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	98 e0       	ldi	r25, 0x08	; 8
     5d0:	64 eb       	ldi	r22, 0xB4	; 180
     5d2:	71 e0       	ldi	r23, 0x01	; 1
     5d4:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <tc_set_overflow_interrupt_callback>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     5d8:	e0 e0       	ldi	r30, 0x00	; 0
     5da:	f8 e0       	ldi	r31, 0x08	; 8
     5dc:	81 81       	ldd	r24, Z+1	; 0x01
     5de:	88 7f       	andi	r24, 0xF8	; 248
     5e0:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     5e2:	81 e0       	ldi	r24, 0x01	; 1
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	86 a3       	std	Z+38, r24	; 0x26
     5e8:	97 a3       	std	Z+39, r25	; 0x27
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     5ea:	86 81       	ldd	r24, Z+6	; 0x06
     5ec:	8c 7f       	andi	r24, 0xFC	; 252
     5ee:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     5f0:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     5f2:	81 60       	ori	r24, 0x01	; 1
     5f4:	86 83       	std	Z+6, r24	; 0x06
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     5f6:	80 81       	ld	r24, Z
 * \note Configuring the clock starts alos the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     5f8:	80 7f       	andi	r24, 0xF0	; 240
     5fa:	87 60       	ori	r24, 0x07	; 7
     5fc:	80 83       	st	Z, r24
	tc_set_wgm(&TCC0, TC_WG_NORMAL);			// SETS THE TC IN NORMAL MODE
	//tc_write_period(&TCC0,9766);				// this along with clk div 1024 will cause the timer to call interrupt after 10 seconds 
	tc_write_period(&TCC0,1);					// we have used this period for only simulation purpose, the timer will call interrupt after 1024 micro seconds
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1024_gc); 
	PORTE_OUT=1;								// output is given on port E to check whether this function is being called or not
     5fe:	81 e0       	ldi	r24, 0x01	; 1
     600:	80 93 84 06 	sts	0x0684, r24
     604:	ff cf       	rjmp	.-2      	; 0x604 <main+0x48>

00000606 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     606:	cf 92       	push	r12
     608:	df 92       	push	r13
     60a:	ef 92       	push	r14
     60c:	ff 92       	push	r15
     60e:	0f 93       	push	r16
     610:	1f 93       	push	r17
     612:	df 93       	push	r29
     614:	cf 93       	push	r28
     616:	0f 92       	push	r0
     618:	0f 92       	push	r0
     61a:	cd b7       	in	r28, 0x3d	; 61
     61c:	de b7       	in	r29, 0x3e	; 62
 */
static inline void st7565r_hard_reset(void)
{
	// us delay is given by cpu_cykl = CPU_Mhz * us_delay / while_loop_cycles
	uint8_t delay_start = (sysclk_get_cpu_hz() / 1000000) * 10 / 10;
	volatile uint8_t delay = delay_start;
     61e:	88 e0       	ldi	r24, 0x08	; 8
     620:	89 83       	std	Y+1, r24	; 0x01
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     622:	e0 e0       	ldi	r30, 0x00	; 0
     624:	f6 e0       	ldi	r31, 0x06	; 6
     626:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_pin_low(ST7565R_RESET_PIN);
	while (delay--) {
     628:	89 81       	ldd	r24, Y+1	; 0x01
     62a:	98 2f       	mov	r25, r24
     62c:	91 50       	subi	r25, 0x01	; 1
     62e:	99 83       	std	Y+1, r25	; 0x01
     630:	88 23       	and	r24, r24
     632:	d1 f7       	brne	.-12     	; 0x628 <st7565r_init+0x22>
		// Intentionally left blank
	}
	delay = delay_start;
     634:	88 e0       	ldi	r24, 0x08	; 8
     636:	89 83       	std	Y+1, r24	; 0x01
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     638:	e0 e0       	ldi	r30, 0x00	; 0
     63a:	f6 e0       	ldi	r31, 0x06	; 6
     63c:	85 83       	std	Z+5, r24	; 0x05
	gpio_set_pin_high(ST7565R_RESET_PIN);
	while (delay--) {
     63e:	89 81       	ldd	r24, Y+1	; 0x01
     640:	98 2f       	mov	r25, r24
     642:	91 50       	subi	r25, 0x01	; 1
     644:	99 83       	std	Y+1, r25	; 0x01
     646:	88 23       	and	r24, r24
     648:	d1 f7       	brne	.-12     	; 0x63e <st7565r_init+0x38>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     64a:	8b e2       	ldi	r24, 0x2B	; 43
     64c:	8a 83       	std	Y+2, r24	; 0x02
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     64e:	80 ea       	ldi	r24, 0xA0	; 160
     650:	99 e0       	ldi	r25, 0x09	; 9
     652:	57 d2       	rcall	.+1198   	; 0xb02 <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     654:	80 ea       	ldi	r24, 0xA0	; 160
     656:	99 e0       	ldi	r25, 0x09	; 9
     658:	be 01       	movw	r22, r28
     65a:	6e 5f       	subi	r22, 0xFE	; 254
     65c:	7f 4f       	sbci	r23, 0xFF	; 255
     65e:	43 e0       	ldi	r20, 0x03	; 3
     660:	00 e4       	ldi	r16, 0x40	; 64
     662:	12 e4       	ldi	r17, 0x42	; 66
     664:	2f e0       	ldi	r18, 0x0F	; 15
     666:	30 e0       	ldi	r19, 0x00	; 0
     668:	cc 24       	eor	r12, r12
     66a:	dd 24       	eor	r13, r13
     66c:	76 01       	movw	r14, r12
     66e:	74 d2       	rcall	.+1256   	; 0xb58 <usart_spi_setup_device>
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     670:	e0 e6       	ldi	r30, 0x60	; 96
     672:	f6 e0       	ldi	r31, 0x06	; 6
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	86 83       	std	Z+6, r24	; 0x06
     678:	98 e0       	ldi	r25, 0x08	; 8
     67a:	a0 ea       	ldi	r26, 0xA0	; 160
     67c:	b6 e0       	ldi	r27, 0x06	; 6
     67e:	16 96       	adiw	r26, 0x06	; 6
     680:	9c 93       	st	X, r25
     682:	16 97       	sbiw	r26, 0x06	; 6
     684:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     686:	e0 ea       	ldi	r30, 0xA0	; 160
     688:	f9 e0       	ldi	r31, 0x09	; 9
     68a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     68c:	85 ff       	sbrs	r24, 5
     68e:	fd cf       	rjmp	.-6      	; 0x68a <st7565r_init+0x84>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     690:	80 ea       	ldi	r24, 0xA0	; 160
     692:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     696:	e0 ea       	ldi	r30, 0xA0	; 160
     698:	f9 e0       	ldi	r31, 0x09	; 9
     69a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     69c:	86 ff       	sbrs	r24, 6
     69e:	fd cf       	rjmp	.-6      	; 0x69a <st7565r_init+0x94>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6a0:	e0 ea       	ldi	r30, 0xA0	; 160
     6a2:	f9 e0       	ldi	r31, 0x09	; 9
     6a4:	80 e4       	ldi	r24, 0x40	; 64
     6a6:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6a8:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     6aa:	e0 ea       	ldi	r30, 0xA0	; 160
     6ac:	f6 e0       	ldi	r31, 0x06	; 6
     6ae:	88 e0       	ldi	r24, 0x08	; 8
     6b0:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     6b2:	86 83       	std	Z+6, r24	; 0x06
     6b4:	81 e0       	ldi	r24, 0x01	; 1
     6b6:	e0 e6       	ldi	r30, 0x60	; 96
     6b8:	f6 e0       	ldi	r31, 0x06	; 6
     6ba:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6bc:	e0 ea       	ldi	r30, 0xA0	; 160
     6be:	f9 e0       	ldi	r31, 0x09	; 9
     6c0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6c2:	85 ff       	sbrs	r24, 5
     6c4:	fd cf       	rjmp	.-6      	; 0x6c0 <st7565r_init+0xba>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6c6:	86 ea       	ldi	r24, 0xA6	; 166
     6c8:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6cc:	e0 ea       	ldi	r30, 0xA0	; 160
     6ce:	f9 e0       	ldi	r31, 0x09	; 9
     6d0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6d2:	86 ff       	sbrs	r24, 6
     6d4:	fd cf       	rjmp	.-6      	; 0x6d0 <st7565r_init+0xca>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6d6:	e0 ea       	ldi	r30, 0xA0	; 160
     6d8:	f9 e0       	ldi	r31, 0x09	; 9
     6da:	80 e4       	ldi	r24, 0x40	; 64
     6dc:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6de:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     6e0:	e0 ea       	ldi	r30, 0xA0	; 160
     6e2:	f6 e0       	ldi	r31, 0x06	; 6
     6e4:	88 e0       	ldi	r24, 0x08	; 8
     6e6:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     6e8:	86 83       	std	Z+6, r24	; 0x06
     6ea:	81 e0       	ldi	r24, 0x01	; 1
     6ec:	e0 e6       	ldi	r30, 0x60	; 96
     6ee:	f6 e0       	ldi	r31, 0x06	; 6
     6f0:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6f2:	e0 ea       	ldi	r30, 0xA0	; 160
     6f4:	f9 e0       	ldi	r31, 0x09	; 9
     6f6:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6f8:	85 ff       	sbrs	r24, 5
     6fa:	fd cf       	rjmp	.-6      	; 0x6f6 <st7565r_init+0xf0>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6fc:	88 ec       	ldi	r24, 0xC8	; 200
     6fe:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     702:	e0 ea       	ldi	r30, 0xA0	; 160
     704:	f9 e0       	ldi	r31, 0x09	; 9
     706:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     708:	86 ff       	sbrs	r24, 6
     70a:	fd cf       	rjmp	.-6      	; 0x706 <st7565r_init+0x100>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     70c:	e0 ea       	ldi	r30, 0xA0	; 160
     70e:	f9 e0       	ldi	r31, 0x09	; 9
     710:	80 e4       	ldi	r24, 0x40	; 64
     712:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     714:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     716:	e0 ea       	ldi	r30, 0xA0	; 160
     718:	f6 e0       	ldi	r31, 0x06	; 6
     71a:	88 e0       	ldi	r24, 0x08	; 8
     71c:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     71e:	86 83       	std	Z+6, r24	; 0x06
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	e0 e6       	ldi	r30, 0x60	; 96
     724:	f6 e0       	ldi	r31, 0x06	; 6
     726:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     728:	e0 ea       	ldi	r30, 0xA0	; 160
     72a:	f9 e0       	ldi	r31, 0x09	; 9
     72c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     72e:	85 ff       	sbrs	r24, 5
     730:	fd cf       	rjmp	.-6      	; 0x72c <st7565r_init+0x126>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     732:	82 ea       	ldi	r24, 0xA2	; 162
     734:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     738:	e0 ea       	ldi	r30, 0xA0	; 160
     73a:	f9 e0       	ldi	r31, 0x09	; 9
     73c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     73e:	86 ff       	sbrs	r24, 6
     740:	fd cf       	rjmp	.-6      	; 0x73c <st7565r_init+0x136>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     742:	e0 ea       	ldi	r30, 0xA0	; 160
     744:	f9 e0       	ldi	r31, 0x09	; 9
     746:	80 e4       	ldi	r24, 0x40	; 64
     748:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     74a:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     74c:	e0 ea       	ldi	r30, 0xA0	; 160
     74e:	f6 e0       	ldi	r31, 0x06	; 6
     750:	88 e0       	ldi	r24, 0x08	; 8
     752:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     754:	86 83       	std	Z+6, r24	; 0x06
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	e0 e6       	ldi	r30, 0x60	; 96
     75a:	f6 e0       	ldi	r31, 0x06	; 6
     75c:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     75e:	e0 ea       	ldi	r30, 0xA0	; 160
     760:	f9 e0       	ldi	r31, 0x09	; 9
     762:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     764:	85 ff       	sbrs	r24, 5
     766:	fd cf       	rjmp	.-6      	; 0x762 <st7565r_init+0x15c>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     768:	8f e2       	ldi	r24, 0x2F	; 47
     76a:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     76e:	e0 ea       	ldi	r30, 0xA0	; 160
     770:	f9 e0       	ldi	r31, 0x09	; 9
     772:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     774:	86 ff       	sbrs	r24, 6
     776:	fd cf       	rjmp	.-6      	; 0x772 <st7565r_init+0x16c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     778:	e0 ea       	ldi	r30, 0xA0	; 160
     77a:	f9 e0       	ldi	r31, 0x09	; 9
     77c:	80 e4       	ldi	r24, 0x40	; 64
     77e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     780:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     782:	e0 ea       	ldi	r30, 0xA0	; 160
     784:	f6 e0       	ldi	r31, 0x06	; 6
     786:	88 e0       	ldi	r24, 0x08	; 8
     788:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     78a:	86 83       	std	Z+6, r24	; 0x06
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	e0 e6       	ldi	r30, 0x60	; 96
     790:	f6 e0       	ldi	r31, 0x06	; 6
     792:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     794:	e0 ea       	ldi	r30, 0xA0	; 160
     796:	f9 e0       	ldi	r31, 0x09	; 9
     798:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     79a:	85 ff       	sbrs	r24, 5
     79c:	fd cf       	rjmp	.-6      	; 0x798 <st7565r_init+0x192>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     79e:	88 ef       	ldi	r24, 0xF8	; 248
     7a0:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7a4:	e0 ea       	ldi	r30, 0xA0	; 160
     7a6:	f9 e0       	ldi	r31, 0x09	; 9
     7a8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7aa:	86 ff       	sbrs	r24, 6
     7ac:	fd cf       	rjmp	.-6      	; 0x7a8 <st7565r_init+0x1a2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7ae:	e0 ea       	ldi	r30, 0xA0	; 160
     7b0:	f9 e0       	ldi	r31, 0x09	; 9
     7b2:	80 e4       	ldi	r24, 0x40	; 64
     7b4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7b6:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     7b8:	e0 ea       	ldi	r30, 0xA0	; 160
     7ba:	f6 e0       	ldi	r31, 0x06	; 6
     7bc:	88 e0       	ldi	r24, 0x08	; 8
     7be:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     7c0:	86 83       	std	Z+6, r24	; 0x06
     7c2:	81 e0       	ldi	r24, 0x01	; 1
     7c4:	e0 e6       	ldi	r30, 0x60	; 96
     7c6:	f6 e0       	ldi	r31, 0x06	; 6
     7c8:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7ca:	e0 ea       	ldi	r30, 0xA0	; 160
     7cc:	f9 e0       	ldi	r31, 0x09	; 9
     7ce:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7d0:	85 ff       	sbrs	r24, 5
     7d2:	fd cf       	rjmp	.-6      	; 0x7ce <st7565r_init+0x1c8>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7d4:	10 92 a0 09 	sts	0x09A0, r1
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7d8:	e0 ea       	ldi	r30, 0xA0	; 160
     7da:	f9 e0       	ldi	r31, 0x09	; 9
     7dc:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7de:	86 ff       	sbrs	r24, 6
     7e0:	fd cf       	rjmp	.-6      	; 0x7dc <st7565r_init+0x1d6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7e2:	e0 ea       	ldi	r30, 0xA0	; 160
     7e4:	f9 e0       	ldi	r31, 0x09	; 9
     7e6:	80 e4       	ldi	r24, 0x40	; 64
     7e8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7ea:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     7ec:	e0 ea       	ldi	r30, 0xA0	; 160
     7ee:	f6 e0       	ldi	r31, 0x06	; 6
     7f0:	88 e0       	ldi	r24, 0x08	; 8
     7f2:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     7f4:	86 83       	std	Z+6, r24	; 0x06
     7f6:	81 e0       	ldi	r24, 0x01	; 1
     7f8:	e0 e6       	ldi	r30, 0x60	; 96
     7fa:	f6 e0       	ldi	r31, 0x06	; 6
     7fc:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7fe:	e0 ea       	ldi	r30, 0xA0	; 160
     800:	f9 e0       	ldi	r31, 0x09	; 9
     802:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     804:	85 ff       	sbrs	r24, 5
     806:	fd cf       	rjmp	.-6      	; 0x802 <st7565r_init+0x1fc>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     808:	81 e2       	ldi	r24, 0x21	; 33
     80a:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     80e:	e0 ea       	ldi	r30, 0xA0	; 160
     810:	f9 e0       	ldi	r31, 0x09	; 9
     812:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     814:	86 ff       	sbrs	r24, 6
     816:	fd cf       	rjmp	.-6      	; 0x812 <st7565r_init+0x20c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     818:	e0 ea       	ldi	r30, 0xA0	; 160
     81a:	f9 e0       	ldi	r31, 0x09	; 9
     81c:	80 e4       	ldi	r24, 0x40	; 64
     81e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     820:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     822:	e0 ea       	ldi	r30, 0xA0	; 160
     824:	f6 e0       	ldi	r31, 0x06	; 6
     826:	88 e0       	ldi	r24, 0x08	; 8
     828:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     82a:	86 83       	std	Z+6, r24	; 0x06
     82c:	81 e0       	ldi	r24, 0x01	; 1
     82e:	e0 e6       	ldi	r30, 0x60	; 96
     830:	f6 e0       	ldi	r31, 0x06	; 6
     832:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     834:	e0 ea       	ldi	r30, 0xA0	; 160
     836:	f9 e0       	ldi	r31, 0x09	; 9
     838:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     83a:	85 ff       	sbrs	r24, 5
     83c:	fd cf       	rjmp	.-6      	; 0x838 <st7565r_init+0x232>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     83e:	81 e8       	ldi	r24, 0x81	; 129
     840:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     844:	e0 ea       	ldi	r30, 0xA0	; 160
     846:	f9 e0       	ldi	r31, 0x09	; 9
     848:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     84a:	86 ff       	sbrs	r24, 6
     84c:	fd cf       	rjmp	.-6      	; 0x848 <st7565r_init+0x242>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     84e:	e0 ea       	ldi	r30, 0xA0	; 160
     850:	f9 e0       	ldi	r31, 0x09	; 9
     852:	80 e4       	ldi	r24, 0x40	; 64
     854:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     856:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     858:	e0 ea       	ldi	r30, 0xA0	; 160
     85a:	f6 e0       	ldi	r31, 0x06	; 6
     85c:	88 e0       	ldi	r24, 0x08	; 8
     85e:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     860:	86 83       	std	Z+6, r24	; 0x06
     862:	81 e0       	ldi	r24, 0x01	; 1
     864:	e0 e6       	ldi	r30, 0x60	; 96
     866:	f6 e0       	ldi	r31, 0x06	; 6
     868:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     86a:	e0 ea       	ldi	r30, 0xA0	; 160
     86c:	f9 e0       	ldi	r31, 0x09	; 9
     86e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     870:	85 ff       	sbrs	r24, 5
     872:	fd cf       	rjmp	.-6      	; 0x86e <st7565r_init+0x268>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     874:	89 e3       	ldi	r24, 0x39	; 57
     876:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     87a:	e0 ea       	ldi	r30, 0xA0	; 160
     87c:	f9 e0       	ldi	r31, 0x09	; 9
     87e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     880:	86 ff       	sbrs	r24, 6
     882:	fd cf       	rjmp	.-6      	; 0x87e <st7565r_init+0x278>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     884:	e0 ea       	ldi	r30, 0xA0	; 160
     886:	f9 e0       	ldi	r31, 0x09	; 9
     888:	80 e4       	ldi	r24, 0x40	; 64
     88a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     88c:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     88e:	e0 ea       	ldi	r30, 0xA0	; 160
     890:	f6 e0       	ldi	r31, 0x06	; 6
     892:	88 e0       	ldi	r24, 0x08	; 8
     894:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     896:	86 83       	std	Z+6, r24	; 0x06
     898:	81 e0       	ldi	r24, 0x01	; 1
     89a:	e0 e6       	ldi	r30, 0x60	; 96
     89c:	f6 e0       	ldi	r31, 0x06	; 6
     89e:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8a0:	e0 ea       	ldi	r30, 0xA0	; 160
     8a2:	f9 e0       	ldi	r31, 0x09	; 9
     8a4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8a6:	85 ff       	sbrs	r24, 5
     8a8:	fd cf       	rjmp	.-6      	; 0x8a4 <st7565r_init+0x29e>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8aa:	8f ea       	ldi	r24, 0xAF	; 175
     8ac:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8b0:	e0 ea       	ldi	r30, 0xA0	; 160
     8b2:	f9 e0       	ldi	r31, 0x09	; 9
     8b4:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8b6:	86 ff       	sbrs	r24, 6
     8b8:	fd cf       	rjmp	.-6      	; 0x8b4 <st7565r_init+0x2ae>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8ba:	e0 ea       	ldi	r30, 0xA0	; 160
     8bc:	f9 e0       	ldi	r31, 0x09	; 9
     8be:	80 e4       	ldi	r24, 0x40	; 64
     8c0:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8c2:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     8c4:	88 e0       	ldi	r24, 0x08	; 8
     8c6:	e0 ea       	ldi	r30, 0xA0	; 160
     8c8:	f6 e0       	ldi	r31, 0x06	; 6
     8ca:	85 83       	std	Z+5, r24	; 0x05
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     8cc:	0f 90       	pop	r0
     8ce:	0f 90       	pop	r0
     8d0:	cf 91       	pop	r28
     8d2:	df 91       	pop	r29
     8d4:	1f 91       	pop	r17
     8d6:	0f 91       	pop	r16
     8d8:	ff 90       	pop	r15
     8da:	ef 90       	pop	r14
     8dc:	df 90       	pop	r13
     8de:	cf 90       	pop	r12
     8e0:	08 95       	ret

000008e2 <sysclk_init>:
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
	uint8_t i;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     8e2:	8f ef       	ldi	r24, 0xFF	; 255
     8e4:	80 93 70 00 	sts	0x0070, r24
     8e8:	80 93 71 00 	sts	0x0071, r24
     8ec:	80 93 72 00 	sts	0x0072, r24
     8f0:	80 93 73 00 	sts	0x0073, r24
     8f4:	80 93 74 00 	sts	0x0074, r24
     8f8:	80 93 75 00 	sts	0x0075, r24
     8fc:	80 93 76 00 	sts	0x0076, r24
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
     900:	81 e4       	ldi	r24, 0x41	; 65
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	6c e0       	ldi	r22, 0x0C	; 12
     906:	77 d4       	rcall	.+2286   	; 0x11f6 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     908:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     90a:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     90c:	e0 e5       	ldi	r30, 0x50	; 80
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	90 81       	ld	r25, Z
     912:	92 60       	ori	r25, 0x02	; 2
     914:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     916:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     918:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     91a:	81 ff       	sbrs	r24, 1
     91c:	fd cf       	rjmp	.-6      	; 0x918 <sysclk_init+0x36>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     91e:	80 e4       	ldi	r24, 0x40	; 64
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	61 e0       	ldi	r22, 0x01	; 1
     924:	68 d4       	rcall	.+2256   	; 0x11f6 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     926:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     928:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     92a:	e0 e5       	ldi	r30, 0x50	; 80
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	90 81       	ld	r25, Z
     930:	9e 7f       	andi	r25, 0xFE	; 254
     932:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     934:	8f bf       	out	0x3f, r24	; 63

		if (!need_rc2mhz) {
			osc_disable(OSC_ID_RC2MHZ);
		}
	}
}
     936:	08 95       	ret

00000938 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     938:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     93a:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     93c:	e8 2f       	mov	r30, r24
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	e0 59       	subi	r30, 0x90	; 144
     942:	ff 4f       	sbci	r31, 0xFF	; 255
     944:	60 95       	com	r22
     946:	80 81       	ld	r24, Z
     948:	68 23       	and	r22, r24
     94a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     94c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     94e:	08 95       	ret

00000950 <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     950:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     952:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     954:	e8 2f       	mov	r30, r24
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	e0 59       	subi	r30, 0x90	; 144
     95a:	ff 4f       	sbci	r31, 0xFF	; 255
     95c:	80 81       	ld	r24, Z
     95e:	68 2b       	or	r22, r24
     960:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     962:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     964:	08 95       	ret

00000966 <gfx_mono_st7565r_put_byte>:
 * gfx_mono_st7565r_put_byte(0, 0, 0xFF);
 * \endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     966:	ff 92       	push	r15
     968:	0f 93       	push	r16
     96a:	1f 93       	push	r17
     96c:	f8 2e       	mov	r15, r24
     96e:	06 2f       	mov	r16, r22
     970:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     972:	b6 d0       	rcall	.+364    	; 0xae0 <gfx_mono_framebuffer_put_byte>
 * \param address the page address
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
     974:	9f 2d       	mov	r25, r15
     976:	9f 70       	andi	r25, 0x0F	; 15
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     978:	90 6b       	ori	r25, 0xB0	; 176
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     97a:	88 e0       	ldi	r24, 0x08	; 8
     97c:	e0 ea       	ldi	r30, 0xA0	; 160
     97e:	f6 e0       	ldi	r31, 0x06	; 6
     980:	86 83       	std	Z+6, r24	; 0x06
     982:	81 e0       	ldi	r24, 0x01	; 1
     984:	e0 e6       	ldi	r30, 0x60	; 96
     986:	f6 e0       	ldi	r31, 0x06	; 6
     988:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     98a:	e0 ea       	ldi	r30, 0xA0	; 160
     98c:	f9 e0       	ldi	r31, 0x09	; 9
     98e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     990:	85 ff       	sbrs	r24, 5
     992:	fd cf       	rjmp	.-6      	; 0x98e <gfx_mono_st7565r_put_byte+0x28>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     994:	90 93 a0 09 	sts	0x09A0, r25
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     998:	e0 ea       	ldi	r30, 0xA0	; 160
     99a:	f9 e0       	ldi	r31, 0x09	; 9
     99c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     99e:	86 ff       	sbrs	r24, 6
     9a0:	fd cf       	rjmp	.-6      	; 0x99c <gfx_mono_st7565r_put_byte+0x36>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9a2:	e0 ea       	ldi	r30, 0xA0	; 160
     9a4:	f9 e0       	ldi	r31, 0x09	; 9
     9a6:	80 e4       	ldi	r24, 0x40	; 64
     9a8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9aa:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     9ac:	e0 ea       	ldi	r30, 0xA0	; 160
     9ae:	f6 e0       	ldi	r31, 0x06	; 6
     9b0:	88 e0       	ldi	r24, 0x08	; 8
     9b2:	85 83       	std	Z+5, r24	; 0x05
 * \param address the column address
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
     9b4:	0f 77       	andi	r16, 0x7F	; 127
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     9b6:	90 2f       	mov	r25, r16
     9b8:	92 95       	swap	r25
     9ba:	9f 70       	andi	r25, 0x0F	; 15
     9bc:	90 61       	ori	r25, 0x10	; 16
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     9be:	86 83       	std	Z+6, r24	; 0x06
     9c0:	81 e0       	ldi	r24, 0x01	; 1
     9c2:	e0 e6       	ldi	r30, 0x60	; 96
     9c4:	f6 e0       	ldi	r31, 0x06	; 6
     9c6:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9c8:	e0 ea       	ldi	r30, 0xA0	; 160
     9ca:	f9 e0       	ldi	r31, 0x09	; 9
     9cc:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9ce:	85 ff       	sbrs	r24, 5
     9d0:	fd cf       	rjmp	.-6      	; 0x9cc <gfx_mono_st7565r_put_byte+0x66>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9d2:	90 93 a0 09 	sts	0x09A0, r25
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9d6:	e0 ea       	ldi	r30, 0xA0	; 160
     9d8:	f9 e0       	ldi	r31, 0x09	; 9
     9da:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9dc:	86 ff       	sbrs	r24, 6
     9de:	fd cf       	rjmp	.-6      	; 0x9da <gfx_mono_st7565r_put_byte+0x74>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9e0:	e0 ea       	ldi	r30, 0xA0	; 160
     9e2:	f9 e0       	ldi	r31, 0x09	; 9
     9e4:	80 e4       	ldi	r24, 0x40	; 64
     9e6:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9e8:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     9ea:	e0 ea       	ldi	r30, 0xA0	; 160
     9ec:	f6 e0       	ldi	r31, 0x06	; 6
     9ee:	88 e0       	ldi	r24, 0x08	; 8
     9f0:	85 83       	std	Z+5, r24	; 0x05
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     9f2:	0f 70       	andi	r16, 0x0F	; 15
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     9f4:	86 83       	std	Z+6, r24	; 0x06
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	e0 e6       	ldi	r30, 0x60	; 96
     9fa:	f6 e0       	ldi	r31, 0x06	; 6
     9fc:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9fe:	e0 ea       	ldi	r30, 0xA0	; 160
     a00:	f9 e0       	ldi	r31, 0x09	; 9
     a02:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a04:	85 ff       	sbrs	r24, 5
     a06:	fd cf       	rjmp	.-6      	; 0xa02 <gfx_mono_st7565r_put_byte+0x9c>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a08:	00 93 a0 09 	sts	0x09A0, r16
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a0c:	e0 ea       	ldi	r30, 0xA0	; 160
     a0e:	f9 e0       	ldi	r31, 0x09	; 9
     a10:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a12:	86 ff       	sbrs	r24, 6
     a14:	fd cf       	rjmp	.-6      	; 0xa10 <gfx_mono_st7565r_put_byte+0xaa>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a16:	e0 ea       	ldi	r30, 0xA0	; 160
     a18:	f9 e0       	ldi	r31, 0x09	; 9
     a1a:	80 e4       	ldi	r24, 0x40	; 64
     a1c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a1e:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     a20:	e0 ea       	ldi	r30, 0xA0	; 160
     a22:	f6 e0       	ldi	r31, 0x06	; 6
     a24:	88 e0       	ldi	r24, 0x08	; 8
     a26:	85 83       	std	Z+5, r24	; 0x05
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     a28:	86 83       	std	Z+6, r24	; 0x06
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	e0 e6       	ldi	r30, 0x60	; 96
     a2e:	f6 e0       	ldi	r31, 0x06	; 6
     a30:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a32:	e0 ea       	ldi	r30, 0xA0	; 160
     a34:	f9 e0       	ldi	r31, 0x09	; 9
     a36:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a38:	85 ff       	sbrs	r24, 5
     a3a:	fd cf       	rjmp	.-6      	; 0xa36 <gfx_mono_st7565r_put_byte+0xd0>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a3c:	10 93 a0 09 	sts	0x09A0, r17
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a40:	e0 ea       	ldi	r30, 0xA0	; 160
     a42:	f9 e0       	ldi	r31, 0x09	; 9
     a44:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a46:	86 ff       	sbrs	r24, 6
     a48:	fd cf       	rjmp	.-6      	; 0xa44 <gfx_mono_st7565r_put_byte+0xde>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a4a:	e0 ea       	ldi	r30, 0xA0	; 160
     a4c:	f9 e0       	ldi	r31, 0x09	; 9
     a4e:	80 e4       	ldi	r24, 0x40	; 64
     a50:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a52:	80 81       	ld	r24, Z
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     a54:	81 e0       	ldi	r24, 0x01	; 1
     a56:	e0 e6       	ldi	r30, 0x60	; 96
     a58:	f6 e0       	ldi	r31, 0x06	; 6
     a5a:	86 83       	std	Z+6, r24	; 0x06
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     a5c:	88 e0       	ldi	r24, 0x08	; 8
     a5e:	e0 ea       	ldi	r30, 0xA0	; 160
     a60:	f6 e0       	ldi	r31, 0x06	; 6
     a62:	85 83       	std	Z+5, r24	; 0x05

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     a64:	1f 91       	pop	r17
     a66:	0f 91       	pop	r16
     a68:	ff 90       	pop	r15
     a6a:	08 95       	ret

00000a6c <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a6c:	0f 93       	push	r16
     a6e:	1f 93       	push	r17
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     a70:	8b e0       	ldi	r24, 0x0B	; 11
     a72:	90 e2       	ldi	r25, 0x20	; 32
     a74:	30 d0       	rcall	.+96     	; 0xad6 <gfx_mono_set_framebuffer>
#endif

	// Initialize the low-level display controller.
	st7565r_init();
     a76:	c7 dd       	rcall	.-1138   	; 0x606 <st7565r_init>
	else
		port->OUTCLR=ioport_pin_to_mask(pin);
     a78:	88 e0       	ldi	r24, 0x08	; 8
     a7a:	e0 ea       	ldi	r30, 0xA0	; 160
     a7c:	f6 e0       	ldi	r31, 0x06	; 6
     a7e:	86 83       	std	Z+6, r24	; 0x06
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	e0 e6       	ldi	r30, 0x60	; 96
     a84:	f6 e0       	ldi	r31, 0x06	; 6
     a86:	86 83       	std	Z+6, r24	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a88:	e0 ea       	ldi	r30, 0xA0	; 160
     a8a:	f9 e0       	ldi	r31, 0x09	; 9
     a8c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a8e:	85 ff       	sbrs	r24, 5
     a90:	fd cf       	rjmp	.-6      	; 0xa8c <gfx_mono_st7565r_init+0x20>
 * \param usart The USART module.
 * \param txdata The data to be transmited.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a92:	80 e4       	ldi	r24, 0x40	; 64
     a94:	80 93 a0 09 	sts	0x09A0, r24
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a98:	e0 ea       	ldi	r30, 0xA0	; 160
     a9a:	f9 e0       	ldi	r31, 0x09	; 9
     a9c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a9e:	86 ff       	sbrs	r24, 6
     aa0:	fd cf       	rjmp	.-6      	; 0xa9c <gfx_mono_st7565r_init+0x30>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     aa2:	e0 ea       	ldi	r30, 0xA0	; 160
     aa4:	f9 e0       	ldi	r31, 0x09	; 9
     aa6:	80 e4       	ldi	r24, 0x40	; 64
     aa8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     aaa:	80 81       	ld	r24, Z
 */
static inline void ioport_set_value(port_pin_t pin, bool value)
{
	PORT_t *port = ioport_pin_to_port(pin);
	if (value)
		port->OUTSET=ioport_pin_to_mask(pin);
     aac:	88 e0       	ldi	r24, 0x08	; 8
     aae:	e0 ea       	ldi	r30, 0xA0	; 160
     ab0:	f6 e0       	ldi	r31, 0x06	; 6
     ab2:	85 83       	std	Z+5, r24	; 0x05

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	*/
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     ab4:	00 e0       	ldi	r16, 0x00	; 0
     ab6:	0a c0       	rjmp	.+20     	; 0xacc <gfx_mono_st7565r_init+0x60>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     ab8:	80 2f       	mov	r24, r16
     aba:	61 2f       	mov	r22, r17
     abc:	40 e0       	ldi	r20, 0x00	; 0
     abe:	53 df       	rcall	.-346    	; 0x966 <gfx_mono_st7565r_put_byte>
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	*/
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     ac0:	1f 5f       	subi	r17, 0xFF	; 255
     ac2:	10 38       	cpi	r17, 0x80	; 128
     ac4:	c9 f7       	brne	.-14     	; 0xab8 <gfx_mono_st7565r_init+0x4c>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	*/
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     ac6:	0f 5f       	subi	r16, 0xFF	; 255
     ac8:	04 30       	cpi	r16, 0x04	; 4
     aca:	11 f0       	breq	.+4      	; 0xad0 <gfx_mono_st7565r_init+0x64>
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     acc:	10 e0       	ldi	r17, 0x00	; 0
     ace:	f4 cf       	rjmp	.-24     	; 0xab8 <gfx_mono_st7565r_init+0x4c>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     ad0:	1f 91       	pop	r17
     ad2:	0f 91       	pop	r16
     ad4:	08 95       	ret

00000ad6 <gfx_mono_set_framebuffer>:
 * gfx_mono_set_framebuffer(framebuffer);
 * \endcode
*/
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     ad6:	80 93 0b 22 	sts	0x220B, r24
     ada:	90 93 0c 22 	sts	0x220C, r25
}
     ade:	08 95       	ret

00000ae0 <gfx_mono_framebuffer_put_byte>:
 * gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
 * \endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column, uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     ae0:	e8 2f       	mov	r30, r24
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	f6 95       	lsr	r31
     ae6:	fe 2f       	mov	r31, r30
     ae8:	ee 27       	eor	r30, r30
     aea:	f7 95       	ror	r31
     aec:	e7 95       	ror	r30
     aee:	e6 0f       	add	r30, r22
     af0:	f1 1d       	adc	r31, r1
     af2:	80 91 0b 22 	lds	r24, 0x220B
     af6:	90 91 0c 22 	lds	r25, 0x220C
     afa:	e8 0f       	add	r30, r24
     afc:	f9 1f       	adc	r31, r25
     afe:	40 83       	st	Z, r20
}
     b00:	08 95       	ret

00000b02 <usart_spi_init>:
#include "sysclk.h"

void usart_spi_init(USART_t *usart)
{
#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
     b02:	28 e0       	ldi	r18, 0x08	; 8
     b04:	80 3a       	cpi	r24, 0xA0	; 160
     b06:	92 07       	cpc	r25, r18
     b08:	19 f4       	brne	.+6      	; 0xb10 <usart_spi_init+0xe>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
     b0a:	83 e0       	ldi	r24, 0x03	; 3
     b0c:	60 e1       	ldi	r22, 0x10	; 16
     b0e:	14 cf       	rjmp	.-472    	; 0x938 <sysclk_enable_module>
	}
#endif
#ifdef USARTC1
	else
	if((uint16_t)usart == (uint16_t)&USARTC1) {
     b10:	28 e0       	ldi	r18, 0x08	; 8
     b12:	80 3b       	cpi	r24, 0xB0	; 176
     b14:	92 07       	cpc	r25, r18
     b16:	19 f4       	brne	.+6      	; 0xb1e <usart_spi_init+0x1c>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
     b18:	83 e0       	ldi	r24, 0x03	; 3
     b1a:	60 e2       	ldi	r22, 0x20	; 32
     b1c:	0d cf       	rjmp	.-486    	; 0x938 <sysclk_enable_module>
	}
#endif
#ifdef USARTD0
	else
	if((uint16_t)usart == (uint16_t)&USARTD0) {
     b1e:	29 e0       	ldi	r18, 0x09	; 9
     b20:	80 3a       	cpi	r24, 0xA0	; 160
     b22:	92 07       	cpc	r25, r18
     b24:	19 f4       	brne	.+6      	; 0xb2c <usart_spi_init+0x2a>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
     b26:	84 e0       	ldi	r24, 0x04	; 4
     b28:	60 e1       	ldi	r22, 0x10	; 16
     b2a:	06 cf       	rjmp	.-500    	; 0x938 <sysclk_enable_module>
	}
#endif
#ifdef USARTD1
	else
	if((uint16_t)usart == (uint16_t)&USARTD1) {
     b2c:	29 e0       	ldi	r18, 0x09	; 9
     b2e:	80 3b       	cpi	r24, 0xB0	; 176
     b30:	92 07       	cpc	r25, r18
     b32:	19 f4       	brne	.+6      	; 0xb3a <usart_spi_init+0x38>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
     b34:	84 e0       	ldi	r24, 0x04	; 4
     b36:	60 e2       	ldi	r22, 0x20	; 32
     b38:	ff ce       	rjmp	.-514    	; 0x938 <sysclk_enable_module>
	}
#endif
#ifdef USARTE0
	else
	if((uint16_t)usart == (uint16_t)&USARTE0) {
     b3a:	2a e0       	ldi	r18, 0x0A	; 10
     b3c:	80 3a       	cpi	r24, 0xA0	; 160
     b3e:	92 07       	cpc	r25, r18
     b40:	19 f4       	brne	.+6      	; 0xb48 <usart_spi_init+0x46>
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     b42:	85 e0       	ldi	r24, 0x05	; 5
     b44:	60 e1       	ldi	r22, 0x10	; 16
     b46:	f8 ce       	rjmp	.-528    	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART1_bm);
	}
#endif
#ifdef USARTF0
	else
	if((uint16_t)usart == (uint16_t)&USARTF0) {
     b48:	2b e0       	ldi	r18, 0x0B	; 11
     b4a:	80 3a       	cpi	r24, 0xA0	; 160
     b4c:	92 07       	cpc	r25, r18
     b4e:	19 f4       	brne	.+6      	; 0xb56 <usart_spi_init+0x54>
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART0_bm);
     b50:	86 e0       	ldi	r24, 0x06	; 6
     b52:	60 e1       	ldi	r22, 0x10	; 16
     b54:	f1 ce       	rjmp	.-542    	; 0x938 <sysclk_enable_module>
     b56:	08 95       	ret

00000b58 <usart_spi_setup_device>:
}

void usart_spi_setup_device(USART_t *usart, struct usart_spi_device *device,
     spi_flags_t flags, unsigned long baud_rate,
     board_spi_select_id_t sel_id)
{
     b58:	0f 93       	push	r16
     b5a:	1f 93       	push	r17
     b5c:	df 93       	push	r29
     b5e:	cf 93       	push	r28
     b60:	00 d0       	rcall	.+0      	; 0xb62 <usart_spi_setup_device+0xa>
     b62:	00 d0       	rcall	.+0      	; 0xb64 <usart_spi_setup_device+0xc>
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62
	usart_spi_options_t opt;
	opt.baudrate=baud_rate;
     b68:	09 83       	std	Y+1, r16	; 0x01
     b6a:	1a 83       	std	Y+2, r17	; 0x02
     b6c:	2b 83       	std	Y+3, r18	; 0x03
     b6e:	3c 83       	std	Y+4, r19	; 0x04
	opt.spimode=flags;
     b70:	4d 83       	std	Y+5, r20	; 0x05
	opt.data_order=false;
     b72:	1e 82       	std	Y+6, r1	; 0x06
	usart_init_spi(usart, &opt);
     b74:	be 01       	movw	r22, r28
     b76:	6f 5f       	subi	r22, 0xFF	; 255
     b78:	7f 4f       	sbci	r23, 0xFF	; 255
     b7a:	0e 94 56 10 	call	0x20ac	; 0x20ac <usart_init_spi>
}
     b7e:	26 96       	adiw	r28, 0x06	; 6
     b80:	cd bf       	out	0x3d, r28	; 61
     b82:	de bf       	out	0x3e, r29	; 62
     b84:	cf 91       	pop	r28
     b86:	df 91       	pop	r29
     b88:	1f 91       	pop	r17
     b8a:	0f 91       	pop	r16
     b8c:	08 95       	ret

00000b8e <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(ioport_pin_to_port(pin), ioport_pin_to_mask(pin), flags);
     b8e:	80 ee       	ldi	r24, 0xE0	; 224
     b90:	97 e0       	ldi	r25, 0x07	; 7
     b92:	61 e0       	ldi	r22, 0x01	; 1
     b94:	40 e0       	ldi	r20, 0x00	; 0
     b96:	53 e0       	ldi	r21, 0x03	; 3
     b98:	34 d3       	rcall	.+1640   	; 0x1202 <ioport_configure_port_pin>
     b9a:	80 ee       	ldi	r24, 0xE0	; 224
     b9c:	97 e0       	ldi	r25, 0x07	; 7
     b9e:	62 e0       	ldi	r22, 0x02	; 2
     ba0:	40 e0       	ldi	r20, 0x00	; 0
     ba2:	53 e0       	ldi	r21, 0x03	; 3
     ba4:	2e d3       	rcall	.+1628   	; 0x1202 <ioport_configure_port_pin>
     ba6:	80 e6       	ldi	r24, 0x60	; 96
     ba8:	96 e0       	ldi	r25, 0x06	; 6
     baa:	60 e1       	ldi	r22, 0x10	; 16
     bac:	40 e0       	ldi	r20, 0x00	; 0
     bae:	53 e0       	ldi	r21, 0x03	; 3
     bb0:	28 d3       	rcall	.+1616   	; 0x1202 <ioport_configure_port_pin>
     bb2:	80 e6       	ldi	r24, 0x60	; 96
     bb4:	96 e0       	ldi	r25, 0x06	; 6
     bb6:	60 e2       	ldi	r22, 0x20	; 32
     bb8:	40 e4       	ldi	r20, 0x40	; 64
     bba:	51 e0       	ldi	r21, 0x01	; 1
     bbc:	22 d3       	rcall	.+1604   	; 0x1202 <ioport_configure_port_pin>
     bbe:	80 e8       	ldi	r24, 0x80	; 128
     bc0:	96 e0       	ldi	r25, 0x06	; 6
     bc2:	60 e2       	ldi	r22, 0x20	; 32
     bc4:	4b e1       	ldi	r20, 0x1B	; 27
     bc6:	50 e0       	ldi	r21, 0x00	; 0
     bc8:	1c d3       	rcall	.+1592   	; 0x1202 <ioport_configure_port_pin>
     bca:	80 e6       	ldi	r24, 0x60	; 96
     bcc:	96 e0       	ldi	r25, 0x06	; 6
     bce:	62 e0       	ldi	r22, 0x02	; 2
     bd0:	40 e0       	ldi	r20, 0x00	; 0
     bd2:	53 e0       	ldi	r21, 0x03	; 3
     bd4:	16 d3       	rcall	.+1580   	; 0x1202 <ioport_configure_port_pin>
     bd6:	80 e6       	ldi	r24, 0x60	; 96
     bd8:	96 e0       	ldi	r25, 0x06	; 6
     bda:	68 e0       	ldi	r22, 0x08	; 8
     bdc:	40 e0       	ldi	r20, 0x00	; 0
     bde:	53 e0       	ldi	r21, 0x03	; 3
     be0:	10 d3       	rcall	.+1568   	; 0x1202 <ioport_configure_port_pin>
     be2:	80 ea       	ldi	r24, 0xA0	; 160
     be4:	96 e0       	ldi	r25, 0x06	; 6
     be6:	68 e0       	ldi	r22, 0x08	; 8
     be8:	40 e0       	ldi	r20, 0x00	; 0
     bea:	53 e0       	ldi	r21, 0x03	; 3
     bec:	0a d3       	rcall	.+1556   	; 0x1202 <ioport_configure_port_pin>
     bee:	80 e6       	ldi	r24, 0x60	; 96
     bf0:	96 e0       	ldi	r25, 0x06	; 6
     bf2:	61 e0       	ldi	r22, 0x01	; 1
     bf4:	40 e0       	ldi	r20, 0x00	; 0
     bf6:	53 e0       	ldi	r21, 0x03	; 3
     bf8:	04 d3       	rcall	.+1544   	; 0x1202 <ioport_configure_port_pin>
     bfa:	80 e0       	ldi	r24, 0x00	; 0
     bfc:	96 e0       	ldi	r25, 0x06	; 6
     bfe:	68 e0       	ldi	r22, 0x08	; 8
     c00:	40 e0       	ldi	r20, 0x00	; 0
     c02:	53 e0       	ldi	r21, 0x03	; 3
     c04:	fe d2       	rcall	.+1532   	; 0x1202 <ioport_configure_port_pin>
     c06:	80 e8       	ldi	r24, 0x80	; 128
     c08:	96 e0       	ldi	r25, 0x06	; 6
     c0a:	60 e1       	ldi	r22, 0x10	; 16
     c0c:	40 e0       	ldi	r20, 0x00	; 0
     c0e:	51 e0       	ldi	r21, 0x01	; 1
	 * the platform Xplained board has configured basic clock settings,
	 * GPIO pin mapping, interrupt controller options, etc.
	 */
	sensor_board_init ();
#endif
}
     c10:	f8 c2       	rjmp	.+1520   	; 0x1202 <ioport_configure_port_pin>

00000c12 <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
static void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     c12:	22 e0       	ldi	r18, 0x02	; 2
     c14:	80 30       	cpi	r24, 0x00	; 0
     c16:	92 07       	cpc	r25, r18
     c18:	59 f4       	brne	.+22     	; 0xc30 <adc_enable_clock+0x1e>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     c1a:	80 91 11 22 	lds	r24, 0x2211
     c1e:	98 2f       	mov	r25, r24
     c20:	9f 5f       	subi	r25, 0xFF	; 255
     c22:	90 93 11 22 	sts	0x2211, r25
     c26:	88 23       	and	r24, r24
     c28:	91 f4       	brne	.+36     	; 0xc4e <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	62 e0       	ldi	r22, 0x02	; 2
     c2e:	84 ce       	rjmp	.-760    	; 0x938 <sysclk_enable_module>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     c30:	22 e0       	ldi	r18, 0x02	; 2
     c32:	80 34       	cpi	r24, 0x40	; 64
     c34:	92 07       	cpc	r25, r18
     c36:	59 f4       	brne	.+22     	; 0xc4e <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     c38:	80 91 12 22 	lds	r24, 0x2212
     c3c:	98 2f       	mov	r25, r24
     c3e:	9f 5f       	subi	r25, 0xFF	; 255
     c40:	90 93 12 22 	sts	0x2212, r25
     c44:	88 23       	and	r24, r24
     c46:	19 f4       	brne	.+6      	; 0xc4e <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     c48:	82 e0       	ldi	r24, 0x02	; 2
     c4a:	62 e0       	ldi	r22, 0x02	; 2
     c4c:	75 ce       	rjmp	.-790    	; 0x938 <sysclk_enable_module>
     c4e:	08 95       	ret

00000c50 <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
static void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     c50:	22 e0       	ldi	r18, 0x02	; 2
     c52:	80 30       	cpi	r24, 0x00	; 0
     c54:	92 07       	cpc	r25, r18
     c56:	51 f4       	brne	.+20     	; 0xc6c <adc_disable_clock+0x1c>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     c58:	80 91 11 22 	lds	r24, 0x2211
     c5c:	81 50       	subi	r24, 0x01	; 1
     c5e:	80 93 11 22 	sts	0x2211, r24
     c62:	88 23       	and	r24, r24
     c64:	89 f4       	brne	.+34     	; 0xc88 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	62 e0       	ldi	r22, 0x02	; 2
     c6a:	72 ce       	rjmp	.-796    	; 0x950 <sysclk_disable_module>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     c6c:	22 e0       	ldi	r18, 0x02	; 2
     c6e:	80 34       	cpi	r24, 0x40	; 64
     c70:	92 07       	cpc	r25, r18
     c72:	51 f4       	brne	.+20     	; 0xc88 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     c74:	80 91 12 22 	lds	r24, 0x2212
     c78:	81 50       	subi	r24, 0x01	; 1
     c7a:	80 93 12 22 	sts	0x2212, r24
     c7e:	88 23       	and	r24, r24
     c80:	19 f4       	brne	.+6      	; 0xc88 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     c82:	82 e0       	ldi	r24, 0x02	; 2
     c84:	62 e0       	ldi	r22, 0x02	; 2
     c86:	64 ce       	rjmp	.-824    	; 0x950 <sysclk_disable_module>
     c88:	08 95       	ret

00000c8a <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     c8a:	1f 92       	push	r1
     c8c:	0f 92       	push	r0
     c8e:	0f b6       	in	r0, 0x3f	; 63
     c90:	0f 92       	push	r0
     c92:	0b b6       	in	r0, 0x3b	; 59
     c94:	0f 92       	push	r0
     c96:	11 24       	eor	r1, r1
     c98:	2f 93       	push	r18
     c9a:	3f 93       	push	r19
     c9c:	4f 93       	push	r20
     c9e:	5f 93       	push	r21
     ca0:	6f 93       	push	r22
     ca2:	7f 93       	push	r23
     ca4:	8f 93       	push	r24
     ca6:	9f 93       	push	r25
     ca8:	af 93       	push	r26
     caa:	bf 93       	push	r27
     cac:	ef 93       	push	r30
     cae:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     cb0:	e0 e0       	ldi	r30, 0x00	; 0
     cb2:	f2 e0       	ldi	r31, 0x02	; 2
     cb4:	44 a1       	ldd	r20, Z+36	; 0x24
     cb6:	55 a1       	ldd	r21, Z+37	; 0x25
     cb8:	e0 91 0d 22 	lds	r30, 0x220D
     cbc:	f0 91 0e 22 	lds	r31, 0x220E
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	92 e0       	ldi	r25, 0x02	; 2
     cc4:	61 e0       	ldi	r22, 0x01	; 1
     cc6:	19 95       	eicall
}
     cc8:	ff 91       	pop	r31
     cca:	ef 91       	pop	r30
     ccc:	bf 91       	pop	r27
     cce:	af 91       	pop	r26
     cd0:	9f 91       	pop	r25
     cd2:	8f 91       	pop	r24
     cd4:	7f 91       	pop	r23
     cd6:	6f 91       	pop	r22
     cd8:	5f 91       	pop	r21
     cda:	4f 91       	pop	r20
     cdc:	3f 91       	pop	r19
     cde:	2f 91       	pop	r18
     ce0:	0f 90       	pop	r0
     ce2:	0b be       	out	0x3b, r0	; 59
     ce4:	0f 90       	pop	r0
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	0f 90       	pop	r0
     cea:	1f 90       	pop	r1
     cec:	18 95       	reti

00000cee <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     cee:	1f 92       	push	r1
     cf0:	0f 92       	push	r0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	0f 92       	push	r0
     cf6:	0b b6       	in	r0, 0x3b	; 59
     cf8:	0f 92       	push	r0
     cfa:	11 24       	eor	r1, r1
     cfc:	2f 93       	push	r18
     cfe:	3f 93       	push	r19
     d00:	4f 93       	push	r20
     d02:	5f 93       	push	r21
     d04:	6f 93       	push	r22
     d06:	7f 93       	push	r23
     d08:	8f 93       	push	r24
     d0a:	9f 93       	push	r25
     d0c:	af 93       	push	r26
     d0e:	bf 93       	push	r27
     d10:	ef 93       	push	r30
     d12:	ff 93       	push	r31
	if (!(ch_mask & 0x01)) {
		index++;
	}
#endif

	return &adc->CH0 + index;
     d14:	e8 e2       	ldi	r30, 0x28	; 40
     d16:	f2 e0       	ldi	r31, 0x02	; 2
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     d18:	44 81       	ldd	r20, Z+4	; 0x04
     d1a:	55 81       	ldd	r21, Z+5	; 0x05
     d1c:	e0 91 0d 22 	lds	r30, 0x220D
     d20:	f0 91 0e 22 	lds	r31, 0x220E
     d24:	80 e0       	ldi	r24, 0x00	; 0
     d26:	92 e0       	ldi	r25, 0x02	; 2
     d28:	62 e0       	ldi	r22, 0x02	; 2
     d2a:	19 95       	eicall
}
     d2c:	ff 91       	pop	r31
     d2e:	ef 91       	pop	r30
     d30:	bf 91       	pop	r27
     d32:	af 91       	pop	r26
     d34:	9f 91       	pop	r25
     d36:	8f 91       	pop	r24
     d38:	7f 91       	pop	r23
     d3a:	6f 91       	pop	r22
     d3c:	5f 91       	pop	r21
     d3e:	4f 91       	pop	r20
     d40:	3f 91       	pop	r19
     d42:	2f 91       	pop	r18
     d44:	0f 90       	pop	r0
     d46:	0b be       	out	0x3b, r0	; 59
     d48:	0f 90       	pop	r0
     d4a:	0f be       	out	0x3f, r0	; 63
     d4c:	0f 90       	pop	r0
     d4e:	1f 90       	pop	r1
     d50:	18 95       	reti

00000d52 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     d52:	1f 92       	push	r1
     d54:	0f 92       	push	r0
     d56:	0f b6       	in	r0, 0x3f	; 63
     d58:	0f 92       	push	r0
     d5a:	0b b6       	in	r0, 0x3b	; 59
     d5c:	0f 92       	push	r0
     d5e:	11 24       	eor	r1, r1
     d60:	2f 93       	push	r18
     d62:	3f 93       	push	r19
     d64:	4f 93       	push	r20
     d66:	5f 93       	push	r21
     d68:	6f 93       	push	r22
     d6a:	7f 93       	push	r23
     d6c:	8f 93       	push	r24
     d6e:	9f 93       	push	r25
     d70:	af 93       	push	r26
     d72:	bf 93       	push	r27
     d74:	ef 93       	push	r30
     d76:	ff 93       	push	r31
     d78:	e0 e3       	ldi	r30, 0x30	; 48
     d7a:	f2 e0       	ldi	r31, 0x02	; 2
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     d7c:	44 81       	ldd	r20, Z+4	; 0x04
     d7e:	55 81       	ldd	r21, Z+5	; 0x05
     d80:	e0 91 0d 22 	lds	r30, 0x220D
     d84:	f0 91 0e 22 	lds	r31, 0x220E
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	92 e0       	ldi	r25, 0x02	; 2
     d8c:	64 e0       	ldi	r22, 0x04	; 4
     d8e:	19 95       	eicall
}
     d90:	ff 91       	pop	r31
     d92:	ef 91       	pop	r30
     d94:	bf 91       	pop	r27
     d96:	af 91       	pop	r26
     d98:	9f 91       	pop	r25
     d9a:	8f 91       	pop	r24
     d9c:	7f 91       	pop	r23
     d9e:	6f 91       	pop	r22
     da0:	5f 91       	pop	r21
     da2:	4f 91       	pop	r20
     da4:	3f 91       	pop	r19
     da6:	2f 91       	pop	r18
     da8:	0f 90       	pop	r0
     daa:	0b be       	out	0x3b, r0	; 59
     dac:	0f 90       	pop	r0
     dae:	0f be       	out	0x3f, r0	; 63
     db0:	0f 90       	pop	r0
     db2:	1f 90       	pop	r1
     db4:	18 95       	reti

00000db6 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     db6:	1f 92       	push	r1
     db8:	0f 92       	push	r0
     dba:	0f b6       	in	r0, 0x3f	; 63
     dbc:	0f 92       	push	r0
     dbe:	0b b6       	in	r0, 0x3b	; 59
     dc0:	0f 92       	push	r0
     dc2:	11 24       	eor	r1, r1
     dc4:	2f 93       	push	r18
     dc6:	3f 93       	push	r19
     dc8:	4f 93       	push	r20
     dca:	5f 93       	push	r21
     dcc:	6f 93       	push	r22
     dce:	7f 93       	push	r23
     dd0:	8f 93       	push	r24
     dd2:	9f 93       	push	r25
     dd4:	af 93       	push	r26
     dd6:	bf 93       	push	r27
     dd8:	ef 93       	push	r30
     dda:	ff 93       	push	r31
     ddc:	e8 e3       	ldi	r30, 0x38	; 56
     dde:	f2 e0       	ldi	r31, 0x02	; 2
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     de0:	44 81       	ldd	r20, Z+4	; 0x04
     de2:	55 81       	ldd	r21, Z+5	; 0x05
     de4:	e0 91 0d 22 	lds	r30, 0x220D
     de8:	f0 91 0e 22 	lds	r31, 0x220E
     dec:	80 e0       	ldi	r24, 0x00	; 0
     dee:	92 e0       	ldi	r25, 0x02	; 2
     df0:	68 e0       	ldi	r22, 0x08	; 8
     df2:	19 95       	eicall
}
     df4:	ff 91       	pop	r31
     df6:	ef 91       	pop	r30
     df8:	bf 91       	pop	r27
     dfa:	af 91       	pop	r26
     dfc:	9f 91       	pop	r25
     dfe:	8f 91       	pop	r24
     e00:	7f 91       	pop	r23
     e02:	6f 91       	pop	r22
     e04:	5f 91       	pop	r21
     e06:	4f 91       	pop	r20
     e08:	3f 91       	pop	r19
     e0a:	2f 91       	pop	r18
     e0c:	0f 90       	pop	r0
     e0e:	0b be       	out	0x3b, r0	; 59
     e10:	0f 90       	pop	r0
     e12:	0f be       	out	0x3f, r0	; 63
     e14:	0f 90       	pop	r0
     e16:	1f 90       	pop	r1
     e18:	18 95       	reti

00000e1a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     e1a:	1f 92       	push	r1
     e1c:	0f 92       	push	r0
     e1e:	0f b6       	in	r0, 0x3f	; 63
     e20:	0f 92       	push	r0
     e22:	0b b6       	in	r0, 0x3b	; 59
     e24:	0f 92       	push	r0
     e26:	11 24       	eor	r1, r1
     e28:	2f 93       	push	r18
     e2a:	3f 93       	push	r19
     e2c:	4f 93       	push	r20
     e2e:	5f 93       	push	r21
     e30:	6f 93       	push	r22
     e32:	7f 93       	push	r23
     e34:	8f 93       	push	r24
     e36:	9f 93       	push	r25
     e38:	af 93       	push	r26
     e3a:	bf 93       	push	r27
     e3c:	ef 93       	push	r30
     e3e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     e40:	e0 e4       	ldi	r30, 0x40	; 64
     e42:	f2 e0       	ldi	r31, 0x02	; 2
     e44:	44 a1       	ldd	r20, Z+36	; 0x24
     e46:	55 a1       	ldd	r21, Z+37	; 0x25
     e48:	e0 91 0f 22 	lds	r30, 0x220F
     e4c:	f0 91 10 22 	lds	r31, 0x2210
     e50:	80 e4       	ldi	r24, 0x40	; 64
     e52:	92 e0       	ldi	r25, 0x02	; 2
     e54:	61 e0       	ldi	r22, 0x01	; 1
     e56:	19 95       	eicall
}
     e58:	ff 91       	pop	r31
     e5a:	ef 91       	pop	r30
     e5c:	bf 91       	pop	r27
     e5e:	af 91       	pop	r26
     e60:	9f 91       	pop	r25
     e62:	8f 91       	pop	r24
     e64:	7f 91       	pop	r23
     e66:	6f 91       	pop	r22
     e68:	5f 91       	pop	r21
     e6a:	4f 91       	pop	r20
     e6c:	3f 91       	pop	r19
     e6e:	2f 91       	pop	r18
     e70:	0f 90       	pop	r0
     e72:	0b be       	out	0x3b, r0	; 59
     e74:	0f 90       	pop	r0
     e76:	0f be       	out	0x3f, r0	; 63
     e78:	0f 90       	pop	r0
     e7a:	1f 90       	pop	r1
     e7c:	18 95       	reti

00000e7e <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     e7e:	1f 92       	push	r1
     e80:	0f 92       	push	r0
     e82:	0f b6       	in	r0, 0x3f	; 63
     e84:	0f 92       	push	r0
     e86:	0b b6       	in	r0, 0x3b	; 59
     e88:	0f 92       	push	r0
     e8a:	11 24       	eor	r1, r1
     e8c:	2f 93       	push	r18
     e8e:	3f 93       	push	r19
     e90:	4f 93       	push	r20
     e92:	5f 93       	push	r21
     e94:	6f 93       	push	r22
     e96:	7f 93       	push	r23
     e98:	8f 93       	push	r24
     e9a:	9f 93       	push	r25
     e9c:	af 93       	push	r26
     e9e:	bf 93       	push	r27
     ea0:	ef 93       	push	r30
     ea2:	ff 93       	push	r31
     ea4:	e8 e6       	ldi	r30, 0x68	; 104
     ea6:	f2 e0       	ldi	r31, 0x02	; 2
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     ea8:	44 81       	ldd	r20, Z+4	; 0x04
     eaa:	55 81       	ldd	r21, Z+5	; 0x05
     eac:	e0 91 0f 22 	lds	r30, 0x220F
     eb0:	f0 91 10 22 	lds	r31, 0x2210
     eb4:	80 e4       	ldi	r24, 0x40	; 64
     eb6:	92 e0       	ldi	r25, 0x02	; 2
     eb8:	62 e0       	ldi	r22, 0x02	; 2
     eba:	19 95       	eicall
}
     ebc:	ff 91       	pop	r31
     ebe:	ef 91       	pop	r30
     ec0:	bf 91       	pop	r27
     ec2:	af 91       	pop	r26
     ec4:	9f 91       	pop	r25
     ec6:	8f 91       	pop	r24
     ec8:	7f 91       	pop	r23
     eca:	6f 91       	pop	r22
     ecc:	5f 91       	pop	r21
     ece:	4f 91       	pop	r20
     ed0:	3f 91       	pop	r19
     ed2:	2f 91       	pop	r18
     ed4:	0f 90       	pop	r0
     ed6:	0b be       	out	0x3b, r0	; 59
     ed8:	0f 90       	pop	r0
     eda:	0f be       	out	0x3f, r0	; 63
     edc:	0f 90       	pop	r0
     ede:	1f 90       	pop	r1
     ee0:	18 95       	reti

00000ee2 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     ee2:	1f 92       	push	r1
     ee4:	0f 92       	push	r0
     ee6:	0f b6       	in	r0, 0x3f	; 63
     ee8:	0f 92       	push	r0
     eea:	0b b6       	in	r0, 0x3b	; 59
     eec:	0f 92       	push	r0
     eee:	11 24       	eor	r1, r1
     ef0:	2f 93       	push	r18
     ef2:	3f 93       	push	r19
     ef4:	4f 93       	push	r20
     ef6:	5f 93       	push	r21
     ef8:	6f 93       	push	r22
     efa:	7f 93       	push	r23
     efc:	8f 93       	push	r24
     efe:	9f 93       	push	r25
     f00:	af 93       	push	r26
     f02:	bf 93       	push	r27
     f04:	ef 93       	push	r30
     f06:	ff 93       	push	r31
     f08:	e0 e7       	ldi	r30, 0x70	; 112
     f0a:	f2 e0       	ldi	r31, 0x02	; 2
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     f0c:	44 81       	ldd	r20, Z+4	; 0x04
     f0e:	55 81       	ldd	r21, Z+5	; 0x05
     f10:	e0 91 0f 22 	lds	r30, 0x220F
     f14:	f0 91 10 22 	lds	r31, 0x2210
     f18:	80 e4       	ldi	r24, 0x40	; 64
     f1a:	92 e0       	ldi	r25, 0x02	; 2
     f1c:	64 e0       	ldi	r22, 0x04	; 4
     f1e:	19 95       	eicall
}
     f20:	ff 91       	pop	r31
     f22:	ef 91       	pop	r30
     f24:	bf 91       	pop	r27
     f26:	af 91       	pop	r26
     f28:	9f 91       	pop	r25
     f2a:	8f 91       	pop	r24
     f2c:	7f 91       	pop	r23
     f2e:	6f 91       	pop	r22
     f30:	5f 91       	pop	r21
     f32:	4f 91       	pop	r20
     f34:	3f 91       	pop	r19
     f36:	2f 91       	pop	r18
     f38:	0f 90       	pop	r0
     f3a:	0b be       	out	0x3b, r0	; 59
     f3c:	0f 90       	pop	r0
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	0f 90       	pop	r0
     f42:	1f 90       	pop	r1
     f44:	18 95       	reti

00000f46 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     f46:	1f 92       	push	r1
     f48:	0f 92       	push	r0
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	0f 92       	push	r0
     f4e:	0b b6       	in	r0, 0x3b	; 59
     f50:	0f 92       	push	r0
     f52:	11 24       	eor	r1, r1
     f54:	2f 93       	push	r18
     f56:	3f 93       	push	r19
     f58:	4f 93       	push	r20
     f5a:	5f 93       	push	r21
     f5c:	6f 93       	push	r22
     f5e:	7f 93       	push	r23
     f60:	8f 93       	push	r24
     f62:	9f 93       	push	r25
     f64:	af 93       	push	r26
     f66:	bf 93       	push	r27
     f68:	ef 93       	push	r30
     f6a:	ff 93       	push	r31
     f6c:	e8 e7       	ldi	r30, 0x78	; 120
     f6e:	f2 e0       	ldi	r31, 0x02	; 2
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     f70:	44 81       	ldd	r20, Z+4	; 0x04
     f72:	55 81       	ldd	r21, Z+5	; 0x05
     f74:	e0 91 0f 22 	lds	r30, 0x220F
     f78:	f0 91 10 22 	lds	r31, 0x2210
     f7c:	80 e4       	ldi	r24, 0x40	; 64
     f7e:	92 e0       	ldi	r25, 0x02	; 2
     f80:	68 e0       	ldi	r22, 0x08	; 8
     f82:	19 95       	eicall
}
     f84:	ff 91       	pop	r31
     f86:	ef 91       	pop	r30
     f88:	bf 91       	pop	r27
     f8a:	af 91       	pop	r26
     f8c:	9f 91       	pop	r25
     f8e:	8f 91       	pop	r24
     f90:	7f 91       	pop	r23
     f92:	6f 91       	pop	r22
     f94:	5f 91       	pop	r21
     f96:	4f 91       	pop	r20
     f98:	3f 91       	pop	r19
     f9a:	2f 91       	pop	r18
     f9c:	0f 90       	pop	r0
     f9e:	0b be       	out	0x3b, r0	; 59
     fa0:	0f 90       	pop	r0
     fa2:	0f be       	out	0x3f, r0	; 63
     fa4:	0f 90       	pop	r0
     fa6:	1f 90       	pop	r1
     fa8:	18 95       	reti

00000faa <adc_enable>:
 *
 * \note After enabling the ADC, one dummy conversion should be done to allow
 * for its common mode voltage to settle.
 */
void adc_enable(ADC_t *adc)
{
     faa:	1f 93       	push	r17
     fac:	cf 93       	push	r28
     fae:	df 93       	push	r29
     fb0:	ec 01       	movw	r28, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     fb2:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
     fb4:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     fb6:	2d de       	rcall	.-934    	; 0xc12 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     fb8:	88 81       	ld	r24, Y
     fba:	81 60       	ori	r24, 0x01	; 1
     fbc:	88 83       	st	Y, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fbe:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     fc0:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     fc2:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     fc4:	90 91 ce 22 	lds	r25, 0x22CE
     fc8:	9f 5f       	subi	r25, 0xFF	; 255
     fca:	90 93 ce 22 	sts	0x22CE, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fce:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     fd0:	df 91       	pop	r29
     fd2:	cf 91       	pop	r28
     fd4:	1f 91       	pop	r17
     fd6:	08 95       	ret

00000fd8 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     fd8:	df 92       	push	r13
     fda:	ef 92       	push	r14
     fdc:	ff 92       	push	r15
     fde:	0f 93       	push	r16
     fe0:	1f 93       	push	r17
     fe2:	cf 93       	push	r28
     fe4:	df 93       	push	r29
     fe6:	ec 01       	movw	r28, r24
     fe8:	8b 01       	movw	r16, r22
#endif

	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     fea:	82 e0       	ldi	r24, 0x02	; 2
     fec:	c0 30       	cpi	r28, 0x00	; 0
     fee:	d8 07       	cpc	r29, r24
     ff0:	81 f4       	brne	.+32     	; 0x1012 <adc_write_configuration+0x3a>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     ff2:	82 e0       	ldi	r24, 0x02	; 2
     ff4:	61 e2       	ldi	r22, 0x21	; 33
     ff6:	70 e0       	ldi	r23, 0x00	; 0
     ff8:	2a d1       	rcall	.+596    	; 0x124e <nvm_read_byte>
     ffa:	d8 2e       	mov	r13, r24
     ffc:	82 e0       	ldi	r24, 0x02	; 2
     ffe:	60 e2       	ldi	r22, 0x20	; 32
    1000:	70 e0       	ldi	r23, 0x00	; 0
    1002:	25 d1       	rcall	.+586    	; 0x124e <nvm_read_byte>

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
		data <<= 8;
    1004:	3d 2d       	mov	r19, r13
    1006:	20 e0       	ldi	r18, 0x00	; 0
		data |= nvm_read_production_signature_row(ADCACAL0);
    1008:	e8 2e       	mov	r14, r24
    100a:	ff 24       	eor	r15, r15
    100c:	e2 2a       	or	r14, r18
    100e:	f3 2a       	or	r15, r19
    1010:	13 c0       	rjmp	.+38     	; 0x1038 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    1012:	e2 e0       	ldi	r30, 0x02	; 2
    1014:	c0 34       	cpi	r28, 0x40	; 64
    1016:	de 07       	cpc	r29, r30
    1018:	69 f5       	brne	.+90     	; 0x1074 <adc_write_configuration+0x9c>
    101a:	82 e0       	ldi	r24, 0x02	; 2
    101c:	65 e2       	ldi	r22, 0x25	; 37
    101e:	70 e0       	ldi	r23, 0x00	; 0
    1020:	16 d1       	rcall	.+556    	; 0x124e <nvm_read_byte>
    1022:	d8 2e       	mov	r13, r24
    1024:	82 e0       	ldi	r24, 0x02	; 2
    1026:	64 e2       	ldi	r22, 0x24	; 36
    1028:	70 e0       	ldi	r23, 0x00	; 0
    102a:	11 d1       	rcall	.+546    	; 0x124e <nvm_read_byte>
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
		data <<= 8;
    102c:	3d 2d       	mov	r19, r13
    102e:	20 e0       	ldi	r18, 0x00	; 0
		data |= nvm_read_production_signature_row(ADCBCAL0);
    1030:	e8 2e       	mov	r14, r24
    1032:	ff 24       	eor	r15, r15
    1034:	e2 2a       	or	r14, r18
    1036:	f3 2a       	or	r15, r19

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1038:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
    103a:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    103c:	ce 01       	movw	r24, r28
    103e:	e9 dd       	rcall	.-1070   	; 0xc12 <adc_enable_clock>

#if XMEGA_A || XMEGA_AU || XMEGA_D
	enable = adc->CTRLA & ADC_ENABLE_bm;
    1040:	28 81       	ld	r18, Y
#endif

	adc->CTRLA = ADC_FLUSH_bm;
    1042:	82 e0       	ldi	r24, 0x02	; 2
    1044:	88 83       	st	Y, r24
	adc->CAL = cal;
    1046:	ec 86       	std	Y+12, r14	; 0x0c
    1048:	fd 86       	std	Y+13, r15	; 0x0d
	adc->CMP = conf->cmp;
    104a:	f8 01       	movw	r30, r16
    104c:	85 81       	ldd	r24, Z+5	; 0x05
    104e:	96 81       	ldd	r25, Z+6	; 0x06
    1050:	88 8f       	std	Y+24, r24	; 0x18
    1052:	99 8f       	std	Y+25, r25	; 0x19
	adc->REFCTRL = conf->refctrl;
    1054:	82 81       	ldd	r24, Z+2	; 0x02
    1056:	8a 83       	std	Y+2, r24	; 0x02
	adc->PRESCALER = conf->prescaler;
    1058:	84 81       	ldd	r24, Z+4	; 0x04
    105a:	8c 83       	std	Y+4, r24	; 0x04
	adc->EVCTRL = conf->evctrl;
    105c:	83 81       	ldd	r24, Z+3	; 0x03
    105e:	8b 83       	std	Y+3, r24	; 0x03
	adc->CTRLB = conf->ctrlb;
    1060:	81 81       	ldd	r24, Z+1	; 0x01
    1062:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
	adc_enable_clock(adc);

#if XMEGA_A || XMEGA_AU || XMEGA_D
	enable = adc->CTRLA & ADC_ENABLE_bm;
    1064:	82 2f       	mov	r24, r18
    1066:	81 70       	andi	r24, 0x01	; 1
	adc->PRESCALER = conf->prescaler;
	adc->EVCTRL = conf->evctrl;
	adc->CTRLB = conf->ctrlb;

#if XMEGA_A || XMEGA_AU
	adc->CTRLA = enable | conf->ctrla;
    1068:	90 81       	ld	r25, Z
    106a:	89 2b       	or	r24, r25
    106c:	88 83       	st	Y, r24
#elif XMEGA_D
	adc->CTRLA = enable;
#endif

	adc_disable_clock(adc);
    106e:	ce 01       	movw	r24, r28
    1070:	ef dd       	rcall	.-1058   	; 0xc50 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1072:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	1f 91       	pop	r17
    107a:	0f 91       	pop	r16
    107c:	ff 90       	pop	r15
    107e:	ef 90       	pop	r14
    1080:	df 90       	pop	r13
    1082:	08 95       	ret

00001084 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1084:	ff 92       	push	r15
    1086:	0f 93       	push	r16
    1088:	1f 93       	push	r17
    108a:	cf 93       	push	r28
    108c:	df 93       	push	r29
    108e:	ec 01       	movw	r28, r24
    1090:	8b 01       	movw	r16, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1092:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
    1094:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    1096:	bd dd       	rcall	.-1158   	; 0xc12 <adc_enable_clock>

#if XMEGA_A || XMEGA_AU
	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    1098:	88 81       	ld	r24, Y
    109a:	80 7c       	andi	r24, 0xC0	; 192
    109c:	f8 01       	movw	r30, r16
    109e:	80 83       	st	Z, r24
#endif

	conf->cmp = adc->CMP;
    10a0:	88 8d       	ldd	r24, Y+24	; 0x18
    10a2:	99 8d       	ldd	r25, Y+25	; 0x19
    10a4:	85 83       	std	Z+5, r24	; 0x05
    10a6:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    10a8:	8a 81       	ldd	r24, Y+2	; 0x02
    10aa:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    10ac:	8c 81       	ldd	r24, Y+4	; 0x04
    10ae:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    10b0:	8b 81       	ldd	r24, Y+3	; 0x03
    10b2:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    10b8:	ce 01       	movw	r24, r28
    10ba:	ca dd       	rcall	.-1132   	; 0xc50 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10bc:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
    10be:	df 91       	pop	r29
    10c0:	cf 91       	pop	r28
    10c2:	1f 91       	pop	r17
    10c4:	0f 91       	pop	r16
    10c6:	ff 90       	pop	r15
    10c8:	08 95       	ret

000010ca <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    10ca:	bf 92       	push	r11
    10cc:	cf 92       	push	r12
    10ce:	df 92       	push	r13
    10d0:	ef 92       	push	r14
    10d2:	ff 92       	push	r15
    10d4:	0f 93       	push	r16
    10d6:	1f 93       	push	r17
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	7c 01       	movw	r14, r24
    10de:	ea 01       	movw	r28, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    10e0:	c6 2e       	mov	r12, r22
    10e2:	dd 24       	eor	r13, r13
    10e4:	c6 01       	movw	r24, r12
    10e6:	83 70       	andi	r24, 0x03	; 3
    10e8:	90 70       	andi	r25, 0x00	; 0
    10ea:	00 97       	sbiw	r24, 0x00	; 0
    10ec:	21 f4       	brne	.+8      	; 0x10f6 <adcch_write_configuration+0x2c>
		index += 2;
		ch_mask >>= 2;
    10ee:	66 95       	lsr	r22
    10f0:	66 95       	lsr	r22
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    10f2:	02 e0       	ldi	r16, 0x02	; 2
    10f4:	01 c0       	rjmp	.+2      	; 0x10f8 <adcch_write_configuration+0x2e>
 * \return Pointer to ADC channel
 */
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask);
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    10f6:	00 e0       	ldi	r16, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    10f8:	60 ff       	sbrs	r22, 0
		index++;
    10fa:	0f 5f       	subi	r16, 0xFF	; 255
	}
#endif

	return &adc->CH0 + index;
    10fc:	c7 01       	movw	r24, r14
    10fe:	80 96       	adiw	r24, 0x20	; 32
    1100:	10 e0       	ldi	r17, 0x00	; 0
    1102:	00 0f       	add	r16, r16
    1104:	11 1f       	adc	r17, r17
    1106:	00 0f       	add	r16, r16
    1108:	11 1f       	adc	r17, r17
    110a:	00 0f       	add	r16, r16
    110c:	11 1f       	adc	r17, r17
    110e:	08 0f       	add	r16, r24
    1110:	19 1f       	adc	r17, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1112:	bf b6       	in	r11, 0x3f	; 63
	cpu_irq_disable();
    1114:	f8 94       	cli
			return;
		}
	}
#endif /* CONFIG_ADC_CALLBACK_ENABLE */

	adc_enable_clock(adc);
    1116:	c7 01       	movw	r24, r14
    1118:	7c dd       	rcall	.-1288   	; 0xc12 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    111a:	88 81       	ld	r24, Y
    111c:	f8 01       	movw	r30, r16
    111e:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    1120:	8a 81       	ldd	r24, Y+2	; 0x02
    1122:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	81 83       	std	Z+1, r24	; 0x01
#if XMEGA_AU
	if (ch_mask & ADC_CH0) {
    1128:	c0 fe       	sbrs	r12, 0
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <adcch_write_configuration+0x66>
		// USB devices has channel scan available on ADC channel 0
		adc_ch->SCAN = ch_conf->scan;
    112c:	8b 81       	ldd	r24, Y+3	; 0x03
    112e:	86 83       	std	Z+6, r24	; 0x06
	}
#endif
	adc_disable_clock(adc);
    1130:	c7 01       	movw	r24, r14
    1132:	8e dd       	rcall	.-1252   	; 0xc50 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1134:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    1136:	df 91       	pop	r29
    1138:	cf 91       	pop	r28
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	ff 90       	pop	r15
    1140:	ef 90       	pop	r14
    1142:	df 90       	pop	r13
    1144:	cf 90       	pop	r12
    1146:	bf 90       	pop	r11
    1148:	08 95       	ret

0000114a <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    114a:	bf 92       	push	r11
    114c:	cf 92       	push	r12
    114e:	df 92       	push	r13
    1150:	ef 92       	push	r14
    1152:	ff 92       	push	r15
    1154:	0f 93       	push	r16
    1156:	1f 93       	push	r17
    1158:	cf 93       	push	r28
    115a:	df 93       	push	r29
    115c:	7c 01       	movw	r14, r24
    115e:	8a 01       	movw	r16, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1160:	c6 2e       	mov	r12, r22
    1162:	dd 24       	eor	r13, r13
    1164:	c6 01       	movw	r24, r12
    1166:	83 70       	andi	r24, 0x03	; 3
    1168:	90 70       	andi	r25, 0x00	; 0
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	21 f4       	brne	.+8      	; 0x1176 <adcch_read_configuration+0x2c>
		index += 2;
		ch_mask >>= 2;
    116e:	66 95       	lsr	r22
    1170:	66 95       	lsr	r22
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1172:	22 e0       	ldi	r18, 0x02	; 2
    1174:	01 c0       	rjmp	.+2      	; 0x1178 <adcch_read_configuration+0x2e>
 * \return Pointer to ADC channel
 */
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask);
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1176:	20 e0       	ldi	r18, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1178:	60 ff       	sbrs	r22, 0
		index++;
    117a:	2f 5f       	subi	r18, 0xFF	; 255
	}
#endif

	return &adc->CH0 + index;
    117c:	c7 01       	movw	r24, r14
    117e:	80 96       	adiw	r24, 0x20	; 32
    1180:	c2 2f       	mov	r28, r18
    1182:	d0 e0       	ldi	r29, 0x00	; 0
    1184:	cc 0f       	add	r28, r28
    1186:	dd 1f       	adc	r29, r29
    1188:	cc 0f       	add	r28, r28
    118a:	dd 1f       	adc	r29, r29
    118c:	cc 0f       	add	r28, r28
    118e:	dd 1f       	adc	r29, r29
    1190:	c8 0f       	add	r28, r24
    1192:	d9 1f       	adc	r29, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1194:	bf b6       	in	r11, 0x3f	; 63
	cpu_irq_disable();
    1196:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1198:	c7 01       	movw	r24, r14
    119a:	3b dd       	rcall	.-1418   	; 0xc12 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    119c:	88 81       	ld	r24, Y
    119e:	f8 01       	movw	r30, r16
    11a0:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    11a2:	8a 81       	ldd	r24, Y+2	; 0x02
    11a4:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	81 83       	std	Z+1, r24	; 0x01
#if XMEGA_AU
	if (ch_mask & ADC_CH0) {
    11aa:	c0 fe       	sbrs	r12, 0
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <adcch_read_configuration+0x68>
		// USB devices has channel scan available on ADC channel 0
		ch_conf->scan = adc_ch->SCAN;
    11ae:	8e 81       	ldd	r24, Y+6	; 0x06
    11b0:	83 83       	std	Z+3, r24	; 0x03
	}
#endif
	adc_disable_clock(adc);
    11b2:	c7 01       	movw	r24, r14
    11b4:	4d dd       	rcall	.-1382   	; 0xc50 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11b6:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    11b8:	df 91       	pop	r29
    11ba:	cf 91       	pop	r28
    11bc:	1f 91       	pop	r17
    11be:	0f 91       	pop	r16
    11c0:	ff 90       	pop	r15
    11c2:	ef 90       	pop	r14
    11c4:	df 90       	pop	r13
    11c6:	cf 90       	pop	r12
    11c8:	bf 90       	pop	r11
    11ca:	08 95       	ret

000011cc <adc_set_callback>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    11cc:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
    11ce:	f8 94       	cli
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    11d0:	32 e0       	ldi	r19, 0x02	; 2
    11d2:	80 30       	cpi	r24, 0x00	; 0
    11d4:	93 07       	cpc	r25, r19
    11d6:	29 f4       	brne	.+10     	; 0x11e2 <adc_set_callback+0x16>
		adca_callback = callback;
    11d8:	60 93 0d 22 	sts	0x220D, r22
    11dc:	70 93 0e 22 	sts	0x220E, r23
    11e0:	08 c0       	rjmp	.+16     	; 0x11f2 <adc_set_callback+0x26>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    11e2:	32 e0       	ldi	r19, 0x02	; 2
    11e4:	80 34       	cpi	r24, 0x40	; 64
    11e6:	93 07       	cpc	r25, r19
    11e8:	21 f4       	brne	.+8      	; 0x11f2 <adc_set_callback+0x26>
		adcb_callback = callback;
    11ea:	60 93 0f 22 	sts	0x220F, r22
    11ee:	70 93 10 22 	sts	0x2210, r23
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11f2:	2f bf       	out	0x3f, r18	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    11f4:	08 95       	ret

000011f6 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    11f6:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    11f8:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    11fa:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    11fc:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    11fe:	60 83       	st	Z, r22
	ret                             // Return to caller
    1200:	08 95       	ret

00001202 <ioport_configure_port_pin>:
 *
 */
#include "ioport.h"

void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,port_pin_flags_t flags)
{
    1202:	cf 93       	push	r28
    1204:	df 93       	push	r29
    1206:	fc 01       	movw	r30, r24
    1208:	dc 01       	movw	r26, r24
    120a:	80 e0       	ldi	r24, 0x00	; 0
    120c:	90 e0       	ldi	r25, 0x00	; 0
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    120e:	c6 2f       	mov	r28, r22
    1210:	d0 e0       	ldi	r29, 0x00	; 0
    1212:	9e 01       	movw	r18, r28
    1214:	08 2e       	mov	r0, r24
    1216:	02 c0       	rjmp	.+4      	; 0x121c <ioport_configure_port_pin+0x1a>
    1218:	35 95       	asr	r19
    121a:	27 95       	ror	r18
    121c:	0a 94       	dec	r0
    121e:	e2 f7       	brpl	.-8      	; 0x1218 <ioport_configure_port_pin+0x16>
    1220:	20 ff       	sbrs	r18, 0
    1222:	03 c0       	rjmp	.+6      	; 0x122a <ioport_configure_port_pin+0x28>
			*((uint8_t*)port+PORT_PIN0CTRL+pin)=flags;
    1224:	50 96       	adiw	r26, 0x10	; 16
    1226:	4c 93       	st	X, r20
    1228:	50 97       	sbiw	r26, 0x10	; 16
    122a:	01 96       	adiw	r24, 0x01	; 1
    122c:	11 96       	adiw	r26, 0x01	; 1

void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    122e:	88 30       	cpi	r24, 0x08	; 8
    1230:	91 05       	cpc	r25, r1
    1232:	79 f7       	brne	.-34     	; 0x1212 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t*)port+PORT_PIN0CTRL+pin)=flags;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    1234:	50 ff       	sbrs	r21, 0
    1236:	07 c0       	rjmp	.+14     	; 0x1246 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    1238:	51 ff       	sbrs	r21, 1
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <ioport_configure_port_pin+0x3e>
			*((uint8_t*)port+PORT_OUTSET)=pin_mask;
    123c:	65 83       	std	Z+5, r22	; 0x05
    123e:	01 c0       	rjmp	.+2      	; 0x1242 <ioport_configure_port_pin+0x40>
		}
		else {
			*((uint8_t*)port+PORT_OUTCLR)=pin_mask;
    1240:	66 83       	std	Z+6, r22	; 0x06
		}
		*((uint8_t*)port+PORT_DIRSET)=pin_mask;
    1242:	61 83       	std	Z+1, r22	; 0x01
    1244:	01 c0       	rjmp	.+2      	; 0x1248 <ioport_configure_port_pin+0x46>
	}
	else {
		*((uint8_t*)port+PORT_DIRCLR)=pin_mask;
    1246:	62 83       	std	Z+2, r22	; 0x02
	}
}
    1248:	df 91       	pop	r29
    124a:	cf 91       	pop	r28
    124c:	08 95       	ret

0000124e <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    124e:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    1252:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1254:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1256:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    125a:	84 91       	lpm	r24, Z+
	sts NVM_CMD, r20          ; Restore NVM command register
    125c:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1260:	08 95       	ret

00001262 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    1262:	1f 92       	push	r1
    1264:	0f 92       	push	r0
    1266:	0f b6       	in	r0, 0x3f	; 63
    1268:	0f 92       	push	r0
    126a:	0b b6       	in	r0, 0x3b	; 59
    126c:	0f 92       	push	r0
    126e:	11 24       	eor	r1, r1
    1270:	2f 93       	push	r18
    1272:	3f 93       	push	r19
    1274:	4f 93       	push	r20
    1276:	5f 93       	push	r21
    1278:	6f 93       	push	r22
    127a:	7f 93       	push	r23
    127c:	8f 93       	push	r24
    127e:	9f 93       	push	r25
    1280:	af 93       	push	r26
    1282:	bf 93       	push	r27
    1284:	ef 93       	push	r30
    1286:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    1288:	e0 91 4d 22 	lds	r30, 0x224D
    128c:	f0 91 4e 22 	lds	r31, 0x224E
    1290:	30 97       	sbiw	r30, 0x00	; 0
    1292:	09 f0       	breq	.+2      	; 0x1296 <__vector_14+0x34>
		tc_tcc0_ovf_callback();
    1294:	19 95       	eicall
	}
}
    1296:	ff 91       	pop	r31
    1298:	ef 91       	pop	r30
    129a:	bf 91       	pop	r27
    129c:	af 91       	pop	r26
    129e:	9f 91       	pop	r25
    12a0:	8f 91       	pop	r24
    12a2:	7f 91       	pop	r23
    12a4:	6f 91       	pop	r22
    12a6:	5f 91       	pop	r21
    12a8:	4f 91       	pop	r20
    12aa:	3f 91       	pop	r19
    12ac:	2f 91       	pop	r18
    12ae:	0f 90       	pop	r0
    12b0:	0b be       	out	0x3b, r0	; 59
    12b2:	0f 90       	pop	r0
    12b4:	0f be       	out	0x3f, r0	; 63
    12b6:	0f 90       	pop	r0
    12b8:	1f 90       	pop	r1
    12ba:	18 95       	reti

000012bc <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    12bc:	1f 92       	push	r1
    12be:	0f 92       	push	r0
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	0f 92       	push	r0
    12c4:	0b b6       	in	r0, 0x3b	; 59
    12c6:	0f 92       	push	r0
    12c8:	11 24       	eor	r1, r1
    12ca:	2f 93       	push	r18
    12cc:	3f 93       	push	r19
    12ce:	4f 93       	push	r20
    12d0:	5f 93       	push	r21
    12d2:	6f 93       	push	r22
    12d4:	7f 93       	push	r23
    12d6:	8f 93       	push	r24
    12d8:	9f 93       	push	r25
    12da:	af 93       	push	r26
    12dc:	bf 93       	push	r27
    12de:	ef 93       	push	r30
    12e0:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    12e2:	e0 91 3f 22 	lds	r30, 0x223F
    12e6:	f0 91 40 22 	lds	r31, 0x2240
    12ea:	30 97       	sbiw	r30, 0x00	; 0
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <__vector_15+0x34>
		tc_tcc0_err_callback();
    12ee:	19 95       	eicall
	}
}
    12f0:	ff 91       	pop	r31
    12f2:	ef 91       	pop	r30
    12f4:	bf 91       	pop	r27
    12f6:	af 91       	pop	r26
    12f8:	9f 91       	pop	r25
    12fa:	8f 91       	pop	r24
    12fc:	7f 91       	pop	r23
    12fe:	6f 91       	pop	r22
    1300:	5f 91       	pop	r21
    1302:	4f 91       	pop	r20
    1304:	3f 91       	pop	r19
    1306:	2f 91       	pop	r18
    1308:	0f 90       	pop	r0
    130a:	0b be       	out	0x3b, r0	; 59
    130c:	0f 90       	pop	r0
    130e:	0f be       	out	0x3f, r0	; 63
    1310:	0f 90       	pop	r0
    1312:	1f 90       	pop	r1
    1314:	18 95       	reti

00001316 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    1316:	1f 92       	push	r1
    1318:	0f 92       	push	r0
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	0f 92       	push	r0
    131e:	0b b6       	in	r0, 0x3b	; 59
    1320:	0f 92       	push	r0
    1322:	11 24       	eor	r1, r1
    1324:	2f 93       	push	r18
    1326:	3f 93       	push	r19
    1328:	4f 93       	push	r20
    132a:	5f 93       	push	r21
    132c:	6f 93       	push	r22
    132e:	7f 93       	push	r23
    1330:	8f 93       	push	r24
    1332:	9f 93       	push	r25
    1334:	af 93       	push	r26
    1336:	bf 93       	push	r27
    1338:	ef 93       	push	r30
    133a:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    133c:	e0 91 31 22 	lds	r30, 0x2231
    1340:	f0 91 32 22 	lds	r31, 0x2232
    1344:	30 97       	sbiw	r30, 0x00	; 0
    1346:	09 f0       	breq	.+2      	; 0x134a <__vector_16+0x34>
		tc_tcc0_cca_callback();
    1348:	19 95       	eicall
	}
}
    134a:	ff 91       	pop	r31
    134c:	ef 91       	pop	r30
    134e:	bf 91       	pop	r27
    1350:	af 91       	pop	r26
    1352:	9f 91       	pop	r25
    1354:	8f 91       	pop	r24
    1356:	7f 91       	pop	r23
    1358:	6f 91       	pop	r22
    135a:	5f 91       	pop	r21
    135c:	4f 91       	pop	r20
    135e:	3f 91       	pop	r19
    1360:	2f 91       	pop	r18
    1362:	0f 90       	pop	r0
    1364:	0b be       	out	0x3b, r0	; 59
    1366:	0f 90       	pop	r0
    1368:	0f be       	out	0x3f, r0	; 63
    136a:	0f 90       	pop	r0
    136c:	1f 90       	pop	r1
    136e:	18 95       	reti

00001370 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    1370:	1f 92       	push	r1
    1372:	0f 92       	push	r0
    1374:	0f b6       	in	r0, 0x3f	; 63
    1376:	0f 92       	push	r0
    1378:	0b b6       	in	r0, 0x3b	; 59
    137a:	0f 92       	push	r0
    137c:	11 24       	eor	r1, r1
    137e:	2f 93       	push	r18
    1380:	3f 93       	push	r19
    1382:	4f 93       	push	r20
    1384:	5f 93       	push	r21
    1386:	6f 93       	push	r22
    1388:	7f 93       	push	r23
    138a:	8f 93       	push	r24
    138c:	9f 93       	push	r25
    138e:	af 93       	push	r26
    1390:	bf 93       	push	r27
    1392:	ef 93       	push	r30
    1394:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    1396:	e0 91 23 22 	lds	r30, 0x2223
    139a:	f0 91 24 22 	lds	r31, 0x2224
    139e:	30 97       	sbiw	r30, 0x00	; 0
    13a0:	09 f0       	breq	.+2      	; 0x13a4 <__vector_17+0x34>
		tc_tcc0_ccb_callback();
    13a2:	19 95       	eicall
	}
}
    13a4:	ff 91       	pop	r31
    13a6:	ef 91       	pop	r30
    13a8:	bf 91       	pop	r27
    13aa:	af 91       	pop	r26
    13ac:	9f 91       	pop	r25
    13ae:	8f 91       	pop	r24
    13b0:	7f 91       	pop	r23
    13b2:	6f 91       	pop	r22
    13b4:	5f 91       	pop	r21
    13b6:	4f 91       	pop	r20
    13b8:	3f 91       	pop	r19
    13ba:	2f 91       	pop	r18
    13bc:	0f 90       	pop	r0
    13be:	0b be       	out	0x3b, r0	; 59
    13c0:	0f 90       	pop	r0
    13c2:	0f be       	out	0x3f, r0	; 63
    13c4:	0f 90       	pop	r0
    13c6:	1f 90       	pop	r1
    13c8:	18 95       	reti

000013ca <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    13ca:	1f 92       	push	r1
    13cc:	0f 92       	push	r0
    13ce:	0f b6       	in	r0, 0x3f	; 63
    13d0:	0f 92       	push	r0
    13d2:	0b b6       	in	r0, 0x3b	; 59
    13d4:	0f 92       	push	r0
    13d6:	11 24       	eor	r1, r1
    13d8:	2f 93       	push	r18
    13da:	3f 93       	push	r19
    13dc:	4f 93       	push	r20
    13de:	5f 93       	push	r21
    13e0:	6f 93       	push	r22
    13e2:	7f 93       	push	r23
    13e4:	8f 93       	push	r24
    13e6:	9f 93       	push	r25
    13e8:	af 93       	push	r26
    13ea:	bf 93       	push	r27
    13ec:	ef 93       	push	r30
    13ee:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    13f0:	e0 91 1b 22 	lds	r30, 0x221B
    13f4:	f0 91 1c 22 	lds	r31, 0x221C
    13f8:	30 97       	sbiw	r30, 0x00	; 0
    13fa:	09 f0       	breq	.+2      	; 0x13fe <__vector_18+0x34>
		tc_tcc0_ccc_callback();
    13fc:	19 95       	eicall
	}
}
    13fe:	ff 91       	pop	r31
    1400:	ef 91       	pop	r30
    1402:	bf 91       	pop	r27
    1404:	af 91       	pop	r26
    1406:	9f 91       	pop	r25
    1408:	8f 91       	pop	r24
    140a:	7f 91       	pop	r23
    140c:	6f 91       	pop	r22
    140e:	5f 91       	pop	r21
    1410:	4f 91       	pop	r20
    1412:	3f 91       	pop	r19
    1414:	2f 91       	pop	r18
    1416:	0f 90       	pop	r0
    1418:	0b be       	out	0x3b, r0	; 59
    141a:	0f 90       	pop	r0
    141c:	0f be       	out	0x3f, r0	; 63
    141e:	0f 90       	pop	r0
    1420:	1f 90       	pop	r1
    1422:	18 95       	reti

00001424 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    1424:	1f 92       	push	r1
    1426:	0f 92       	push	r0
    1428:	0f b6       	in	r0, 0x3f	; 63
    142a:	0f 92       	push	r0
    142c:	0b b6       	in	r0, 0x3b	; 59
    142e:	0f 92       	push	r0
    1430:	11 24       	eor	r1, r1
    1432:	2f 93       	push	r18
    1434:	3f 93       	push	r19
    1436:	4f 93       	push	r20
    1438:	5f 93       	push	r21
    143a:	6f 93       	push	r22
    143c:	7f 93       	push	r23
    143e:	8f 93       	push	r24
    1440:	9f 93       	push	r25
    1442:	af 93       	push	r26
    1444:	bf 93       	push	r27
    1446:	ef 93       	push	r30
    1448:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    144a:	e0 91 13 22 	lds	r30, 0x2213
    144e:	f0 91 14 22 	lds	r31, 0x2214
    1452:	30 97       	sbiw	r30, 0x00	; 0
    1454:	09 f0       	breq	.+2      	; 0x1458 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
    1456:	19 95       	eicall
	}
}
    1458:	ff 91       	pop	r31
    145a:	ef 91       	pop	r30
    145c:	bf 91       	pop	r27
    145e:	af 91       	pop	r26
    1460:	9f 91       	pop	r25
    1462:	8f 91       	pop	r24
    1464:	7f 91       	pop	r23
    1466:	6f 91       	pop	r22
    1468:	5f 91       	pop	r21
    146a:	4f 91       	pop	r20
    146c:	3f 91       	pop	r19
    146e:	2f 91       	pop	r18
    1470:	0f 90       	pop	r0
    1472:	0b be       	out	0x3b, r0	; 59
    1474:	0f 90       	pop	r0
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	0f 90       	pop	r0
    147a:	1f 90       	pop	r1
    147c:	18 95       	reti

0000147e <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    147e:	1f 92       	push	r1
    1480:	0f 92       	push	r0
    1482:	0f b6       	in	r0, 0x3f	; 63
    1484:	0f 92       	push	r0
    1486:	0b b6       	in	r0, 0x3b	; 59
    1488:	0f 92       	push	r0
    148a:	11 24       	eor	r1, r1
    148c:	2f 93       	push	r18
    148e:	3f 93       	push	r19
    1490:	4f 93       	push	r20
    1492:	5f 93       	push	r21
    1494:	6f 93       	push	r22
    1496:	7f 93       	push	r23
    1498:	8f 93       	push	r24
    149a:	9f 93       	push	r25
    149c:	af 93       	push	r26
    149e:	bf 93       	push	r27
    14a0:	ef 93       	push	r30
    14a2:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    14a4:	e0 91 4f 22 	lds	r30, 0x224F
    14a8:	f0 91 50 22 	lds	r31, 0x2250
    14ac:	30 97       	sbiw	r30, 0x00	; 0
    14ae:	09 f0       	breq	.+2      	; 0x14b2 <__vector_20+0x34>
		tc_tcc1_ovf_callback();
    14b0:	19 95       	eicall
	}
}
    14b2:	ff 91       	pop	r31
    14b4:	ef 91       	pop	r30
    14b6:	bf 91       	pop	r27
    14b8:	af 91       	pop	r26
    14ba:	9f 91       	pop	r25
    14bc:	8f 91       	pop	r24
    14be:	7f 91       	pop	r23
    14c0:	6f 91       	pop	r22
    14c2:	5f 91       	pop	r21
    14c4:	4f 91       	pop	r20
    14c6:	3f 91       	pop	r19
    14c8:	2f 91       	pop	r18
    14ca:	0f 90       	pop	r0
    14cc:	0b be       	out	0x3b, r0	; 59
    14ce:	0f 90       	pop	r0
    14d0:	0f be       	out	0x3f, r0	; 63
    14d2:	0f 90       	pop	r0
    14d4:	1f 90       	pop	r1
    14d6:	18 95       	reti

000014d8 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    14d8:	1f 92       	push	r1
    14da:	0f 92       	push	r0
    14dc:	0f b6       	in	r0, 0x3f	; 63
    14de:	0f 92       	push	r0
    14e0:	0b b6       	in	r0, 0x3b	; 59
    14e2:	0f 92       	push	r0
    14e4:	11 24       	eor	r1, r1
    14e6:	2f 93       	push	r18
    14e8:	3f 93       	push	r19
    14ea:	4f 93       	push	r20
    14ec:	5f 93       	push	r21
    14ee:	6f 93       	push	r22
    14f0:	7f 93       	push	r23
    14f2:	8f 93       	push	r24
    14f4:	9f 93       	push	r25
    14f6:	af 93       	push	r26
    14f8:	bf 93       	push	r27
    14fa:	ef 93       	push	r30
    14fc:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    14fe:	e0 91 41 22 	lds	r30, 0x2241
    1502:	f0 91 42 22 	lds	r31, 0x2242
    1506:	30 97       	sbiw	r30, 0x00	; 0
    1508:	09 f0       	breq	.+2      	; 0x150c <__vector_21+0x34>
		tc_tcc1_err_callback();
    150a:	19 95       	eicall
	}
}
    150c:	ff 91       	pop	r31
    150e:	ef 91       	pop	r30
    1510:	bf 91       	pop	r27
    1512:	af 91       	pop	r26
    1514:	9f 91       	pop	r25
    1516:	8f 91       	pop	r24
    1518:	7f 91       	pop	r23
    151a:	6f 91       	pop	r22
    151c:	5f 91       	pop	r21
    151e:	4f 91       	pop	r20
    1520:	3f 91       	pop	r19
    1522:	2f 91       	pop	r18
    1524:	0f 90       	pop	r0
    1526:	0b be       	out	0x3b, r0	; 59
    1528:	0f 90       	pop	r0
    152a:	0f be       	out	0x3f, r0	; 63
    152c:	0f 90       	pop	r0
    152e:	1f 90       	pop	r1
    1530:	18 95       	reti

00001532 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    1532:	1f 92       	push	r1
    1534:	0f 92       	push	r0
    1536:	0f b6       	in	r0, 0x3f	; 63
    1538:	0f 92       	push	r0
    153a:	0b b6       	in	r0, 0x3b	; 59
    153c:	0f 92       	push	r0
    153e:	11 24       	eor	r1, r1
    1540:	2f 93       	push	r18
    1542:	3f 93       	push	r19
    1544:	4f 93       	push	r20
    1546:	5f 93       	push	r21
    1548:	6f 93       	push	r22
    154a:	7f 93       	push	r23
    154c:	8f 93       	push	r24
    154e:	9f 93       	push	r25
    1550:	af 93       	push	r26
    1552:	bf 93       	push	r27
    1554:	ef 93       	push	r30
    1556:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    1558:	e0 91 33 22 	lds	r30, 0x2233
    155c:	f0 91 34 22 	lds	r31, 0x2234
    1560:	30 97       	sbiw	r30, 0x00	; 0
    1562:	09 f0       	breq	.+2      	; 0x1566 <__vector_22+0x34>
		tc_tcc1_cca_callback();
    1564:	19 95       	eicall
	}
}
    1566:	ff 91       	pop	r31
    1568:	ef 91       	pop	r30
    156a:	bf 91       	pop	r27
    156c:	af 91       	pop	r26
    156e:	9f 91       	pop	r25
    1570:	8f 91       	pop	r24
    1572:	7f 91       	pop	r23
    1574:	6f 91       	pop	r22
    1576:	5f 91       	pop	r21
    1578:	4f 91       	pop	r20
    157a:	3f 91       	pop	r19
    157c:	2f 91       	pop	r18
    157e:	0f 90       	pop	r0
    1580:	0b be       	out	0x3b, r0	; 59
    1582:	0f 90       	pop	r0
    1584:	0f be       	out	0x3f, r0	; 63
    1586:	0f 90       	pop	r0
    1588:	1f 90       	pop	r1
    158a:	18 95       	reti

0000158c <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    158c:	1f 92       	push	r1
    158e:	0f 92       	push	r0
    1590:	0f b6       	in	r0, 0x3f	; 63
    1592:	0f 92       	push	r0
    1594:	0b b6       	in	r0, 0x3b	; 59
    1596:	0f 92       	push	r0
    1598:	11 24       	eor	r1, r1
    159a:	2f 93       	push	r18
    159c:	3f 93       	push	r19
    159e:	4f 93       	push	r20
    15a0:	5f 93       	push	r21
    15a2:	6f 93       	push	r22
    15a4:	7f 93       	push	r23
    15a6:	8f 93       	push	r24
    15a8:	9f 93       	push	r25
    15aa:	af 93       	push	r26
    15ac:	bf 93       	push	r27
    15ae:	ef 93       	push	r30
    15b0:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    15b2:	e0 91 25 22 	lds	r30, 0x2225
    15b6:	f0 91 26 22 	lds	r31, 0x2226
    15ba:	30 97       	sbiw	r30, 0x00	; 0
    15bc:	09 f0       	breq	.+2      	; 0x15c0 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
    15be:	19 95       	eicall
	}
}
    15c0:	ff 91       	pop	r31
    15c2:	ef 91       	pop	r30
    15c4:	bf 91       	pop	r27
    15c6:	af 91       	pop	r26
    15c8:	9f 91       	pop	r25
    15ca:	8f 91       	pop	r24
    15cc:	7f 91       	pop	r23
    15ce:	6f 91       	pop	r22
    15d0:	5f 91       	pop	r21
    15d2:	4f 91       	pop	r20
    15d4:	3f 91       	pop	r19
    15d6:	2f 91       	pop	r18
    15d8:	0f 90       	pop	r0
    15da:	0b be       	out	0x3b, r0	; 59
    15dc:	0f 90       	pop	r0
    15de:	0f be       	out	0x3f, r0	; 63
    15e0:	0f 90       	pop	r0
    15e2:	1f 90       	pop	r1
    15e4:	18 95       	reti

000015e6 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
    15e6:	1f 92       	push	r1
    15e8:	0f 92       	push	r0
    15ea:	0f b6       	in	r0, 0x3f	; 63
    15ec:	0f 92       	push	r0
    15ee:	0b b6       	in	r0, 0x3b	; 59
    15f0:	0f 92       	push	r0
    15f2:	11 24       	eor	r1, r1
    15f4:	2f 93       	push	r18
    15f6:	3f 93       	push	r19
    15f8:	4f 93       	push	r20
    15fa:	5f 93       	push	r21
    15fc:	6f 93       	push	r22
    15fe:	7f 93       	push	r23
    1600:	8f 93       	push	r24
    1602:	9f 93       	push	r25
    1604:	af 93       	push	r26
    1606:	bf 93       	push	r27
    1608:	ef 93       	push	r30
    160a:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
    160c:	e0 91 51 22 	lds	r30, 0x2251
    1610:	f0 91 52 22 	lds	r31, 0x2252
    1614:	30 97       	sbiw	r30, 0x00	; 0
    1616:	09 f0       	breq	.+2      	; 0x161a <__vector_77+0x34>
		tc_tcd0_ovf_callback();
    1618:	19 95       	eicall
	}
}
    161a:	ff 91       	pop	r31
    161c:	ef 91       	pop	r30
    161e:	bf 91       	pop	r27
    1620:	af 91       	pop	r26
    1622:	9f 91       	pop	r25
    1624:	8f 91       	pop	r24
    1626:	7f 91       	pop	r23
    1628:	6f 91       	pop	r22
    162a:	5f 91       	pop	r21
    162c:	4f 91       	pop	r20
    162e:	3f 91       	pop	r19
    1630:	2f 91       	pop	r18
    1632:	0f 90       	pop	r0
    1634:	0b be       	out	0x3b, r0	; 59
    1636:	0f 90       	pop	r0
    1638:	0f be       	out	0x3f, r0	; 63
    163a:	0f 90       	pop	r0
    163c:	1f 90       	pop	r1
    163e:	18 95       	reti

00001640 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    1640:	1f 92       	push	r1
    1642:	0f 92       	push	r0
    1644:	0f b6       	in	r0, 0x3f	; 63
    1646:	0f 92       	push	r0
    1648:	0b b6       	in	r0, 0x3b	; 59
    164a:	0f 92       	push	r0
    164c:	11 24       	eor	r1, r1
    164e:	2f 93       	push	r18
    1650:	3f 93       	push	r19
    1652:	4f 93       	push	r20
    1654:	5f 93       	push	r21
    1656:	6f 93       	push	r22
    1658:	7f 93       	push	r23
    165a:	8f 93       	push	r24
    165c:	9f 93       	push	r25
    165e:	af 93       	push	r26
    1660:	bf 93       	push	r27
    1662:	ef 93       	push	r30
    1664:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    1666:	e0 91 43 22 	lds	r30, 0x2243
    166a:	f0 91 44 22 	lds	r31, 0x2244
    166e:	30 97       	sbiw	r30, 0x00	; 0
    1670:	09 f0       	breq	.+2      	; 0x1674 <__vector_78+0x34>
		tc_tcd0_err_callback();
    1672:	19 95       	eicall
	}
}
    1674:	ff 91       	pop	r31
    1676:	ef 91       	pop	r30
    1678:	bf 91       	pop	r27
    167a:	af 91       	pop	r26
    167c:	9f 91       	pop	r25
    167e:	8f 91       	pop	r24
    1680:	7f 91       	pop	r23
    1682:	6f 91       	pop	r22
    1684:	5f 91       	pop	r21
    1686:	4f 91       	pop	r20
    1688:	3f 91       	pop	r19
    168a:	2f 91       	pop	r18
    168c:	0f 90       	pop	r0
    168e:	0b be       	out	0x3b, r0	; 59
    1690:	0f 90       	pop	r0
    1692:	0f be       	out	0x3f, r0	; 63
    1694:	0f 90       	pop	r0
    1696:	1f 90       	pop	r1
    1698:	18 95       	reti

0000169a <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    169a:	1f 92       	push	r1
    169c:	0f 92       	push	r0
    169e:	0f b6       	in	r0, 0x3f	; 63
    16a0:	0f 92       	push	r0
    16a2:	0b b6       	in	r0, 0x3b	; 59
    16a4:	0f 92       	push	r0
    16a6:	11 24       	eor	r1, r1
    16a8:	2f 93       	push	r18
    16aa:	3f 93       	push	r19
    16ac:	4f 93       	push	r20
    16ae:	5f 93       	push	r21
    16b0:	6f 93       	push	r22
    16b2:	7f 93       	push	r23
    16b4:	8f 93       	push	r24
    16b6:	9f 93       	push	r25
    16b8:	af 93       	push	r26
    16ba:	bf 93       	push	r27
    16bc:	ef 93       	push	r30
    16be:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    16c0:	e0 91 35 22 	lds	r30, 0x2235
    16c4:	f0 91 36 22 	lds	r31, 0x2236
    16c8:	30 97       	sbiw	r30, 0x00	; 0
    16ca:	09 f0       	breq	.+2      	; 0x16ce <__vector_79+0x34>
		tc_tcd0_cca_callback();
    16cc:	19 95       	eicall
	}
}
    16ce:	ff 91       	pop	r31
    16d0:	ef 91       	pop	r30
    16d2:	bf 91       	pop	r27
    16d4:	af 91       	pop	r26
    16d6:	9f 91       	pop	r25
    16d8:	8f 91       	pop	r24
    16da:	7f 91       	pop	r23
    16dc:	6f 91       	pop	r22
    16de:	5f 91       	pop	r21
    16e0:	4f 91       	pop	r20
    16e2:	3f 91       	pop	r19
    16e4:	2f 91       	pop	r18
    16e6:	0f 90       	pop	r0
    16e8:	0b be       	out	0x3b, r0	; 59
    16ea:	0f 90       	pop	r0
    16ec:	0f be       	out	0x3f, r0	; 63
    16ee:	0f 90       	pop	r0
    16f0:	1f 90       	pop	r1
    16f2:	18 95       	reti

000016f4 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    16f4:	1f 92       	push	r1
    16f6:	0f 92       	push	r0
    16f8:	0f b6       	in	r0, 0x3f	; 63
    16fa:	0f 92       	push	r0
    16fc:	0b b6       	in	r0, 0x3b	; 59
    16fe:	0f 92       	push	r0
    1700:	11 24       	eor	r1, r1
    1702:	2f 93       	push	r18
    1704:	3f 93       	push	r19
    1706:	4f 93       	push	r20
    1708:	5f 93       	push	r21
    170a:	6f 93       	push	r22
    170c:	7f 93       	push	r23
    170e:	8f 93       	push	r24
    1710:	9f 93       	push	r25
    1712:	af 93       	push	r26
    1714:	bf 93       	push	r27
    1716:	ef 93       	push	r30
    1718:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    171a:	e0 91 27 22 	lds	r30, 0x2227
    171e:	f0 91 28 22 	lds	r31, 0x2228
    1722:	30 97       	sbiw	r30, 0x00	; 0
    1724:	09 f0       	breq	.+2      	; 0x1728 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
    1726:	19 95       	eicall
	}
}
    1728:	ff 91       	pop	r31
    172a:	ef 91       	pop	r30
    172c:	bf 91       	pop	r27
    172e:	af 91       	pop	r26
    1730:	9f 91       	pop	r25
    1732:	8f 91       	pop	r24
    1734:	7f 91       	pop	r23
    1736:	6f 91       	pop	r22
    1738:	5f 91       	pop	r21
    173a:	4f 91       	pop	r20
    173c:	3f 91       	pop	r19
    173e:	2f 91       	pop	r18
    1740:	0f 90       	pop	r0
    1742:	0b be       	out	0x3b, r0	; 59
    1744:	0f 90       	pop	r0
    1746:	0f be       	out	0x3f, r0	; 63
    1748:	0f 90       	pop	r0
    174a:	1f 90       	pop	r1
    174c:	18 95       	reti

0000174e <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    174e:	1f 92       	push	r1
    1750:	0f 92       	push	r0
    1752:	0f b6       	in	r0, 0x3f	; 63
    1754:	0f 92       	push	r0
    1756:	0b b6       	in	r0, 0x3b	; 59
    1758:	0f 92       	push	r0
    175a:	11 24       	eor	r1, r1
    175c:	2f 93       	push	r18
    175e:	3f 93       	push	r19
    1760:	4f 93       	push	r20
    1762:	5f 93       	push	r21
    1764:	6f 93       	push	r22
    1766:	7f 93       	push	r23
    1768:	8f 93       	push	r24
    176a:	9f 93       	push	r25
    176c:	af 93       	push	r26
    176e:	bf 93       	push	r27
    1770:	ef 93       	push	r30
    1772:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    1774:	e0 91 1d 22 	lds	r30, 0x221D
    1778:	f0 91 1e 22 	lds	r31, 0x221E
    177c:	30 97       	sbiw	r30, 0x00	; 0
    177e:	09 f0       	breq	.+2      	; 0x1782 <__vector_81+0x34>
		tc_tcd0_ccc_callback();
    1780:	19 95       	eicall
	}
}
    1782:	ff 91       	pop	r31
    1784:	ef 91       	pop	r30
    1786:	bf 91       	pop	r27
    1788:	af 91       	pop	r26
    178a:	9f 91       	pop	r25
    178c:	8f 91       	pop	r24
    178e:	7f 91       	pop	r23
    1790:	6f 91       	pop	r22
    1792:	5f 91       	pop	r21
    1794:	4f 91       	pop	r20
    1796:	3f 91       	pop	r19
    1798:	2f 91       	pop	r18
    179a:	0f 90       	pop	r0
    179c:	0b be       	out	0x3b, r0	; 59
    179e:	0f 90       	pop	r0
    17a0:	0f be       	out	0x3f, r0	; 63
    17a2:	0f 90       	pop	r0
    17a4:	1f 90       	pop	r1
    17a6:	18 95       	reti

000017a8 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    17a8:	1f 92       	push	r1
    17aa:	0f 92       	push	r0
    17ac:	0f b6       	in	r0, 0x3f	; 63
    17ae:	0f 92       	push	r0
    17b0:	0b b6       	in	r0, 0x3b	; 59
    17b2:	0f 92       	push	r0
    17b4:	11 24       	eor	r1, r1
    17b6:	2f 93       	push	r18
    17b8:	3f 93       	push	r19
    17ba:	4f 93       	push	r20
    17bc:	5f 93       	push	r21
    17be:	6f 93       	push	r22
    17c0:	7f 93       	push	r23
    17c2:	8f 93       	push	r24
    17c4:	9f 93       	push	r25
    17c6:	af 93       	push	r26
    17c8:	bf 93       	push	r27
    17ca:	ef 93       	push	r30
    17cc:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    17ce:	e0 91 15 22 	lds	r30, 0x2215
    17d2:	f0 91 16 22 	lds	r31, 0x2216
    17d6:	30 97       	sbiw	r30, 0x00	; 0
    17d8:	09 f0       	breq	.+2      	; 0x17dc <__vector_82+0x34>
		tc_tcd0_ccd_callback();
    17da:	19 95       	eicall
	}
}
    17dc:	ff 91       	pop	r31
    17de:	ef 91       	pop	r30
    17e0:	bf 91       	pop	r27
    17e2:	af 91       	pop	r26
    17e4:	9f 91       	pop	r25
    17e6:	8f 91       	pop	r24
    17e8:	7f 91       	pop	r23
    17ea:	6f 91       	pop	r22
    17ec:	5f 91       	pop	r21
    17ee:	4f 91       	pop	r20
    17f0:	3f 91       	pop	r19
    17f2:	2f 91       	pop	r18
    17f4:	0f 90       	pop	r0
    17f6:	0b be       	out	0x3b, r0	; 59
    17f8:	0f 90       	pop	r0
    17fa:	0f be       	out	0x3f, r0	; 63
    17fc:	0f 90       	pop	r0
    17fe:	1f 90       	pop	r1
    1800:	18 95       	reti

00001802 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1802:	1f 92       	push	r1
    1804:	0f 92       	push	r0
    1806:	0f b6       	in	r0, 0x3f	; 63
    1808:	0f 92       	push	r0
    180a:	0b b6       	in	r0, 0x3b	; 59
    180c:	0f 92       	push	r0
    180e:	11 24       	eor	r1, r1
    1810:	2f 93       	push	r18
    1812:	3f 93       	push	r19
    1814:	4f 93       	push	r20
    1816:	5f 93       	push	r21
    1818:	6f 93       	push	r22
    181a:	7f 93       	push	r23
    181c:	8f 93       	push	r24
    181e:	9f 93       	push	r25
    1820:	af 93       	push	r26
    1822:	bf 93       	push	r27
    1824:	ef 93       	push	r30
    1826:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1828:	e0 91 53 22 	lds	r30, 0x2253
    182c:	f0 91 54 22 	lds	r31, 0x2254
    1830:	30 97       	sbiw	r30, 0x00	; 0
    1832:	09 f0       	breq	.+2      	; 0x1836 <__vector_83+0x34>
		tc_tcd1_ovf_callback();
    1834:	19 95       	eicall
	}
}
    1836:	ff 91       	pop	r31
    1838:	ef 91       	pop	r30
    183a:	bf 91       	pop	r27
    183c:	af 91       	pop	r26
    183e:	9f 91       	pop	r25
    1840:	8f 91       	pop	r24
    1842:	7f 91       	pop	r23
    1844:	6f 91       	pop	r22
    1846:	5f 91       	pop	r21
    1848:	4f 91       	pop	r20
    184a:	3f 91       	pop	r19
    184c:	2f 91       	pop	r18
    184e:	0f 90       	pop	r0
    1850:	0b be       	out	0x3b, r0	; 59
    1852:	0f 90       	pop	r0
    1854:	0f be       	out	0x3f, r0	; 63
    1856:	0f 90       	pop	r0
    1858:	1f 90       	pop	r1
    185a:	18 95       	reti

0000185c <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    185c:	1f 92       	push	r1
    185e:	0f 92       	push	r0
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	0f 92       	push	r0
    1864:	0b b6       	in	r0, 0x3b	; 59
    1866:	0f 92       	push	r0
    1868:	11 24       	eor	r1, r1
    186a:	2f 93       	push	r18
    186c:	3f 93       	push	r19
    186e:	4f 93       	push	r20
    1870:	5f 93       	push	r21
    1872:	6f 93       	push	r22
    1874:	7f 93       	push	r23
    1876:	8f 93       	push	r24
    1878:	9f 93       	push	r25
    187a:	af 93       	push	r26
    187c:	bf 93       	push	r27
    187e:	ef 93       	push	r30
    1880:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    1882:	e0 91 45 22 	lds	r30, 0x2245
    1886:	f0 91 46 22 	lds	r31, 0x2246
    188a:	30 97       	sbiw	r30, 0x00	; 0
    188c:	09 f0       	breq	.+2      	; 0x1890 <__vector_84+0x34>
		tc_tcd1_err_callback();
    188e:	19 95       	eicall
	}
}
    1890:	ff 91       	pop	r31
    1892:	ef 91       	pop	r30
    1894:	bf 91       	pop	r27
    1896:	af 91       	pop	r26
    1898:	9f 91       	pop	r25
    189a:	8f 91       	pop	r24
    189c:	7f 91       	pop	r23
    189e:	6f 91       	pop	r22
    18a0:	5f 91       	pop	r21
    18a2:	4f 91       	pop	r20
    18a4:	3f 91       	pop	r19
    18a6:	2f 91       	pop	r18
    18a8:	0f 90       	pop	r0
    18aa:	0b be       	out	0x3b, r0	; 59
    18ac:	0f 90       	pop	r0
    18ae:	0f be       	out	0x3f, r0	; 63
    18b0:	0f 90       	pop	r0
    18b2:	1f 90       	pop	r1
    18b4:	18 95       	reti

000018b6 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    18b6:	1f 92       	push	r1
    18b8:	0f 92       	push	r0
    18ba:	0f b6       	in	r0, 0x3f	; 63
    18bc:	0f 92       	push	r0
    18be:	0b b6       	in	r0, 0x3b	; 59
    18c0:	0f 92       	push	r0
    18c2:	11 24       	eor	r1, r1
    18c4:	2f 93       	push	r18
    18c6:	3f 93       	push	r19
    18c8:	4f 93       	push	r20
    18ca:	5f 93       	push	r21
    18cc:	6f 93       	push	r22
    18ce:	7f 93       	push	r23
    18d0:	8f 93       	push	r24
    18d2:	9f 93       	push	r25
    18d4:	af 93       	push	r26
    18d6:	bf 93       	push	r27
    18d8:	ef 93       	push	r30
    18da:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    18dc:	e0 91 37 22 	lds	r30, 0x2237
    18e0:	f0 91 38 22 	lds	r31, 0x2238
    18e4:	30 97       	sbiw	r30, 0x00	; 0
    18e6:	09 f0       	breq	.+2      	; 0x18ea <__vector_85+0x34>
		tc_tcd1_cca_callback();
    18e8:	19 95       	eicall
	}
}
    18ea:	ff 91       	pop	r31
    18ec:	ef 91       	pop	r30
    18ee:	bf 91       	pop	r27
    18f0:	af 91       	pop	r26
    18f2:	9f 91       	pop	r25
    18f4:	8f 91       	pop	r24
    18f6:	7f 91       	pop	r23
    18f8:	6f 91       	pop	r22
    18fa:	5f 91       	pop	r21
    18fc:	4f 91       	pop	r20
    18fe:	3f 91       	pop	r19
    1900:	2f 91       	pop	r18
    1902:	0f 90       	pop	r0
    1904:	0b be       	out	0x3b, r0	; 59
    1906:	0f 90       	pop	r0
    1908:	0f be       	out	0x3f, r0	; 63
    190a:	0f 90       	pop	r0
    190c:	1f 90       	pop	r1
    190e:	18 95       	reti

00001910 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1910:	1f 92       	push	r1
    1912:	0f 92       	push	r0
    1914:	0f b6       	in	r0, 0x3f	; 63
    1916:	0f 92       	push	r0
    1918:	0b b6       	in	r0, 0x3b	; 59
    191a:	0f 92       	push	r0
    191c:	11 24       	eor	r1, r1
    191e:	2f 93       	push	r18
    1920:	3f 93       	push	r19
    1922:	4f 93       	push	r20
    1924:	5f 93       	push	r21
    1926:	6f 93       	push	r22
    1928:	7f 93       	push	r23
    192a:	8f 93       	push	r24
    192c:	9f 93       	push	r25
    192e:	af 93       	push	r26
    1930:	bf 93       	push	r27
    1932:	ef 93       	push	r30
    1934:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1936:	e0 91 29 22 	lds	r30, 0x2229
    193a:	f0 91 2a 22 	lds	r31, 0x222A
    193e:	30 97       	sbiw	r30, 0x00	; 0
    1940:	09 f0       	breq	.+2      	; 0x1944 <__vector_86+0x34>
		tc_tcd1_ccb_callback();
    1942:	19 95       	eicall
	}
}
    1944:	ff 91       	pop	r31
    1946:	ef 91       	pop	r30
    1948:	bf 91       	pop	r27
    194a:	af 91       	pop	r26
    194c:	9f 91       	pop	r25
    194e:	8f 91       	pop	r24
    1950:	7f 91       	pop	r23
    1952:	6f 91       	pop	r22
    1954:	5f 91       	pop	r21
    1956:	4f 91       	pop	r20
    1958:	3f 91       	pop	r19
    195a:	2f 91       	pop	r18
    195c:	0f 90       	pop	r0
    195e:	0b be       	out	0x3b, r0	; 59
    1960:	0f 90       	pop	r0
    1962:	0f be       	out	0x3f, r0	; 63
    1964:	0f 90       	pop	r0
    1966:	1f 90       	pop	r1
    1968:	18 95       	reti

0000196a <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    196a:	1f 92       	push	r1
    196c:	0f 92       	push	r0
    196e:	0f b6       	in	r0, 0x3f	; 63
    1970:	0f 92       	push	r0
    1972:	0b b6       	in	r0, 0x3b	; 59
    1974:	0f 92       	push	r0
    1976:	11 24       	eor	r1, r1
    1978:	2f 93       	push	r18
    197a:	3f 93       	push	r19
    197c:	4f 93       	push	r20
    197e:	5f 93       	push	r21
    1980:	6f 93       	push	r22
    1982:	7f 93       	push	r23
    1984:	8f 93       	push	r24
    1986:	9f 93       	push	r25
    1988:	af 93       	push	r26
    198a:	bf 93       	push	r27
    198c:	ef 93       	push	r30
    198e:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1990:	e0 91 55 22 	lds	r30, 0x2255
    1994:	f0 91 56 22 	lds	r31, 0x2256
    1998:	30 97       	sbiw	r30, 0x00	; 0
    199a:	09 f0       	breq	.+2      	; 0x199e <__vector_47+0x34>
		tc_tce0_ovf_callback();
    199c:	19 95       	eicall
	}
}
    199e:	ff 91       	pop	r31
    19a0:	ef 91       	pop	r30
    19a2:	bf 91       	pop	r27
    19a4:	af 91       	pop	r26
    19a6:	9f 91       	pop	r25
    19a8:	8f 91       	pop	r24
    19aa:	7f 91       	pop	r23
    19ac:	6f 91       	pop	r22
    19ae:	5f 91       	pop	r21
    19b0:	4f 91       	pop	r20
    19b2:	3f 91       	pop	r19
    19b4:	2f 91       	pop	r18
    19b6:	0f 90       	pop	r0
    19b8:	0b be       	out	0x3b, r0	; 59
    19ba:	0f 90       	pop	r0
    19bc:	0f be       	out	0x3f, r0	; 63
    19be:	0f 90       	pop	r0
    19c0:	1f 90       	pop	r1
    19c2:	18 95       	reti

000019c4 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    19c4:	1f 92       	push	r1
    19c6:	0f 92       	push	r0
    19c8:	0f b6       	in	r0, 0x3f	; 63
    19ca:	0f 92       	push	r0
    19cc:	0b b6       	in	r0, 0x3b	; 59
    19ce:	0f 92       	push	r0
    19d0:	11 24       	eor	r1, r1
    19d2:	2f 93       	push	r18
    19d4:	3f 93       	push	r19
    19d6:	4f 93       	push	r20
    19d8:	5f 93       	push	r21
    19da:	6f 93       	push	r22
    19dc:	7f 93       	push	r23
    19de:	8f 93       	push	r24
    19e0:	9f 93       	push	r25
    19e2:	af 93       	push	r26
    19e4:	bf 93       	push	r27
    19e6:	ef 93       	push	r30
    19e8:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    19ea:	e0 91 47 22 	lds	r30, 0x2247
    19ee:	f0 91 48 22 	lds	r31, 0x2248
    19f2:	30 97       	sbiw	r30, 0x00	; 0
    19f4:	09 f0       	breq	.+2      	; 0x19f8 <__vector_48+0x34>
		tc_tce0_err_callback();
    19f6:	19 95       	eicall
	}
}
    19f8:	ff 91       	pop	r31
    19fa:	ef 91       	pop	r30
    19fc:	bf 91       	pop	r27
    19fe:	af 91       	pop	r26
    1a00:	9f 91       	pop	r25
    1a02:	8f 91       	pop	r24
    1a04:	7f 91       	pop	r23
    1a06:	6f 91       	pop	r22
    1a08:	5f 91       	pop	r21
    1a0a:	4f 91       	pop	r20
    1a0c:	3f 91       	pop	r19
    1a0e:	2f 91       	pop	r18
    1a10:	0f 90       	pop	r0
    1a12:	0b be       	out	0x3b, r0	; 59
    1a14:	0f 90       	pop	r0
    1a16:	0f be       	out	0x3f, r0	; 63
    1a18:	0f 90       	pop	r0
    1a1a:	1f 90       	pop	r1
    1a1c:	18 95       	reti

00001a1e <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1a1e:	1f 92       	push	r1
    1a20:	0f 92       	push	r0
    1a22:	0f b6       	in	r0, 0x3f	; 63
    1a24:	0f 92       	push	r0
    1a26:	0b b6       	in	r0, 0x3b	; 59
    1a28:	0f 92       	push	r0
    1a2a:	11 24       	eor	r1, r1
    1a2c:	2f 93       	push	r18
    1a2e:	3f 93       	push	r19
    1a30:	4f 93       	push	r20
    1a32:	5f 93       	push	r21
    1a34:	6f 93       	push	r22
    1a36:	7f 93       	push	r23
    1a38:	8f 93       	push	r24
    1a3a:	9f 93       	push	r25
    1a3c:	af 93       	push	r26
    1a3e:	bf 93       	push	r27
    1a40:	ef 93       	push	r30
    1a42:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1a44:	e0 91 39 22 	lds	r30, 0x2239
    1a48:	f0 91 3a 22 	lds	r31, 0x223A
    1a4c:	30 97       	sbiw	r30, 0x00	; 0
    1a4e:	09 f0       	breq	.+2      	; 0x1a52 <__vector_49+0x34>
		tc_tce0_cca_callback();
    1a50:	19 95       	eicall
	}
}
    1a52:	ff 91       	pop	r31
    1a54:	ef 91       	pop	r30
    1a56:	bf 91       	pop	r27
    1a58:	af 91       	pop	r26
    1a5a:	9f 91       	pop	r25
    1a5c:	8f 91       	pop	r24
    1a5e:	7f 91       	pop	r23
    1a60:	6f 91       	pop	r22
    1a62:	5f 91       	pop	r21
    1a64:	4f 91       	pop	r20
    1a66:	3f 91       	pop	r19
    1a68:	2f 91       	pop	r18
    1a6a:	0f 90       	pop	r0
    1a6c:	0b be       	out	0x3b, r0	; 59
    1a6e:	0f 90       	pop	r0
    1a70:	0f be       	out	0x3f, r0	; 63
    1a72:	0f 90       	pop	r0
    1a74:	1f 90       	pop	r1
    1a76:	18 95       	reti

00001a78 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    1a78:	1f 92       	push	r1
    1a7a:	0f 92       	push	r0
    1a7c:	0f b6       	in	r0, 0x3f	; 63
    1a7e:	0f 92       	push	r0
    1a80:	0b b6       	in	r0, 0x3b	; 59
    1a82:	0f 92       	push	r0
    1a84:	11 24       	eor	r1, r1
    1a86:	2f 93       	push	r18
    1a88:	3f 93       	push	r19
    1a8a:	4f 93       	push	r20
    1a8c:	5f 93       	push	r21
    1a8e:	6f 93       	push	r22
    1a90:	7f 93       	push	r23
    1a92:	8f 93       	push	r24
    1a94:	9f 93       	push	r25
    1a96:	af 93       	push	r26
    1a98:	bf 93       	push	r27
    1a9a:	ef 93       	push	r30
    1a9c:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1a9e:	e0 91 2b 22 	lds	r30, 0x222B
    1aa2:	f0 91 2c 22 	lds	r31, 0x222C
    1aa6:	30 97       	sbiw	r30, 0x00	; 0
    1aa8:	09 f0       	breq	.+2      	; 0x1aac <__vector_50+0x34>
		tc_tce0_ccb_callback();
    1aaa:	19 95       	eicall
	}
}
    1aac:	ff 91       	pop	r31
    1aae:	ef 91       	pop	r30
    1ab0:	bf 91       	pop	r27
    1ab2:	af 91       	pop	r26
    1ab4:	9f 91       	pop	r25
    1ab6:	8f 91       	pop	r24
    1ab8:	7f 91       	pop	r23
    1aba:	6f 91       	pop	r22
    1abc:	5f 91       	pop	r21
    1abe:	4f 91       	pop	r20
    1ac0:	3f 91       	pop	r19
    1ac2:	2f 91       	pop	r18
    1ac4:	0f 90       	pop	r0
    1ac6:	0b be       	out	0x3b, r0	; 59
    1ac8:	0f 90       	pop	r0
    1aca:	0f be       	out	0x3f, r0	; 63
    1acc:	0f 90       	pop	r0
    1ace:	1f 90       	pop	r1
    1ad0:	18 95       	reti

00001ad2 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    1ad2:	1f 92       	push	r1
    1ad4:	0f 92       	push	r0
    1ad6:	0f b6       	in	r0, 0x3f	; 63
    1ad8:	0f 92       	push	r0
    1ada:	0b b6       	in	r0, 0x3b	; 59
    1adc:	0f 92       	push	r0
    1ade:	11 24       	eor	r1, r1
    1ae0:	2f 93       	push	r18
    1ae2:	3f 93       	push	r19
    1ae4:	4f 93       	push	r20
    1ae6:	5f 93       	push	r21
    1ae8:	6f 93       	push	r22
    1aea:	7f 93       	push	r23
    1aec:	8f 93       	push	r24
    1aee:	9f 93       	push	r25
    1af0:	af 93       	push	r26
    1af2:	bf 93       	push	r27
    1af4:	ef 93       	push	r30
    1af6:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1af8:	e0 91 1f 22 	lds	r30, 0x221F
    1afc:	f0 91 20 22 	lds	r31, 0x2220
    1b00:	30 97       	sbiw	r30, 0x00	; 0
    1b02:	09 f0       	breq	.+2      	; 0x1b06 <__vector_51+0x34>
		tc_tce0_ccc_callback();
    1b04:	19 95       	eicall
	}
}
    1b06:	ff 91       	pop	r31
    1b08:	ef 91       	pop	r30
    1b0a:	bf 91       	pop	r27
    1b0c:	af 91       	pop	r26
    1b0e:	9f 91       	pop	r25
    1b10:	8f 91       	pop	r24
    1b12:	7f 91       	pop	r23
    1b14:	6f 91       	pop	r22
    1b16:	5f 91       	pop	r21
    1b18:	4f 91       	pop	r20
    1b1a:	3f 91       	pop	r19
    1b1c:	2f 91       	pop	r18
    1b1e:	0f 90       	pop	r0
    1b20:	0b be       	out	0x3b, r0	; 59
    1b22:	0f 90       	pop	r0
    1b24:	0f be       	out	0x3f, r0	; 63
    1b26:	0f 90       	pop	r0
    1b28:	1f 90       	pop	r1
    1b2a:	18 95       	reti

00001b2c <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1b2c:	1f 92       	push	r1
    1b2e:	0f 92       	push	r0
    1b30:	0f b6       	in	r0, 0x3f	; 63
    1b32:	0f 92       	push	r0
    1b34:	0b b6       	in	r0, 0x3b	; 59
    1b36:	0f 92       	push	r0
    1b38:	11 24       	eor	r1, r1
    1b3a:	2f 93       	push	r18
    1b3c:	3f 93       	push	r19
    1b3e:	4f 93       	push	r20
    1b40:	5f 93       	push	r21
    1b42:	6f 93       	push	r22
    1b44:	7f 93       	push	r23
    1b46:	8f 93       	push	r24
    1b48:	9f 93       	push	r25
    1b4a:	af 93       	push	r26
    1b4c:	bf 93       	push	r27
    1b4e:	ef 93       	push	r30
    1b50:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1b52:	e0 91 17 22 	lds	r30, 0x2217
    1b56:	f0 91 18 22 	lds	r31, 0x2218
    1b5a:	30 97       	sbiw	r30, 0x00	; 0
    1b5c:	09 f0       	breq	.+2      	; 0x1b60 <__vector_52+0x34>
		tc_tce0_ccd_callback();
    1b5e:	19 95       	eicall
	}
}
    1b60:	ff 91       	pop	r31
    1b62:	ef 91       	pop	r30
    1b64:	bf 91       	pop	r27
    1b66:	af 91       	pop	r26
    1b68:	9f 91       	pop	r25
    1b6a:	8f 91       	pop	r24
    1b6c:	7f 91       	pop	r23
    1b6e:	6f 91       	pop	r22
    1b70:	5f 91       	pop	r21
    1b72:	4f 91       	pop	r20
    1b74:	3f 91       	pop	r19
    1b76:	2f 91       	pop	r18
    1b78:	0f 90       	pop	r0
    1b7a:	0b be       	out	0x3b, r0	; 59
    1b7c:	0f 90       	pop	r0
    1b7e:	0f be       	out	0x3f, r0	; 63
    1b80:	0f 90       	pop	r0
    1b82:	1f 90       	pop	r1
    1b84:	18 95       	reti

00001b86 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    1b86:	1f 92       	push	r1
    1b88:	0f 92       	push	r0
    1b8a:	0f b6       	in	r0, 0x3f	; 63
    1b8c:	0f 92       	push	r0
    1b8e:	0b b6       	in	r0, 0x3b	; 59
    1b90:	0f 92       	push	r0
    1b92:	11 24       	eor	r1, r1
    1b94:	2f 93       	push	r18
    1b96:	3f 93       	push	r19
    1b98:	4f 93       	push	r20
    1b9a:	5f 93       	push	r21
    1b9c:	6f 93       	push	r22
    1b9e:	7f 93       	push	r23
    1ba0:	8f 93       	push	r24
    1ba2:	9f 93       	push	r25
    1ba4:	af 93       	push	r26
    1ba6:	bf 93       	push	r27
    1ba8:	ef 93       	push	r30
    1baa:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    1bac:	e0 91 57 22 	lds	r30, 0x2257
    1bb0:	f0 91 58 22 	lds	r31, 0x2258
    1bb4:	30 97       	sbiw	r30, 0x00	; 0
    1bb6:	09 f0       	breq	.+2      	; 0x1bba <__vector_53+0x34>
		tc_tce1_ovf_callback();
    1bb8:	19 95       	eicall
	}
}
    1bba:	ff 91       	pop	r31
    1bbc:	ef 91       	pop	r30
    1bbe:	bf 91       	pop	r27
    1bc0:	af 91       	pop	r26
    1bc2:	9f 91       	pop	r25
    1bc4:	8f 91       	pop	r24
    1bc6:	7f 91       	pop	r23
    1bc8:	6f 91       	pop	r22
    1bca:	5f 91       	pop	r21
    1bcc:	4f 91       	pop	r20
    1bce:	3f 91       	pop	r19
    1bd0:	2f 91       	pop	r18
    1bd2:	0f 90       	pop	r0
    1bd4:	0b be       	out	0x3b, r0	; 59
    1bd6:	0f 90       	pop	r0
    1bd8:	0f be       	out	0x3f, r0	; 63
    1bda:	0f 90       	pop	r0
    1bdc:	1f 90       	pop	r1
    1bde:	18 95       	reti

00001be0 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    1be0:	1f 92       	push	r1
    1be2:	0f 92       	push	r0
    1be4:	0f b6       	in	r0, 0x3f	; 63
    1be6:	0f 92       	push	r0
    1be8:	0b b6       	in	r0, 0x3b	; 59
    1bea:	0f 92       	push	r0
    1bec:	11 24       	eor	r1, r1
    1bee:	2f 93       	push	r18
    1bf0:	3f 93       	push	r19
    1bf2:	4f 93       	push	r20
    1bf4:	5f 93       	push	r21
    1bf6:	6f 93       	push	r22
    1bf8:	7f 93       	push	r23
    1bfa:	8f 93       	push	r24
    1bfc:	9f 93       	push	r25
    1bfe:	af 93       	push	r26
    1c00:	bf 93       	push	r27
    1c02:	ef 93       	push	r30
    1c04:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    1c06:	e0 91 49 22 	lds	r30, 0x2249
    1c0a:	f0 91 4a 22 	lds	r31, 0x224A
    1c0e:	30 97       	sbiw	r30, 0x00	; 0
    1c10:	09 f0       	breq	.+2      	; 0x1c14 <__vector_54+0x34>
		tc_tce1_err_callback();
    1c12:	19 95       	eicall
	}
}
    1c14:	ff 91       	pop	r31
    1c16:	ef 91       	pop	r30
    1c18:	bf 91       	pop	r27
    1c1a:	af 91       	pop	r26
    1c1c:	9f 91       	pop	r25
    1c1e:	8f 91       	pop	r24
    1c20:	7f 91       	pop	r23
    1c22:	6f 91       	pop	r22
    1c24:	5f 91       	pop	r21
    1c26:	4f 91       	pop	r20
    1c28:	3f 91       	pop	r19
    1c2a:	2f 91       	pop	r18
    1c2c:	0f 90       	pop	r0
    1c2e:	0b be       	out	0x3b, r0	; 59
    1c30:	0f 90       	pop	r0
    1c32:	0f be       	out	0x3f, r0	; 63
    1c34:	0f 90       	pop	r0
    1c36:	1f 90       	pop	r1
    1c38:	18 95       	reti

00001c3a <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    1c3a:	1f 92       	push	r1
    1c3c:	0f 92       	push	r0
    1c3e:	0f b6       	in	r0, 0x3f	; 63
    1c40:	0f 92       	push	r0
    1c42:	0b b6       	in	r0, 0x3b	; 59
    1c44:	0f 92       	push	r0
    1c46:	11 24       	eor	r1, r1
    1c48:	2f 93       	push	r18
    1c4a:	3f 93       	push	r19
    1c4c:	4f 93       	push	r20
    1c4e:	5f 93       	push	r21
    1c50:	6f 93       	push	r22
    1c52:	7f 93       	push	r23
    1c54:	8f 93       	push	r24
    1c56:	9f 93       	push	r25
    1c58:	af 93       	push	r26
    1c5a:	bf 93       	push	r27
    1c5c:	ef 93       	push	r30
    1c5e:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    1c60:	e0 91 3b 22 	lds	r30, 0x223B
    1c64:	f0 91 3c 22 	lds	r31, 0x223C
    1c68:	30 97       	sbiw	r30, 0x00	; 0
    1c6a:	09 f0       	breq	.+2      	; 0x1c6e <__vector_55+0x34>
		tc_tce1_cca_callback();
    1c6c:	19 95       	eicall
	}
}
    1c6e:	ff 91       	pop	r31
    1c70:	ef 91       	pop	r30
    1c72:	bf 91       	pop	r27
    1c74:	af 91       	pop	r26
    1c76:	9f 91       	pop	r25
    1c78:	8f 91       	pop	r24
    1c7a:	7f 91       	pop	r23
    1c7c:	6f 91       	pop	r22
    1c7e:	5f 91       	pop	r21
    1c80:	4f 91       	pop	r20
    1c82:	3f 91       	pop	r19
    1c84:	2f 91       	pop	r18
    1c86:	0f 90       	pop	r0
    1c88:	0b be       	out	0x3b, r0	; 59
    1c8a:	0f 90       	pop	r0
    1c8c:	0f be       	out	0x3f, r0	; 63
    1c8e:	0f 90       	pop	r0
    1c90:	1f 90       	pop	r1
    1c92:	18 95       	reti

00001c94 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    1c94:	1f 92       	push	r1
    1c96:	0f 92       	push	r0
    1c98:	0f b6       	in	r0, 0x3f	; 63
    1c9a:	0f 92       	push	r0
    1c9c:	0b b6       	in	r0, 0x3b	; 59
    1c9e:	0f 92       	push	r0
    1ca0:	11 24       	eor	r1, r1
    1ca2:	2f 93       	push	r18
    1ca4:	3f 93       	push	r19
    1ca6:	4f 93       	push	r20
    1ca8:	5f 93       	push	r21
    1caa:	6f 93       	push	r22
    1cac:	7f 93       	push	r23
    1cae:	8f 93       	push	r24
    1cb0:	9f 93       	push	r25
    1cb2:	af 93       	push	r26
    1cb4:	bf 93       	push	r27
    1cb6:	ef 93       	push	r30
    1cb8:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    1cba:	e0 91 2d 22 	lds	r30, 0x222D
    1cbe:	f0 91 2e 22 	lds	r31, 0x222E
    1cc2:	30 97       	sbiw	r30, 0x00	; 0
    1cc4:	09 f0       	breq	.+2      	; 0x1cc8 <__vector_56+0x34>
		tc_tce1_ccb_callback();
    1cc6:	19 95       	eicall
	}
}
    1cc8:	ff 91       	pop	r31
    1cca:	ef 91       	pop	r30
    1ccc:	bf 91       	pop	r27
    1cce:	af 91       	pop	r26
    1cd0:	9f 91       	pop	r25
    1cd2:	8f 91       	pop	r24
    1cd4:	7f 91       	pop	r23
    1cd6:	6f 91       	pop	r22
    1cd8:	5f 91       	pop	r21
    1cda:	4f 91       	pop	r20
    1cdc:	3f 91       	pop	r19
    1cde:	2f 91       	pop	r18
    1ce0:	0f 90       	pop	r0
    1ce2:	0b be       	out	0x3b, r0	; 59
    1ce4:	0f 90       	pop	r0
    1ce6:	0f be       	out	0x3f, r0	; 63
    1ce8:	0f 90       	pop	r0
    1cea:	1f 90       	pop	r1
    1cec:	18 95       	reti

00001cee <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    1cee:	1f 92       	push	r1
    1cf0:	0f 92       	push	r0
    1cf2:	0f b6       	in	r0, 0x3f	; 63
    1cf4:	0f 92       	push	r0
    1cf6:	0b b6       	in	r0, 0x3b	; 59
    1cf8:	0f 92       	push	r0
    1cfa:	11 24       	eor	r1, r1
    1cfc:	2f 93       	push	r18
    1cfe:	3f 93       	push	r19
    1d00:	4f 93       	push	r20
    1d02:	5f 93       	push	r21
    1d04:	6f 93       	push	r22
    1d06:	7f 93       	push	r23
    1d08:	8f 93       	push	r24
    1d0a:	9f 93       	push	r25
    1d0c:	af 93       	push	r26
    1d0e:	bf 93       	push	r27
    1d10:	ef 93       	push	r30
    1d12:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    1d14:	e0 91 59 22 	lds	r30, 0x2259
    1d18:	f0 91 5a 22 	lds	r31, 0x225A
    1d1c:	30 97       	sbiw	r30, 0x00	; 0
    1d1e:	09 f0       	breq	.+2      	; 0x1d22 <__vector_108+0x34>
		tc_tcf0_ovf_callback();
    1d20:	19 95       	eicall
	}
}
    1d22:	ff 91       	pop	r31
    1d24:	ef 91       	pop	r30
    1d26:	bf 91       	pop	r27
    1d28:	af 91       	pop	r26
    1d2a:	9f 91       	pop	r25
    1d2c:	8f 91       	pop	r24
    1d2e:	7f 91       	pop	r23
    1d30:	6f 91       	pop	r22
    1d32:	5f 91       	pop	r21
    1d34:	4f 91       	pop	r20
    1d36:	3f 91       	pop	r19
    1d38:	2f 91       	pop	r18
    1d3a:	0f 90       	pop	r0
    1d3c:	0b be       	out	0x3b, r0	; 59
    1d3e:	0f 90       	pop	r0
    1d40:	0f be       	out	0x3f, r0	; 63
    1d42:	0f 90       	pop	r0
    1d44:	1f 90       	pop	r1
    1d46:	18 95       	reti

00001d48 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    1d48:	1f 92       	push	r1
    1d4a:	0f 92       	push	r0
    1d4c:	0f b6       	in	r0, 0x3f	; 63
    1d4e:	0f 92       	push	r0
    1d50:	0b b6       	in	r0, 0x3b	; 59
    1d52:	0f 92       	push	r0
    1d54:	11 24       	eor	r1, r1
    1d56:	2f 93       	push	r18
    1d58:	3f 93       	push	r19
    1d5a:	4f 93       	push	r20
    1d5c:	5f 93       	push	r21
    1d5e:	6f 93       	push	r22
    1d60:	7f 93       	push	r23
    1d62:	8f 93       	push	r24
    1d64:	9f 93       	push	r25
    1d66:	af 93       	push	r26
    1d68:	bf 93       	push	r27
    1d6a:	ef 93       	push	r30
    1d6c:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    1d6e:	e0 91 4b 22 	lds	r30, 0x224B
    1d72:	f0 91 4c 22 	lds	r31, 0x224C
    1d76:	30 97       	sbiw	r30, 0x00	; 0
    1d78:	09 f0       	breq	.+2      	; 0x1d7c <__vector_109+0x34>
		tc_tcf0_err_callback();
    1d7a:	19 95       	eicall
	}
}
    1d7c:	ff 91       	pop	r31
    1d7e:	ef 91       	pop	r30
    1d80:	bf 91       	pop	r27
    1d82:	af 91       	pop	r26
    1d84:	9f 91       	pop	r25
    1d86:	8f 91       	pop	r24
    1d88:	7f 91       	pop	r23
    1d8a:	6f 91       	pop	r22
    1d8c:	5f 91       	pop	r21
    1d8e:	4f 91       	pop	r20
    1d90:	3f 91       	pop	r19
    1d92:	2f 91       	pop	r18
    1d94:	0f 90       	pop	r0
    1d96:	0b be       	out	0x3b, r0	; 59
    1d98:	0f 90       	pop	r0
    1d9a:	0f be       	out	0x3f, r0	; 63
    1d9c:	0f 90       	pop	r0
    1d9e:	1f 90       	pop	r1
    1da0:	18 95       	reti

00001da2 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    1da2:	1f 92       	push	r1
    1da4:	0f 92       	push	r0
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	0f 92       	push	r0
    1daa:	0b b6       	in	r0, 0x3b	; 59
    1dac:	0f 92       	push	r0
    1dae:	11 24       	eor	r1, r1
    1db0:	2f 93       	push	r18
    1db2:	3f 93       	push	r19
    1db4:	4f 93       	push	r20
    1db6:	5f 93       	push	r21
    1db8:	6f 93       	push	r22
    1dba:	7f 93       	push	r23
    1dbc:	8f 93       	push	r24
    1dbe:	9f 93       	push	r25
    1dc0:	af 93       	push	r26
    1dc2:	bf 93       	push	r27
    1dc4:	ef 93       	push	r30
    1dc6:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    1dc8:	e0 91 3d 22 	lds	r30, 0x223D
    1dcc:	f0 91 3e 22 	lds	r31, 0x223E
    1dd0:	30 97       	sbiw	r30, 0x00	; 0
    1dd2:	09 f0       	breq	.+2      	; 0x1dd6 <__vector_110+0x34>
		tc_tcf0_cca_callback();
    1dd4:	19 95       	eicall
	}
}
    1dd6:	ff 91       	pop	r31
    1dd8:	ef 91       	pop	r30
    1dda:	bf 91       	pop	r27
    1ddc:	af 91       	pop	r26
    1dde:	9f 91       	pop	r25
    1de0:	8f 91       	pop	r24
    1de2:	7f 91       	pop	r23
    1de4:	6f 91       	pop	r22
    1de6:	5f 91       	pop	r21
    1de8:	4f 91       	pop	r20
    1dea:	3f 91       	pop	r19
    1dec:	2f 91       	pop	r18
    1dee:	0f 90       	pop	r0
    1df0:	0b be       	out	0x3b, r0	; 59
    1df2:	0f 90       	pop	r0
    1df4:	0f be       	out	0x3f, r0	; 63
    1df6:	0f 90       	pop	r0
    1df8:	1f 90       	pop	r1
    1dfa:	18 95       	reti

00001dfc <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    1dfc:	1f 92       	push	r1
    1dfe:	0f 92       	push	r0
    1e00:	0f b6       	in	r0, 0x3f	; 63
    1e02:	0f 92       	push	r0
    1e04:	0b b6       	in	r0, 0x3b	; 59
    1e06:	0f 92       	push	r0
    1e08:	11 24       	eor	r1, r1
    1e0a:	2f 93       	push	r18
    1e0c:	3f 93       	push	r19
    1e0e:	4f 93       	push	r20
    1e10:	5f 93       	push	r21
    1e12:	6f 93       	push	r22
    1e14:	7f 93       	push	r23
    1e16:	8f 93       	push	r24
    1e18:	9f 93       	push	r25
    1e1a:	af 93       	push	r26
    1e1c:	bf 93       	push	r27
    1e1e:	ef 93       	push	r30
    1e20:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    1e22:	e0 91 2f 22 	lds	r30, 0x222F
    1e26:	f0 91 30 22 	lds	r31, 0x2230
    1e2a:	30 97       	sbiw	r30, 0x00	; 0
    1e2c:	09 f0       	breq	.+2      	; 0x1e30 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
    1e2e:	19 95       	eicall
	}
}
    1e30:	ff 91       	pop	r31
    1e32:	ef 91       	pop	r30
    1e34:	bf 91       	pop	r27
    1e36:	af 91       	pop	r26
    1e38:	9f 91       	pop	r25
    1e3a:	8f 91       	pop	r24
    1e3c:	7f 91       	pop	r23
    1e3e:	6f 91       	pop	r22
    1e40:	5f 91       	pop	r21
    1e42:	4f 91       	pop	r20
    1e44:	3f 91       	pop	r19
    1e46:	2f 91       	pop	r18
    1e48:	0f 90       	pop	r0
    1e4a:	0b be       	out	0x3b, r0	; 59
    1e4c:	0f 90       	pop	r0
    1e4e:	0f be       	out	0x3f, r0	; 63
    1e50:	0f 90       	pop	r0
    1e52:	1f 90       	pop	r1
    1e54:	18 95       	reti

00001e56 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    1e56:	1f 92       	push	r1
    1e58:	0f 92       	push	r0
    1e5a:	0f b6       	in	r0, 0x3f	; 63
    1e5c:	0f 92       	push	r0
    1e5e:	0b b6       	in	r0, 0x3b	; 59
    1e60:	0f 92       	push	r0
    1e62:	11 24       	eor	r1, r1
    1e64:	2f 93       	push	r18
    1e66:	3f 93       	push	r19
    1e68:	4f 93       	push	r20
    1e6a:	5f 93       	push	r21
    1e6c:	6f 93       	push	r22
    1e6e:	7f 93       	push	r23
    1e70:	8f 93       	push	r24
    1e72:	9f 93       	push	r25
    1e74:	af 93       	push	r26
    1e76:	bf 93       	push	r27
    1e78:	ef 93       	push	r30
    1e7a:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    1e7c:	e0 91 21 22 	lds	r30, 0x2221
    1e80:	f0 91 22 22 	lds	r31, 0x2222
    1e84:	30 97       	sbiw	r30, 0x00	; 0
    1e86:	09 f0       	breq	.+2      	; 0x1e8a <__vector_112+0x34>
		tc_tcf0_ccc_callback();
    1e88:	19 95       	eicall
	}
}
    1e8a:	ff 91       	pop	r31
    1e8c:	ef 91       	pop	r30
    1e8e:	bf 91       	pop	r27
    1e90:	af 91       	pop	r26
    1e92:	9f 91       	pop	r25
    1e94:	8f 91       	pop	r24
    1e96:	7f 91       	pop	r23
    1e98:	6f 91       	pop	r22
    1e9a:	5f 91       	pop	r21
    1e9c:	4f 91       	pop	r20
    1e9e:	3f 91       	pop	r19
    1ea0:	2f 91       	pop	r18
    1ea2:	0f 90       	pop	r0
    1ea4:	0b be       	out	0x3b, r0	; 59
    1ea6:	0f 90       	pop	r0
    1ea8:	0f be       	out	0x3f, r0	; 63
    1eaa:	0f 90       	pop	r0
    1eac:	1f 90       	pop	r1
    1eae:	18 95       	reti

00001eb0 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    1eb0:	1f 92       	push	r1
    1eb2:	0f 92       	push	r0
    1eb4:	0f b6       	in	r0, 0x3f	; 63
    1eb6:	0f 92       	push	r0
    1eb8:	0b b6       	in	r0, 0x3b	; 59
    1eba:	0f 92       	push	r0
    1ebc:	11 24       	eor	r1, r1
    1ebe:	2f 93       	push	r18
    1ec0:	3f 93       	push	r19
    1ec2:	4f 93       	push	r20
    1ec4:	5f 93       	push	r21
    1ec6:	6f 93       	push	r22
    1ec8:	7f 93       	push	r23
    1eca:	8f 93       	push	r24
    1ecc:	9f 93       	push	r25
    1ece:	af 93       	push	r26
    1ed0:	bf 93       	push	r27
    1ed2:	ef 93       	push	r30
    1ed4:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    1ed6:	e0 91 19 22 	lds	r30, 0x2219
    1eda:	f0 91 1a 22 	lds	r31, 0x221A
    1ede:	30 97       	sbiw	r30, 0x00	; 0
    1ee0:	09 f0       	breq	.+2      	; 0x1ee4 <__vector_113+0x34>
		tc_tcf0_ccd_callback();
    1ee2:	19 95       	eicall
	}
}
    1ee4:	ff 91       	pop	r31
    1ee6:	ef 91       	pop	r30
    1ee8:	bf 91       	pop	r27
    1eea:	af 91       	pop	r26
    1eec:	9f 91       	pop	r25
    1eee:	8f 91       	pop	r24
    1ef0:	7f 91       	pop	r23
    1ef2:	6f 91       	pop	r22
    1ef4:	5f 91       	pop	r21
    1ef6:	4f 91       	pop	r20
    1ef8:	3f 91       	pop	r19
    1efa:	2f 91       	pop	r18
    1efc:	0f 90       	pop	r0
    1efe:	0b be       	out	0x3b, r0	; 59
    1f00:	0f 90       	pop	r0
    1f02:	0f be       	out	0x3f, r0	; 63
    1f04:	0f 90       	pop	r0
    1f06:	1f 90       	pop	r1
    1f08:	18 95       	reti

00001f0a <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1f0a:	1f 93       	push	r17

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1f0c:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
    1f0e:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1f10:	28 e0       	ldi	r18, 0x08	; 8
    1f12:	80 30       	cpi	r24, 0x00	; 0
    1f14:	92 07       	cpc	r25, r18
    1f16:	49 f4       	brne	.+18     	; 0x1f2a <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1f18:	83 e0       	ldi	r24, 0x03	; 3
    1f1a:	61 e0       	ldi	r22, 0x01	; 1
    1f1c:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1f20:	83 e0       	ldi	r24, 0x03	; 3
    1f22:	64 e0       	ldi	r22, 0x04	; 4
    1f24:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1f28:	50 c0       	rjmp	.+160    	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1f2a:	28 e0       	ldi	r18, 0x08	; 8
    1f2c:	80 34       	cpi	r24, 0x40	; 64
    1f2e:	92 07       	cpc	r25, r18
    1f30:	49 f4       	brne	.+18     	; 0x1f44 <tc_enable+0x3a>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1f32:	83 e0       	ldi	r24, 0x03	; 3
    1f34:	62 e0       	ldi	r22, 0x02	; 2
    1f36:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1f3a:	83 e0       	ldi	r24, 0x03	; 3
    1f3c:	64 e0       	ldi	r22, 0x04	; 4
    1f3e:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1f42:	43 c0       	rjmp	.+134    	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1f44:	29 e0       	ldi	r18, 0x09	; 9
    1f46:	80 30       	cpi	r24, 0x00	; 0
    1f48:	92 07       	cpc	r25, r18
    1f4a:	49 f4       	brne	.+18     	; 0x1f5e <tc_enable+0x54>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1f4c:	84 e0       	ldi	r24, 0x04	; 4
    1f4e:	61 e0       	ldi	r22, 0x01	; 1
    1f50:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1f54:	84 e0       	ldi	r24, 0x04	; 4
    1f56:	64 e0       	ldi	r22, 0x04	; 4
    1f58:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1f5c:	36 c0       	rjmp	.+108    	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1f5e:	29 e0       	ldi	r18, 0x09	; 9
    1f60:	80 34       	cpi	r24, 0x40	; 64
    1f62:	92 07       	cpc	r25, r18
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <tc_enable+0x6e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1f66:	84 e0       	ldi	r24, 0x04	; 4
    1f68:	62 e0       	ldi	r22, 0x02	; 2
    1f6a:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1f6e:	84 e0       	ldi	r24, 0x04	; 4
    1f70:	64 e0       	ldi	r22, 0x04	; 4
    1f72:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1f76:	29 c0       	rjmp	.+82     	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1f78:	2a e0       	ldi	r18, 0x0A	; 10
    1f7a:	80 30       	cpi	r24, 0x00	; 0
    1f7c:	92 07       	cpc	r25, r18
    1f7e:	49 f4       	brne	.+18     	; 0x1f92 <tc_enable+0x88>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1f80:	85 e0       	ldi	r24, 0x05	; 5
    1f82:	61 e0       	ldi	r22, 0x01	; 1
    1f84:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1f88:	85 e0       	ldi	r24, 0x05	; 5
    1f8a:	64 e0       	ldi	r22, 0x04	; 4
    1f8c:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1f90:	1c c0       	rjmp	.+56     	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    1f92:	2a e0       	ldi	r18, 0x0A	; 10
    1f94:	80 34       	cpi	r24, 0x40	; 64
    1f96:	92 07       	cpc	r25, r18
    1f98:	49 f4       	brne	.+18     	; 0x1fac <tc_enable+0xa2>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1f9a:	85 e0       	ldi	r24, 0x05	; 5
    1f9c:	62 e0       	ldi	r22, 0x02	; 2
    1f9e:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1fa2:	85 e0       	ldi	r24, 0x05	; 5
    1fa4:	64 e0       	ldi	r22, 0x04	; 4
    1fa6:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1faa:	0f c0       	rjmp	.+30     	; 0x1fca <tc_enable+0xc0>
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    1fac:	2b e0       	ldi	r18, 0x0B	; 11
    1fae:	80 30       	cpi	r24, 0x00	; 0
    1fb0:	92 07       	cpc	r25, r18
    1fb2:	49 f4       	brne	.+18     	; 0x1fc6 <tc_enable+0xbc>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1fb4:	86 e0       	ldi	r24, 0x06	; 6
    1fb6:	61 e0       	ldi	r22, 0x01	; 1
    1fb8:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1fbc:	86 e0       	ldi	r24, 0x06	; 6
    1fbe:	64 e0       	ldi	r22, 0x04	; 4
    1fc0:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    1fc4:	02 c0       	rjmp	.+4      	; 0x1fca <tc_enable+0xc0>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1fc6:	1f bf       	out	0x3f, r17	; 63
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	} else
#endif
	{
		cpu_irq_restore(iflags);
		return;
    1fc8:	09 c0       	rjmp	.+18     	; 0x1fdc <tc_enable+0xd2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1fca:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1fcc:	f8 94       	cli
    1fce:	90 91 ce 22 	lds	r25, 0x22CE
    1fd2:	9f 5f       	subi	r25, 0xFF	; 255
    1fd4:	90 93 ce 22 	sts	0x22CE, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1fd8:	8f bf       	out	0x3f, r24	; 63
    1fda:	1f bf       	out	0x3f, r17	; 63
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1fdc:	1f 91       	pop	r17
    1fde:	08 95       	ret

00001fe0 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1fe0:	28 e0       	ldi	r18, 0x08	; 8
    1fe2:	80 30       	cpi	r24, 0x00	; 0
    1fe4:	92 07       	cpc	r25, r18
    1fe6:	29 f4       	brne	.+10     	; 0x1ff2 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1fe8:	60 93 4d 22 	sts	0x224D, r22
    1fec:	70 93 4e 22 	sts	0x224E, r23
    1ff0:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1ff2:	28 e0       	ldi	r18, 0x08	; 8
    1ff4:	80 34       	cpi	r24, 0x40	; 64
    1ff6:	92 07       	cpc	r25, r18
    1ff8:	29 f4       	brne	.+10     	; 0x2004 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    1ffa:	60 93 4f 22 	sts	0x224F, r22
    1ffe:	70 93 50 22 	sts	0x2250, r23
    2002:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    2004:	29 e0       	ldi	r18, 0x09	; 9
    2006:	80 30       	cpi	r24, 0x00	; 0
    2008:	92 07       	cpc	r25, r18
    200a:	29 f4       	brne	.+10     	; 0x2016 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    200c:	60 93 51 22 	sts	0x2251, r22
    2010:	70 93 52 22 	sts	0x2252, r23
    2014:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    2016:	29 e0       	ldi	r18, 0x09	; 9
    2018:	80 34       	cpi	r24, 0x40	; 64
    201a:	92 07       	cpc	r25, r18
    201c:	29 f4       	brne	.+10     	; 0x2028 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    201e:	60 93 53 22 	sts	0x2253, r22
    2022:	70 93 54 22 	sts	0x2254, r23
    2026:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    2028:	2a e0       	ldi	r18, 0x0A	; 10
    202a:	80 30       	cpi	r24, 0x00	; 0
    202c:	92 07       	cpc	r25, r18
    202e:	29 f4       	brne	.+10     	; 0x203a <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    2030:	60 93 55 22 	sts	0x2255, r22
    2034:	70 93 56 22 	sts	0x2256, r23
    2038:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    203a:	2a e0       	ldi	r18, 0x0A	; 10
    203c:	80 34       	cpi	r24, 0x40	; 64
    203e:	92 07       	cpc	r25, r18
    2040:	29 f4       	brne	.+10     	; 0x204c <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    2042:	60 93 57 22 	sts	0x2257, r22
    2046:	70 93 58 22 	sts	0x2258, r23
    204a:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    204c:	2b e0       	ldi	r18, 0x0B	; 11
    204e:	80 30       	cpi	r24, 0x00	; 0
    2050:	92 07       	cpc	r25, r18
    2052:	21 f4       	brne	.+8      	; 0x205c <tc_set_overflow_interrupt_callback+0x7c>
		tc_tcf0_ovf_callback = callback;
    2054:	60 93 59 22 	sts	0x2259, r22
    2058:	70 93 5a 22 	sts	0x225A, r23
    205c:	08 95       	ret

0000205e <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    205e:	0f 93       	push	r16
    2060:	1f 93       	push	r17
    2062:	cf 93       	push	r28
    2064:	df 93       	push	r29
    2066:	ec 01       	movw	r28, r24
	uint16_t bsel_value = (uint16_t)((((((cpu_hz) << 1)
    2068:	d9 01       	movw	r26, r18
    206a:	c8 01       	movw	r24, r16
    206c:	88 0f       	add	r24, r24
    206e:	99 1f       	adc	r25, r25
    2070:	aa 1f       	adc	r26, r26
    2072:	bb 1f       	adc	r27, r27
						/ (baud * 2)) + 1) >> 1) - 1);
    2074:	9a 01       	movw	r18, r20
    2076:	ab 01       	movw	r20, r22
    2078:	22 0f       	add	r18, r18
    207a:	33 1f       	adc	r19, r19
    207c:	44 1f       	adc	r20, r20
    207e:	55 1f       	adc	r21, r21
    2080:	bc 01       	movw	r22, r24
    2082:	cd 01       	movw	r24, r26
    2084:	55 d2       	rcall	.+1194   	; 0x2530 <__udivmodsi4>
    2086:	2f 5f       	subi	r18, 0xFF	; 255
    2088:	3f 4f       	sbci	r19, 0xFF	; 255
    208a:	4f 4f       	sbci	r20, 0xFF	; 255
    208c:	5f 4f       	sbci	r21, 0xFF	; 255
    208e:	56 95       	lsr	r21
    2090:	47 95       	ror	r20
    2092:	37 95       	ror	r19
    2094:	27 95       	ror	r18
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
	uint16_t bsel_value = (uint16_t)((((((cpu_hz) << 1)
    2096:	21 50       	subi	r18, 0x01	; 1
    2098:	30 40       	sbci	r19, 0x00	; 0
						/ (baud * 2)) + 1) >> 1) - 1);
	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    209a:	83 2f       	mov	r24, r19
    209c:	8f 70       	andi	r24, 0x0F	; 15
    209e:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    20a0:	2e 83       	std	Y+6, r18	; 0x06
}
    20a2:	df 91       	pop	r29
    20a4:	cf 91       	pop	r28
    20a6:	1f 91       	pop	r17
    20a8:	0f 91       	pop	r16
    20aa:	08 95       	ret

000020ac <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    20ac:	0f 93       	push	r16
    20ae:	1f 93       	push	r17
    20b0:	cf 93       	push	r28
    20b2:	df 93       	push	r29
    20b4:	ec 01       	movw	r28, r24
    20b6:	8b 01       	movw	r16, r22
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
#ifdef USARTC0
	if ((uintptr_t)usart == (uintptr_t)&USARTC0) {
    20b8:	88 e0       	ldi	r24, 0x08	; 8
    20ba:	c0 3a       	cpi	r28, 0xA0	; 160
    20bc:	d8 07       	cpc	r29, r24
    20be:	29 f4       	brne	.+10     	; 0x20ca <usart_init_spi+0x1e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    20c0:	83 e0       	ldi	r24, 0x03	; 3
    20c2:	60 e1       	ldi	r22, 0x10	; 16
    20c4:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    20c8:	12 c0       	rjmp	.+36     	; 0x20ee <usart_init_spi+0x42>
	}
#endif
#ifdef USARTC1
	if ((uintptr_t)usart == (uintptr_t)&USARTC1) {
    20ca:	e8 e0       	ldi	r30, 0x08	; 8
    20cc:	c0 3b       	cpi	r28, 0xB0	; 176
    20ce:	de 07       	cpc	r29, r30
    20d0:	29 f4       	brne	.+10     	; 0x20dc <usart_init_spi+0x30>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    20d2:	83 e0       	ldi	r24, 0x03	; 3
    20d4:	60 e2       	ldi	r22, 0x20	; 32
    20d6:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    20da:	12 c0       	rjmp	.+36     	; 0x2100 <usart_init_spi+0x54>
	}
#endif
#ifdef USARTD0
	if ((uintptr_t)usart == (uintptr_t)&USARTD0) {
    20dc:	f9 e0       	ldi	r31, 0x09	; 9
    20de:	c0 3a       	cpi	r28, 0xA0	; 160
    20e0:	df 07       	cpc	r29, r31
    20e2:	29 f4       	brne	.+10     	; 0x20ee <usart_init_spi+0x42>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    20e4:	84 e0       	ldi	r24, 0x04	; 4
    20e6:	60 e1       	ldi	r22, 0x10	; 16
    20e8:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    20ec:	12 c0       	rjmp	.+36     	; 0x2112 <usart_init_spi+0x66>
	}
#endif
#ifdef USARTD1
	if ((uintptr_t)usart == (uintptr_t)&USARTD1) {
    20ee:	89 e0       	ldi	r24, 0x09	; 9
    20f0:	c0 3b       	cpi	r28, 0xB0	; 176
    20f2:	d8 07       	cpc	r29, r24
    20f4:	29 f4       	brne	.+10     	; 0x2100 <usart_init_spi+0x54>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    20f6:	84 e0       	ldi	r24, 0x04	; 4
    20f8:	60 e2       	ldi	r22, 0x20	; 32
    20fa:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    20fe:	11 c0       	rjmp	.+34     	; 0x2122 <usart_init_spi+0x76>
	}
#endif
#ifdef USARTE0
	if ((uintptr_t)usart == (uintptr_t)&USARTE0) {
    2100:	ea e0       	ldi	r30, 0x0A	; 10
    2102:	c0 3a       	cpi	r28, 0xA0	; 160
    2104:	de 07       	cpc	r29, r30
    2106:	29 f4       	brne	.+10     	; 0x2112 <usart_init_spi+0x66>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2108:	85 e0       	ldi	r24, 0x05	; 5
    210a:	60 e1       	ldi	r22, 0x10	; 16
    210c:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
    2110:	08 c0       	rjmp	.+16     	; 0x2122 <usart_init_spi+0x76>
	if ((uintptr_t)usart == (uintptr_t)&USARTE1) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
	}
#endif
#ifdef USARTF0
	if ((uintptr_t)usart == (uintptr_t)&USARTF0) {
    2112:	fb e0       	ldi	r31, 0x0B	; 11
    2114:	c0 3a       	cpi	r28, 0xA0	; 160
    2116:	df 07       	cpc	r29, r31
    2118:	21 f4       	brne	.+8      	; 0x2122 <usart_init_spi+0x76>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    211a:	86 e0       	ldi	r24, 0x06	; 6
    211c:	60 e1       	ldi	r22, 0x10	; 16
    211e:	0e 94 9c 04 	call	0x938	; 0x938 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2122:	8d 81       	ldd	r24, Y+5	; 0x05
    2124:	80 6c       	ori	r24, 0xC0	; 192
    2126:	8d 83       	std	Y+5, r24	; 0x05
{
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
	port_pin_t sck_pin;

	if (opt->spimode == 1 || opt->spimode == 3) {
    2128:	f8 01       	movw	r30, r16
    212a:	84 81       	ldd	r24, Z+4	; 0x04
    212c:	81 30       	cpi	r24, 0x01	; 1
    212e:	11 f0       	breq	.+4      	; 0x2134 <usart_init_spi+0x88>
    2130:	83 30       	cpi	r24, 0x03	; 3
    2132:	21 f4       	brne	.+8      	; 0x213c <usart_init_spi+0x90>
		//! \todo Fix when UCPHA_bm is added to header file.
		usart->CTRLC |= 0x02;
    2134:	8d 81       	ldd	r24, Y+5	; 0x05
    2136:	82 60       	ori	r24, 0x02	; 2
    2138:	8d 83       	std	Y+5, r24	; 0x05
    213a:	03 c0       	rjmp	.+6      	; 0x2142 <usart_init_spi+0x96>
	} else {
		//! \todo Fix when UCPHA_bm is added to header file.
		usart->CTRLC &= ~0x02;
    213c:	8d 81       	ldd	r24, Y+5	; 0x05
    213e:	8d 7f       	andi	r24, 0xFD	; 253
    2140:	8d 83       	std	Y+5, r24	; 0x05
	}

	// configure Clock polarity using INVEN bit of the correct SCK I/O port
	if (opt->spimode == 2 || opt->spimode == 3) {
    2142:	f8 01       	movw	r30, r16
    2144:	84 81       	ldd	r24, Z+4	; 0x04
    2146:	82 50       	subi	r24, 0x02	; 2
    2148:	82 30       	cpi	r24, 0x02	; 2
    214a:	08 f0       	brcs	.+2      	; 0x214e <usart_init_spi+0xa2>
    214c:	41 c0       	rjmp	.+130    	; 0x21d0 <usart_init_spi+0x124>
#ifdef USARTC0
		if ((uint16_t)usart == (uint16_t)&USARTC0) {
    214e:	f8 e0       	ldi	r31, 0x08	; 8
    2150:	c0 3a       	cpi	r28, 0xA0	; 160
    2152:	df 07       	cpc	r29, r31
    2154:	39 f4       	brne	.+14     	; 0x2164 <usart_init_spi+0xb8>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    2156:	80 e4       	ldi	r24, 0x40	; 64
    2158:	96 e0       	ldi	r25, 0x06	; 6
    215a:	62 e0       	ldi	r22, 0x02	; 2
    215c:	40 e4       	ldi	r20, 0x40	; 64
    215e:	53 e0       	ldi	r21, 0x03	; 3
    2160:	50 d8       	rcall	.-3936   	; 0x1202 <ioport_configure_port_pin>
    2162:	16 c0       	rjmp	.+44     	; 0x2190 <usart_init_spi+0xe4>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTC1
		if ((uint16_t)usart == (uint16_t)&USARTC1) {
    2164:	88 e0       	ldi	r24, 0x08	; 8
    2166:	c0 3b       	cpi	r28, 0xB0	; 176
    2168:	d8 07       	cpc	r29, r24
    216a:	39 f4       	brne	.+14     	; 0x217a <usart_init_spi+0xce>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    216c:	80 e4       	ldi	r24, 0x40	; 64
    216e:	96 e0       	ldi	r25, 0x06	; 6
    2170:	60 e2       	ldi	r22, 0x20	; 32
    2172:	40 e4       	ldi	r20, 0x40	; 64
    2174:	53 e0       	ldi	r21, 0x03	; 3
    2176:	45 d8       	rcall	.-3958   	; 0x1202 <ioport_configure_port_pin>
    2178:	16 c0       	rjmp	.+44     	; 0x21a6 <usart_init_spi+0xfa>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTD0
		if ((uint16_t)usart == (uint16_t)&USARTD0) {
    217a:	e9 e0       	ldi	r30, 0x09	; 9
    217c:	c0 3a       	cpi	r28, 0xA0	; 160
    217e:	de 07       	cpc	r29, r30
    2180:	39 f4       	brne	.+14     	; 0x2190 <usart_init_spi+0xe4>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    2182:	80 e6       	ldi	r24, 0x60	; 96
    2184:	96 e0       	ldi	r25, 0x06	; 6
    2186:	62 e0       	ldi	r22, 0x02	; 2
    2188:	40 e4       	ldi	r20, 0x40	; 64
    218a:	53 e0       	ldi	r21, 0x03	; 3
    218c:	3a d8       	rcall	.-3980   	; 0x1202 <ioport_configure_port_pin>
    218e:	16 c0       	rjmp	.+44     	; 0x21bc <usart_init_spi+0x110>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTD1
		if ((uint16_t)usart == (uint16_t)&USARTD1) {
    2190:	f9 e0       	ldi	r31, 0x09	; 9
    2192:	c0 3b       	cpi	r28, 0xB0	; 176
    2194:	df 07       	cpc	r29, r31
    2196:	39 f4       	brne	.+14     	; 0x21a6 <usart_init_spi+0xfa>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    2198:	80 e6       	ldi	r24, 0x60	; 96
    219a:	96 e0       	ldi	r25, 0x06	; 6
    219c:	60 e2       	ldi	r22, 0x20	; 32
    219e:	40 e4       	ldi	r20, 0x40	; 64
    21a0:	53 e0       	ldi	r21, 0x03	; 3
    21a2:	2f d8       	rcall	.-4002   	; 0x1202 <ioport_configure_port_pin>
    21a4:	15 c0       	rjmp	.+42     	; 0x21d0 <usart_init_spi+0x124>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTE0
		if ((uint16_t)usart == (uint16_t)&USARTE0) {
    21a6:	8a e0       	ldi	r24, 0x0A	; 10
    21a8:	c0 3a       	cpi	r28, 0xA0	; 160
    21aa:	d8 07       	cpc	r29, r24
    21ac:	39 f4       	brne	.+14     	; 0x21bc <usart_init_spi+0x110>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    21ae:	80 e8       	ldi	r24, 0x80	; 128
    21b0:	96 e0       	ldi	r25, 0x06	; 6
    21b2:	62 e0       	ldi	r22, 0x02	; 2
    21b4:	40 e4       	ldi	r20, 0x40	; 64
    21b6:	53 e0       	ldi	r21, 0x03	; 3
    21b8:	24 d8       	rcall	.-4024   	; 0x1202 <ioport_configure_port_pin>
    21ba:	0a c0       	rjmp	.+20     	; 0x21d0 <usart_init_spi+0x124>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTF0
		if ((uint16_t)usart == (uint16_t)&USARTF0) {
    21bc:	eb e0       	ldi	r30, 0x0B	; 11
    21be:	c0 3a       	cpi	r28, 0xA0	; 160
    21c0:	de 07       	cpc	r29, r30
    21c2:	31 f4       	brne	.+12     	; 0x21d0 <usart_init_spi+0x124>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    21c4:	80 ea       	ldi	r24, 0xA0	; 160
    21c6:	96 e0       	ldi	r25, 0x06	; 6
    21c8:	62 e0       	ldi	r22, 0x02	; 2
    21ca:	40 e4       	ldi	r20, 0x40	; 64
    21cc:	53 e0       	ldi	r21, 0x03	; 3
    21ce:	19 d8       	rcall	.-4046   	; 0x1202 <ioport_configure_port_pin>
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    21d0:	f8 01       	movw	r30, r16
    21d2:	40 81       	ld	r20, Z
    21d4:	51 81       	ldd	r21, Z+1	; 0x01
    21d6:	62 81       	ldd	r22, Z+2	; 0x02
    21d8:	73 81       	ldd	r23, Z+3	; 0x03
    21da:	ce 01       	movw	r24, r28
    21dc:	00 e0       	ldi	r16, 0x00	; 0
    21de:	12 e1       	ldi	r17, 0x12	; 18
    21e0:	2a e7       	ldi	r18, 0x7A	; 122
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	3c df       	rcall	.-392    	; 0x205e <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    21e6:	8c 81       	ldd	r24, Y+4	; 0x04
    21e8:	88 60       	ori	r24, 0x08	; 8
    21ea:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    21ec:	8c 81       	ldd	r24, Y+4	; 0x04
    21ee:	80 61       	ori	r24, 0x10	; 16
    21f0:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    21f2:	df 91       	pop	r29
    21f4:	cf 91       	pop	r28
    21f6:	1f 91       	pop	r17
    21f8:	0f 91       	pop	r16
    21fa:	08 95       	ret

000021fc <__subsf3>:
    21fc:	50 58       	subi	r21, 0x80	; 128

000021fe <__addsf3>:
    21fe:	bb 27       	eor	r27, r27
    2200:	aa 27       	eor	r26, r26
    2202:	0e d0       	rcall	.+28     	; 0x2220 <__addsf3x>
    2204:	e5 c0       	rjmp	.+458    	; 0x23d0 <__fp_round>
    2206:	d6 d0       	rcall	.+428    	; 0x23b4 <__fp_pscA>
    2208:	30 f0       	brcs	.+12     	; 0x2216 <__addsf3+0x18>
    220a:	db d0       	rcall	.+438    	; 0x23c2 <__fp_pscB>
    220c:	20 f0       	brcs	.+8      	; 0x2216 <__addsf3+0x18>
    220e:	31 f4       	brne	.+12     	; 0x221c <__addsf3+0x1e>
    2210:	9f 3f       	cpi	r25, 0xFF	; 255
    2212:	11 f4       	brne	.+4      	; 0x2218 <__addsf3+0x1a>
    2214:	1e f4       	brtc	.+6      	; 0x221c <__addsf3+0x1e>
    2216:	cb c0       	rjmp	.+406    	; 0x23ae <__fp_nan>
    2218:	0e f4       	brtc	.+2      	; 0x221c <__addsf3+0x1e>
    221a:	e0 95       	com	r30
    221c:	e7 fb       	bst	r30, 7
    221e:	c1 c0       	rjmp	.+386    	; 0x23a2 <__fp_inf>

00002220 <__addsf3x>:
    2220:	e9 2f       	mov	r30, r25
    2222:	e7 d0       	rcall	.+462    	; 0x23f2 <__fp_split3>
    2224:	80 f3       	brcs	.-32     	; 0x2206 <__addsf3+0x8>
    2226:	ba 17       	cp	r27, r26
    2228:	62 07       	cpc	r22, r18
    222a:	73 07       	cpc	r23, r19
    222c:	84 07       	cpc	r24, r20
    222e:	95 07       	cpc	r25, r21
    2230:	18 f0       	brcs	.+6      	; 0x2238 <__addsf3x+0x18>
    2232:	71 f4       	brne	.+28     	; 0x2250 <__addsf3x+0x30>
    2234:	9e f5       	brtc	.+102    	; 0x229c <__addsf3x+0x7c>
    2236:	ff c0       	rjmp	.+510    	; 0x2436 <__fp_zero>
    2238:	0e f4       	brtc	.+2      	; 0x223c <__addsf3x+0x1c>
    223a:	e0 95       	com	r30
    223c:	0b 2e       	mov	r0, r27
    223e:	ba 2f       	mov	r27, r26
    2240:	a0 2d       	mov	r26, r0
    2242:	0b 01       	movw	r0, r22
    2244:	b9 01       	movw	r22, r18
    2246:	90 01       	movw	r18, r0
    2248:	0c 01       	movw	r0, r24
    224a:	ca 01       	movw	r24, r20
    224c:	a0 01       	movw	r20, r0
    224e:	11 24       	eor	r1, r1
    2250:	ff 27       	eor	r31, r31
    2252:	59 1b       	sub	r21, r25
    2254:	99 f0       	breq	.+38     	; 0x227c <__addsf3x+0x5c>
    2256:	59 3f       	cpi	r21, 0xF9	; 249
    2258:	50 f4       	brcc	.+20     	; 0x226e <__addsf3x+0x4e>
    225a:	50 3e       	cpi	r21, 0xE0	; 224
    225c:	68 f1       	brcs	.+90     	; 0x22b8 <__addsf3x+0x98>
    225e:	1a 16       	cp	r1, r26
    2260:	f0 40       	sbci	r31, 0x00	; 0
    2262:	a2 2f       	mov	r26, r18
    2264:	23 2f       	mov	r18, r19
    2266:	34 2f       	mov	r19, r20
    2268:	44 27       	eor	r20, r20
    226a:	58 5f       	subi	r21, 0xF8	; 248
    226c:	f3 cf       	rjmp	.-26     	; 0x2254 <__addsf3x+0x34>
    226e:	46 95       	lsr	r20
    2270:	37 95       	ror	r19
    2272:	27 95       	ror	r18
    2274:	a7 95       	ror	r26
    2276:	f0 40       	sbci	r31, 0x00	; 0
    2278:	53 95       	inc	r21
    227a:	c9 f7       	brne	.-14     	; 0x226e <__addsf3x+0x4e>
    227c:	7e f4       	brtc	.+30     	; 0x229c <__addsf3x+0x7c>
    227e:	1f 16       	cp	r1, r31
    2280:	ba 0b       	sbc	r27, r26
    2282:	62 0b       	sbc	r22, r18
    2284:	73 0b       	sbc	r23, r19
    2286:	84 0b       	sbc	r24, r20
    2288:	ba f0       	brmi	.+46     	; 0x22b8 <__addsf3x+0x98>
    228a:	91 50       	subi	r25, 0x01	; 1
    228c:	a1 f0       	breq	.+40     	; 0x22b6 <__addsf3x+0x96>
    228e:	ff 0f       	add	r31, r31
    2290:	bb 1f       	adc	r27, r27
    2292:	66 1f       	adc	r22, r22
    2294:	77 1f       	adc	r23, r23
    2296:	88 1f       	adc	r24, r24
    2298:	c2 f7       	brpl	.-16     	; 0x228a <__addsf3x+0x6a>
    229a:	0e c0       	rjmp	.+28     	; 0x22b8 <__addsf3x+0x98>
    229c:	ba 0f       	add	r27, r26
    229e:	62 1f       	adc	r22, r18
    22a0:	73 1f       	adc	r23, r19
    22a2:	84 1f       	adc	r24, r20
    22a4:	48 f4       	brcc	.+18     	; 0x22b8 <__addsf3x+0x98>
    22a6:	87 95       	ror	r24
    22a8:	77 95       	ror	r23
    22aa:	67 95       	ror	r22
    22ac:	b7 95       	ror	r27
    22ae:	f7 95       	ror	r31
    22b0:	9e 3f       	cpi	r25, 0xFE	; 254
    22b2:	08 f0       	brcs	.+2      	; 0x22b6 <__addsf3x+0x96>
    22b4:	b3 cf       	rjmp	.-154    	; 0x221c <__addsf3+0x1e>
    22b6:	93 95       	inc	r25
    22b8:	88 0f       	add	r24, r24
    22ba:	08 f0       	brcs	.+2      	; 0x22be <__addsf3x+0x9e>
    22bc:	99 27       	eor	r25, r25
    22be:	ee 0f       	add	r30, r30
    22c0:	97 95       	ror	r25
    22c2:	87 95       	ror	r24
    22c4:	08 95       	ret

000022c6 <__fixsfsi>:
    22c6:	04 d0       	rcall	.+8      	; 0x22d0 <__fixunssfsi>
    22c8:	68 94       	set
    22ca:	b1 11       	cpse	r27, r1
    22cc:	b5 c0       	rjmp	.+362    	; 0x2438 <__fp_szero>
    22ce:	08 95       	ret

000022d0 <__fixunssfsi>:
    22d0:	98 d0       	rcall	.+304    	; 0x2402 <__fp_splitA>
    22d2:	88 f0       	brcs	.+34     	; 0x22f6 <__fixunssfsi+0x26>
    22d4:	9f 57       	subi	r25, 0x7F	; 127
    22d6:	90 f0       	brcs	.+36     	; 0x22fc <__fixunssfsi+0x2c>
    22d8:	b9 2f       	mov	r27, r25
    22da:	99 27       	eor	r25, r25
    22dc:	b7 51       	subi	r27, 0x17	; 23
    22de:	a0 f0       	brcs	.+40     	; 0x2308 <__fixunssfsi+0x38>
    22e0:	d1 f0       	breq	.+52     	; 0x2316 <__fixunssfsi+0x46>
    22e2:	66 0f       	add	r22, r22
    22e4:	77 1f       	adc	r23, r23
    22e6:	88 1f       	adc	r24, r24
    22e8:	99 1f       	adc	r25, r25
    22ea:	1a f0       	brmi	.+6      	; 0x22f2 <__fixunssfsi+0x22>
    22ec:	ba 95       	dec	r27
    22ee:	c9 f7       	brne	.-14     	; 0x22e2 <__fixunssfsi+0x12>
    22f0:	12 c0       	rjmp	.+36     	; 0x2316 <__fixunssfsi+0x46>
    22f2:	b1 30       	cpi	r27, 0x01	; 1
    22f4:	81 f0       	breq	.+32     	; 0x2316 <__fixunssfsi+0x46>
    22f6:	9f d0       	rcall	.+318    	; 0x2436 <__fp_zero>
    22f8:	b1 e0       	ldi	r27, 0x01	; 1
    22fa:	08 95       	ret
    22fc:	9c c0       	rjmp	.+312    	; 0x2436 <__fp_zero>
    22fe:	67 2f       	mov	r22, r23
    2300:	78 2f       	mov	r23, r24
    2302:	88 27       	eor	r24, r24
    2304:	b8 5f       	subi	r27, 0xF8	; 248
    2306:	39 f0       	breq	.+14     	; 0x2316 <__fixunssfsi+0x46>
    2308:	b9 3f       	cpi	r27, 0xF9	; 249
    230a:	cc f3       	brlt	.-14     	; 0x22fe <__fixunssfsi+0x2e>
    230c:	86 95       	lsr	r24
    230e:	77 95       	ror	r23
    2310:	67 95       	ror	r22
    2312:	b3 95       	inc	r27
    2314:	d9 f7       	brne	.-10     	; 0x230c <__fixunssfsi+0x3c>
    2316:	3e f4       	brtc	.+14     	; 0x2326 <__fixunssfsi+0x56>
    2318:	90 95       	com	r25
    231a:	80 95       	com	r24
    231c:	70 95       	com	r23
    231e:	61 95       	neg	r22
    2320:	7f 4f       	sbci	r23, 0xFF	; 255
    2322:	8f 4f       	sbci	r24, 0xFF	; 255
    2324:	9f 4f       	sbci	r25, 0xFF	; 255
    2326:	08 95       	ret

00002328 <__floatunsisf>:
    2328:	e8 94       	clt
    232a:	09 c0       	rjmp	.+18     	; 0x233e <__floatsisf+0x12>

0000232c <__floatsisf>:
    232c:	97 fb       	bst	r25, 7
    232e:	3e f4       	brtc	.+14     	; 0x233e <__floatsisf+0x12>
    2330:	90 95       	com	r25
    2332:	80 95       	com	r24
    2334:	70 95       	com	r23
    2336:	61 95       	neg	r22
    2338:	7f 4f       	sbci	r23, 0xFF	; 255
    233a:	8f 4f       	sbci	r24, 0xFF	; 255
    233c:	9f 4f       	sbci	r25, 0xFF	; 255
    233e:	99 23       	and	r25, r25
    2340:	a9 f0       	breq	.+42     	; 0x236c <__floatsisf+0x40>
    2342:	f9 2f       	mov	r31, r25
    2344:	96 e9       	ldi	r25, 0x96	; 150
    2346:	bb 27       	eor	r27, r27
    2348:	93 95       	inc	r25
    234a:	f6 95       	lsr	r31
    234c:	87 95       	ror	r24
    234e:	77 95       	ror	r23
    2350:	67 95       	ror	r22
    2352:	b7 95       	ror	r27
    2354:	f1 11       	cpse	r31, r1
    2356:	f8 cf       	rjmp	.-16     	; 0x2348 <__floatsisf+0x1c>
    2358:	fa f4       	brpl	.+62     	; 0x2398 <__floatsisf+0x6c>
    235a:	bb 0f       	add	r27, r27
    235c:	11 f4       	brne	.+4      	; 0x2362 <__floatsisf+0x36>
    235e:	60 ff       	sbrs	r22, 0
    2360:	1b c0       	rjmp	.+54     	; 0x2398 <__floatsisf+0x6c>
    2362:	6f 5f       	subi	r22, 0xFF	; 255
    2364:	7f 4f       	sbci	r23, 0xFF	; 255
    2366:	8f 4f       	sbci	r24, 0xFF	; 255
    2368:	9f 4f       	sbci	r25, 0xFF	; 255
    236a:	16 c0       	rjmp	.+44     	; 0x2398 <__floatsisf+0x6c>
    236c:	88 23       	and	r24, r24
    236e:	11 f0       	breq	.+4      	; 0x2374 <__floatsisf+0x48>
    2370:	96 e9       	ldi	r25, 0x96	; 150
    2372:	11 c0       	rjmp	.+34     	; 0x2396 <__floatsisf+0x6a>
    2374:	77 23       	and	r23, r23
    2376:	21 f0       	breq	.+8      	; 0x2380 <__floatsisf+0x54>
    2378:	9e e8       	ldi	r25, 0x8E	; 142
    237a:	87 2f       	mov	r24, r23
    237c:	76 2f       	mov	r23, r22
    237e:	05 c0       	rjmp	.+10     	; 0x238a <__floatsisf+0x5e>
    2380:	66 23       	and	r22, r22
    2382:	71 f0       	breq	.+28     	; 0x23a0 <__floatsisf+0x74>
    2384:	96 e8       	ldi	r25, 0x86	; 134
    2386:	86 2f       	mov	r24, r22
    2388:	70 e0       	ldi	r23, 0x00	; 0
    238a:	60 e0       	ldi	r22, 0x00	; 0
    238c:	2a f0       	brmi	.+10     	; 0x2398 <__floatsisf+0x6c>
    238e:	9a 95       	dec	r25
    2390:	66 0f       	add	r22, r22
    2392:	77 1f       	adc	r23, r23
    2394:	88 1f       	adc	r24, r24
    2396:	da f7       	brpl	.-10     	; 0x238e <__floatsisf+0x62>
    2398:	88 0f       	add	r24, r24
    239a:	96 95       	lsr	r25
    239c:	87 95       	ror	r24
    239e:	97 f9       	bld	r25, 7
    23a0:	08 95       	ret

000023a2 <__fp_inf>:
    23a2:	97 f9       	bld	r25, 7
    23a4:	9f 67       	ori	r25, 0x7F	; 127
    23a6:	80 e8       	ldi	r24, 0x80	; 128
    23a8:	70 e0       	ldi	r23, 0x00	; 0
    23aa:	60 e0       	ldi	r22, 0x00	; 0
    23ac:	08 95       	ret

000023ae <__fp_nan>:
    23ae:	9f ef       	ldi	r25, 0xFF	; 255
    23b0:	80 ec       	ldi	r24, 0xC0	; 192
    23b2:	08 95       	ret

000023b4 <__fp_pscA>:
    23b4:	00 24       	eor	r0, r0
    23b6:	0a 94       	dec	r0
    23b8:	16 16       	cp	r1, r22
    23ba:	17 06       	cpc	r1, r23
    23bc:	18 06       	cpc	r1, r24
    23be:	09 06       	cpc	r0, r25
    23c0:	08 95       	ret

000023c2 <__fp_pscB>:
    23c2:	00 24       	eor	r0, r0
    23c4:	0a 94       	dec	r0
    23c6:	12 16       	cp	r1, r18
    23c8:	13 06       	cpc	r1, r19
    23ca:	14 06       	cpc	r1, r20
    23cc:	05 06       	cpc	r0, r21
    23ce:	08 95       	ret

000023d0 <__fp_round>:
    23d0:	09 2e       	mov	r0, r25
    23d2:	03 94       	inc	r0
    23d4:	00 0c       	add	r0, r0
    23d6:	11 f4       	brne	.+4      	; 0x23dc <__fp_round+0xc>
    23d8:	88 23       	and	r24, r24
    23da:	52 f0       	brmi	.+20     	; 0x23f0 <__fp_round+0x20>
    23dc:	bb 0f       	add	r27, r27
    23de:	40 f4       	brcc	.+16     	; 0x23f0 <__fp_round+0x20>
    23e0:	bf 2b       	or	r27, r31
    23e2:	11 f4       	brne	.+4      	; 0x23e8 <__fp_round+0x18>
    23e4:	60 ff       	sbrs	r22, 0
    23e6:	04 c0       	rjmp	.+8      	; 0x23f0 <__fp_round+0x20>
    23e8:	6f 5f       	subi	r22, 0xFF	; 255
    23ea:	7f 4f       	sbci	r23, 0xFF	; 255
    23ec:	8f 4f       	sbci	r24, 0xFF	; 255
    23ee:	9f 4f       	sbci	r25, 0xFF	; 255
    23f0:	08 95       	ret

000023f2 <__fp_split3>:
    23f2:	57 fd       	sbrc	r21, 7
    23f4:	90 58       	subi	r25, 0x80	; 128
    23f6:	44 0f       	add	r20, r20
    23f8:	55 1f       	adc	r21, r21
    23fa:	59 f0       	breq	.+22     	; 0x2412 <__fp_splitA+0x10>
    23fc:	5f 3f       	cpi	r21, 0xFF	; 255
    23fe:	71 f0       	breq	.+28     	; 0x241c <__fp_splitA+0x1a>
    2400:	47 95       	ror	r20

00002402 <__fp_splitA>:
    2402:	88 0f       	add	r24, r24
    2404:	97 fb       	bst	r25, 7
    2406:	99 1f       	adc	r25, r25
    2408:	61 f0       	breq	.+24     	; 0x2422 <__fp_splitA+0x20>
    240a:	9f 3f       	cpi	r25, 0xFF	; 255
    240c:	79 f0       	breq	.+30     	; 0x242c <__fp_splitA+0x2a>
    240e:	87 95       	ror	r24
    2410:	08 95       	ret
    2412:	12 16       	cp	r1, r18
    2414:	13 06       	cpc	r1, r19
    2416:	14 06       	cpc	r1, r20
    2418:	55 1f       	adc	r21, r21
    241a:	f2 cf       	rjmp	.-28     	; 0x2400 <__fp_split3+0xe>
    241c:	46 95       	lsr	r20
    241e:	f1 df       	rcall	.-30     	; 0x2402 <__fp_splitA>
    2420:	08 c0       	rjmp	.+16     	; 0x2432 <__fp_splitA+0x30>
    2422:	16 16       	cp	r1, r22
    2424:	17 06       	cpc	r1, r23
    2426:	18 06       	cpc	r1, r24
    2428:	99 1f       	adc	r25, r25
    242a:	f1 cf       	rjmp	.-30     	; 0x240e <__fp_splitA+0xc>
    242c:	86 95       	lsr	r24
    242e:	71 05       	cpc	r23, r1
    2430:	61 05       	cpc	r22, r1
    2432:	08 94       	sec
    2434:	08 95       	ret

00002436 <__fp_zero>:
    2436:	e8 94       	clt

00002438 <__fp_szero>:
    2438:	bb 27       	eor	r27, r27
    243a:	66 27       	eor	r22, r22
    243c:	77 27       	eor	r23, r23
    243e:	cb 01       	movw	r24, r22
    2440:	97 f9       	bld	r25, 7
    2442:	08 95       	ret

00002444 <__mulsf3>:
    2444:	0b d0       	rcall	.+22     	; 0x245c <__mulsf3x>
    2446:	c4 cf       	rjmp	.-120    	; 0x23d0 <__fp_round>
    2448:	b5 df       	rcall	.-150    	; 0x23b4 <__fp_pscA>
    244a:	28 f0       	brcs	.+10     	; 0x2456 <__mulsf3+0x12>
    244c:	ba df       	rcall	.-140    	; 0x23c2 <__fp_pscB>
    244e:	18 f0       	brcs	.+6      	; 0x2456 <__mulsf3+0x12>
    2450:	95 23       	and	r25, r21
    2452:	09 f0       	breq	.+2      	; 0x2456 <__mulsf3+0x12>
    2454:	a6 cf       	rjmp	.-180    	; 0x23a2 <__fp_inf>
    2456:	ab cf       	rjmp	.-170    	; 0x23ae <__fp_nan>
    2458:	11 24       	eor	r1, r1
    245a:	ee cf       	rjmp	.-36     	; 0x2438 <__fp_szero>

0000245c <__mulsf3x>:
    245c:	ca df       	rcall	.-108    	; 0x23f2 <__fp_split3>
    245e:	a0 f3       	brcs	.-24     	; 0x2448 <__mulsf3+0x4>

00002460 <__mulsf3_pse>:
    2460:	95 9f       	mul	r25, r21
    2462:	d1 f3       	breq	.-12     	; 0x2458 <__mulsf3+0x14>
    2464:	95 0f       	add	r25, r21
    2466:	50 e0       	ldi	r21, 0x00	; 0
    2468:	55 1f       	adc	r21, r21
    246a:	62 9f       	mul	r22, r18
    246c:	f0 01       	movw	r30, r0
    246e:	72 9f       	mul	r23, r18
    2470:	bb 27       	eor	r27, r27
    2472:	f0 0d       	add	r31, r0
    2474:	b1 1d       	adc	r27, r1
    2476:	63 9f       	mul	r22, r19
    2478:	aa 27       	eor	r26, r26
    247a:	f0 0d       	add	r31, r0
    247c:	b1 1d       	adc	r27, r1
    247e:	aa 1f       	adc	r26, r26
    2480:	64 9f       	mul	r22, r20
    2482:	66 27       	eor	r22, r22
    2484:	b0 0d       	add	r27, r0
    2486:	a1 1d       	adc	r26, r1
    2488:	66 1f       	adc	r22, r22
    248a:	82 9f       	mul	r24, r18
    248c:	22 27       	eor	r18, r18
    248e:	b0 0d       	add	r27, r0
    2490:	a1 1d       	adc	r26, r1
    2492:	62 1f       	adc	r22, r18
    2494:	73 9f       	mul	r23, r19
    2496:	b0 0d       	add	r27, r0
    2498:	a1 1d       	adc	r26, r1
    249a:	62 1f       	adc	r22, r18
    249c:	83 9f       	mul	r24, r19
    249e:	a0 0d       	add	r26, r0
    24a0:	61 1d       	adc	r22, r1
    24a2:	22 1f       	adc	r18, r18
    24a4:	74 9f       	mul	r23, r20
    24a6:	33 27       	eor	r19, r19
    24a8:	a0 0d       	add	r26, r0
    24aa:	61 1d       	adc	r22, r1
    24ac:	23 1f       	adc	r18, r19
    24ae:	84 9f       	mul	r24, r20
    24b0:	60 0d       	add	r22, r0
    24b2:	21 1d       	adc	r18, r1
    24b4:	82 2f       	mov	r24, r18
    24b6:	76 2f       	mov	r23, r22
    24b8:	6a 2f       	mov	r22, r26
    24ba:	11 24       	eor	r1, r1
    24bc:	9f 57       	subi	r25, 0x7F	; 127
    24be:	50 40       	sbci	r21, 0x00	; 0
    24c0:	8a f0       	brmi	.+34     	; 0x24e4 <__mulsf3_pse+0x84>
    24c2:	e1 f0       	breq	.+56     	; 0x24fc <__mulsf3_pse+0x9c>
    24c4:	88 23       	and	r24, r24
    24c6:	4a f0       	brmi	.+18     	; 0x24da <__mulsf3_pse+0x7a>
    24c8:	ee 0f       	add	r30, r30
    24ca:	ff 1f       	adc	r31, r31
    24cc:	bb 1f       	adc	r27, r27
    24ce:	66 1f       	adc	r22, r22
    24d0:	77 1f       	adc	r23, r23
    24d2:	88 1f       	adc	r24, r24
    24d4:	91 50       	subi	r25, 0x01	; 1
    24d6:	50 40       	sbci	r21, 0x00	; 0
    24d8:	a9 f7       	brne	.-22     	; 0x24c4 <__mulsf3_pse+0x64>
    24da:	9e 3f       	cpi	r25, 0xFE	; 254
    24dc:	51 05       	cpc	r21, r1
    24de:	70 f0       	brcs	.+28     	; 0x24fc <__mulsf3_pse+0x9c>
    24e0:	60 cf       	rjmp	.-320    	; 0x23a2 <__fp_inf>
    24e2:	aa cf       	rjmp	.-172    	; 0x2438 <__fp_szero>
    24e4:	5f 3f       	cpi	r21, 0xFF	; 255
    24e6:	ec f3       	brlt	.-6      	; 0x24e2 <__mulsf3_pse+0x82>
    24e8:	98 3e       	cpi	r25, 0xE8	; 232
    24ea:	dc f3       	brlt	.-10     	; 0x24e2 <__mulsf3_pse+0x82>
    24ec:	86 95       	lsr	r24
    24ee:	77 95       	ror	r23
    24f0:	67 95       	ror	r22
    24f2:	b7 95       	ror	r27
    24f4:	f7 95       	ror	r31
    24f6:	e7 95       	ror	r30
    24f8:	9f 5f       	subi	r25, 0xFF	; 255
    24fa:	c1 f7       	brne	.-16     	; 0x24ec <__mulsf3_pse+0x8c>
    24fc:	fe 2b       	or	r31, r30
    24fe:	88 0f       	add	r24, r24
    2500:	91 1d       	adc	r25, r1
    2502:	96 95       	lsr	r25
    2504:	87 95       	ror	r24
    2506:	97 f9       	bld	r25, 7
    2508:	08 95       	ret

0000250a <__divmodhi4>:
    250a:	97 fb       	bst	r25, 7
    250c:	09 2e       	mov	r0, r25
    250e:	07 26       	eor	r0, r23
    2510:	0a d0       	rcall	.+20     	; 0x2526 <__divmodhi4_neg1>
    2512:	77 fd       	sbrc	r23, 7
    2514:	04 d0       	rcall	.+8      	; 0x251e <__divmodhi4_neg2>
    2516:	49 d0       	rcall	.+146    	; 0x25aa <__udivmodhi4>
    2518:	06 d0       	rcall	.+12     	; 0x2526 <__divmodhi4_neg1>
    251a:	00 20       	and	r0, r0
    251c:	1a f4       	brpl	.+6      	; 0x2524 <__divmodhi4_exit>

0000251e <__divmodhi4_neg2>:
    251e:	70 95       	com	r23
    2520:	61 95       	neg	r22
    2522:	7f 4f       	sbci	r23, 0xFF	; 255

00002524 <__divmodhi4_exit>:
    2524:	08 95       	ret

00002526 <__divmodhi4_neg1>:
    2526:	f6 f7       	brtc	.-4      	; 0x2524 <__divmodhi4_exit>
    2528:	90 95       	com	r25
    252a:	81 95       	neg	r24
    252c:	9f 4f       	sbci	r25, 0xFF	; 255
    252e:	08 95       	ret

00002530 <__udivmodsi4>:
    2530:	a1 e2       	ldi	r26, 0x21	; 33
    2532:	1a 2e       	mov	r1, r26
    2534:	aa 1b       	sub	r26, r26
    2536:	bb 1b       	sub	r27, r27
    2538:	fd 01       	movw	r30, r26
    253a:	0d c0       	rjmp	.+26     	; 0x2556 <__udivmodsi4_ep>

0000253c <__udivmodsi4_loop>:
    253c:	aa 1f       	adc	r26, r26
    253e:	bb 1f       	adc	r27, r27
    2540:	ee 1f       	adc	r30, r30
    2542:	ff 1f       	adc	r31, r31
    2544:	a2 17       	cp	r26, r18
    2546:	b3 07       	cpc	r27, r19
    2548:	e4 07       	cpc	r30, r20
    254a:	f5 07       	cpc	r31, r21
    254c:	20 f0       	brcs	.+8      	; 0x2556 <__udivmodsi4_ep>
    254e:	a2 1b       	sub	r26, r18
    2550:	b3 0b       	sbc	r27, r19
    2552:	e4 0b       	sbc	r30, r20
    2554:	f5 0b       	sbc	r31, r21

00002556 <__udivmodsi4_ep>:
    2556:	66 1f       	adc	r22, r22
    2558:	77 1f       	adc	r23, r23
    255a:	88 1f       	adc	r24, r24
    255c:	99 1f       	adc	r25, r25
    255e:	1a 94       	dec	r1
    2560:	69 f7       	brne	.-38     	; 0x253c <__udivmodsi4_loop>
    2562:	60 95       	com	r22
    2564:	70 95       	com	r23
    2566:	80 95       	com	r24
    2568:	90 95       	com	r25
    256a:	9b 01       	movw	r18, r22
    256c:	ac 01       	movw	r20, r24
    256e:	bd 01       	movw	r22, r26
    2570:	cf 01       	movw	r24, r30
    2572:	08 95       	ret

00002574 <__divmodsi4>:
    2574:	97 fb       	bst	r25, 7
    2576:	09 2e       	mov	r0, r25
    2578:	05 26       	eor	r0, r21
    257a:	0e d0       	rcall	.+28     	; 0x2598 <__divmodsi4_neg1>
    257c:	57 fd       	sbrc	r21, 7
    257e:	04 d0       	rcall	.+8      	; 0x2588 <__divmodsi4_neg2>
    2580:	d7 df       	rcall	.-82     	; 0x2530 <__udivmodsi4>
    2582:	0a d0       	rcall	.+20     	; 0x2598 <__divmodsi4_neg1>
    2584:	00 1c       	adc	r0, r0
    2586:	38 f4       	brcc	.+14     	; 0x2596 <__divmodsi4_exit>

00002588 <__divmodsi4_neg2>:
    2588:	50 95       	com	r21
    258a:	40 95       	com	r20
    258c:	30 95       	com	r19
    258e:	21 95       	neg	r18
    2590:	3f 4f       	sbci	r19, 0xFF	; 255
    2592:	4f 4f       	sbci	r20, 0xFF	; 255
    2594:	5f 4f       	sbci	r21, 0xFF	; 255

00002596 <__divmodsi4_exit>:
    2596:	08 95       	ret

00002598 <__divmodsi4_neg1>:
    2598:	f6 f7       	brtc	.-4      	; 0x2596 <__divmodsi4_exit>
    259a:	90 95       	com	r25
    259c:	80 95       	com	r24
    259e:	70 95       	com	r23
    25a0:	61 95       	neg	r22
    25a2:	7f 4f       	sbci	r23, 0xFF	; 255
    25a4:	8f 4f       	sbci	r24, 0xFF	; 255
    25a6:	9f 4f       	sbci	r25, 0xFF	; 255
    25a8:	08 95       	ret

000025aa <__udivmodhi4>:
    25aa:	aa 1b       	sub	r26, r26
    25ac:	bb 1b       	sub	r27, r27
    25ae:	51 e1       	ldi	r21, 0x11	; 17
    25b0:	07 c0       	rjmp	.+14     	; 0x25c0 <__udivmodhi4_ep>

000025b2 <__udivmodhi4_loop>:
    25b2:	aa 1f       	adc	r26, r26
    25b4:	bb 1f       	adc	r27, r27
    25b6:	a6 17       	cp	r26, r22
    25b8:	b7 07       	cpc	r27, r23
    25ba:	10 f0       	brcs	.+4      	; 0x25c0 <__udivmodhi4_ep>
    25bc:	a6 1b       	sub	r26, r22
    25be:	b7 0b       	sbc	r27, r23

000025c0 <__udivmodhi4_ep>:
    25c0:	88 1f       	adc	r24, r24
    25c2:	99 1f       	adc	r25, r25
    25c4:	5a 95       	dec	r21
    25c6:	a9 f7       	brne	.-22     	; 0x25b2 <__udivmodhi4_loop>
    25c8:	80 95       	com	r24
    25ca:	90 95       	com	r25
    25cc:	bc 01       	movw	r22, r24
    25ce:	cd 01       	movw	r24, r26
    25d0:	08 95       	ret

000025d2 <_exit>:
    25d2:	f8 94       	cli

000025d4 <__stop_program>:
    25d4:	ff cf       	rjmp	.-2      	; 0x25d4 <__stop_program>
