Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 16:04:46 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              64 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|                           Clock Signal                          | Enable Signal |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk |               | design_1_i/clk_wiz_0/inst/reset_high       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             |               | design_1_i/PWM_12b_0/inst/count[0]_i_2_n_0 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                             |               | design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0 |                3 |             24 |
+-----------------------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+


