{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527685234328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527685234334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 14:00:34 2018 " "Processing started: Wed May 30 14:00:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527685234334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685234334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase_3_1 -c Fase_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase_3_1 -c Fase_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685234334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527685235048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527685235048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcdcase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcdcase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCDCase-Behavioral " "Found design unit 1: Bin2BCDCase-Behavioral" {  } { { "Bin2BCDCase.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Bin2BCDCase.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCDCase " "Found entity 1: Bin2BCDCase" {  } { { "Bin2BCDCase.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Bin2BCDCase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8x8-Behavioral " "Found design unit 1: ram_8x8-Behavioral" {  } { { "ram_8x8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/ram_8x8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8x8 " "Found entity 1: ram_8x8" {  } { { "ram_8x8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/ram_8x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase_3_1-Behavioral " "Found design unit 1: Fase_3_1-Behavioral" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase_3_1 " "Found entity 1: Fase_3_1" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregister_pin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testregister_pin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestRegister_Pin-Shell " "Found design unit 1: TestRegister_Pin-Shell" {  } { { "TestRegister_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/TestRegister_Pin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249304 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestRegister_Pin " "Found entity 1: TestRegister_Pin" {  } { { "TestRegister_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/TestRegister_Pin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-Behavioral " "Found design unit 1: SeqDetector-Behavioral" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249310 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterPin-Behavioral " "Found design unit 1: RegisterPin-Behavioral" {  } { { "RegisterPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/RegisterPin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249316 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterPin " "Found entity 1: RegisterPin" {  } { { "RegisterPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/RegisterPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-Behavioral " "Found design unit 1: Reg8-Behavioral" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Reg8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249328 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckPin-Behavioral " "Found design unit 1: CheckPin-Behavioral" {  } { { "CheckPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/CheckPin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249334 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckPin " "Found entity 1: CheckPin" {  } { { "CheckPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/CheckPin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmControlUnit-Behavioral " "Found design unit 1: AlarmControlUnit-Behavioral" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249340 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmControlUnit " "Found entity 1: AlarmControlUnit" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramcontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RamControler-Behavioral " "Found design unit 1: RamControler-Behavioral" {  } { { "RamControler.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/RamControler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249347 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamControler " "Found entity 1: RamControler" {  } { { "RamControler.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/RamControler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527685249347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase_3_1 " "Elaborating entity \"Fase_3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527685249411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_entering_pin Fase_3_1.vhd(16) " "Verilog HDL or VHDL warning at Fase_3_1.vhd(16): object \"s_entering_pin\" assigned a value but never read" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527685249421 "|Fase_3_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[13..0\] Fase_3_1.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[13..0\]\" at Fase_3_1.vhd(9)" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249433 "|Fase_3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clock1Hz A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:clock1Hz\"" {  } { { "Fase_3_1.vhd" "clock1Hz" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:debouncer0 A:fancy " "Elaborating entity \"debouncer\" using architecture \"A:fancy\" for hierarchy \"debouncer:debouncer0\"" {  } { { "Fase_3_1.vhd" "debouncer0" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AlarmControlUnit AlarmControlUnit:alarmControl A:behavioral " "Elaborating entity \"AlarmControlUnit\" using architecture \"A:behavioral\" for hierarchy \"AlarmControlUnit:alarmControl\"" {  } { { "Fase_3_1.vhd" "alarmControl" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arm AlarmControlUnit.vhd(45) " "VHDL Process Statement warning at AlarmControlUnit.vhd(45): signal \"arm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249590 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pin_set AlarmControlUnit.vhd(47) " "VHDL Process Statement warning at AlarmControlUnit.vhd(47): signal \"pin_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249590 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_enter AlarmControlUnit.vhd(49) " "VHDL Process Statement warning at AlarmControlUnit.vhd(49): signal \"ram_enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249591 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(61) " "VHDL Process Statement warning at AlarmControlUnit.vhd(61): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249591 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode AlarmControlUnit.vhd(62) " "VHDL Process Statement warning at AlarmControlUnit.vhd(62): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249591 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(67) " "VHDL Process Statement warning at AlarmControlUnit.vhd(67): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249591 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(79) " "VHDL Process Statement warning at AlarmControlUnit.vhd(79): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249592 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger AlarmControlUnit.vhd(81) " "VHDL Process Statement warning at AlarmControlUnit.vhd(81): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249592 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(94) " "VHDL Process Statement warning at AlarmControlUnit.vhd(94): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249592 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_trigger AlarmControlUnit.vhd(96) " "VHDL Process Statement warning at AlarmControlUnit.vhd(96): signal \"int_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249592 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(108) " "VHDL Process Statement warning at AlarmControlUnit.vhd(108): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrong_pin AlarmControlUnit.vhd(108) " "VHDL Process Statement warning at AlarmControlUnit.vhd(108): signal \"wrong_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(108) " "VHDL Process Statement warning at AlarmControlUnit.vhd(108): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(110) " "VHDL Process Statement warning at AlarmControlUnit.vhd(110): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(134) " "VHDL Process Statement warning at AlarmControlUnit.vhd(134): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(134) " "VHDL Process Statement warning at AlarmControlUnit.vhd(134): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_set AlarmControlUnit.vhd(147) " "VHDL Process Statement warning at AlarmControlUnit.vhd(147): signal \"done_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "back AlarmControlUnit.vhd(150) " "VHDL Process Statement warning at AlarmControlUnit.vhd(150): signal \"back\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249593 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "back AlarmControlUnit.vhd(164) " "VHDL Process Statement warning at AlarmControlUnit.vhd(164): signal \"back\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/AlarmControlUnit.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249594 "|Fase_3_1|AlarmControlUnit:alarmControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CheckPin CheckPin:checkPin A:behavioral " "Elaborating entity \"CheckPin\" using architecture \"A:behavioral\" for hierarchy \"CheckPin:checkPin\"" {  } { { "Fase_3_1.vhd" "checkPin" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk CheckPin.vhd(39) " "VHDL Process Statement warning at CheckPin.vhd(39): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CheckPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/CheckPin.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249621 "|Fase_3_1|CheckPin:checkPin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqDetector CheckPin:checkPin\|SeqDetector:seqdetector A:behavioral " "Elaborating entity \"SeqDetector\" using architecture \"A:behavioral\" for hierarchy \"CheckPin:checkPin\|SeqDetector:seqdetector\"" {  } { { "CheckPin.vhd" "seqdetector" { Text "C:/LSD/Projeto_Final/Fase_3_1/CheckPin.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249630 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(36) " "VHDL Process Statement warning at SeqDetector.vhd(36): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249630 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pressed SeqDetector.vhd(23) " "VHDL Process Statement warning at SeqDetector.vhd(23): inferring latch(es) for signal or variable \"s_pressed\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527685249631 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_btn_pressed SeqDetector.vhd(23) " "VHDL Process Statement warning at SeqDetector.vhd(23): inferring latch(es) for signal or variable \"s_btn_pressed\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527685249631 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start SeqDetector.vhd(55) " "VHDL Process Statement warning at SeqDetector.vhd(55): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(62) " "VHDL Process Statement warning at SeqDetector.vhd(62): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(66) " "VHDL Process Statement warning at SeqDetector.vhd(66): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(73) " "VHDL Process Statement warning at SeqDetector.vhd(73): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(77) " "VHDL Process Statement warning at SeqDetector.vhd(77): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(84) " "VHDL Process Statement warning at SeqDetector.vhd(84): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(89) " "VHDL Process Statement warning at SeqDetector.vhd(89): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(95) " "VHDL Process Statement warning at SeqDetector.vhd(95): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(100) " "VHDL Process Statement warning at SeqDetector.vhd(100): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pin SeqDetector.vhd(47) " "VHDL Process Statement warning at SeqDetector.vhd(47): inferring latch(es) for signal or variable \"s_pin\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527685249632 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[0\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[0\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249633 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[1\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[1\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249633 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[2\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[2\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249633 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[3\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[3\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249633 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[4\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[4\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249633 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[5\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[5\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[6\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[6\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[7\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[7\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_btn_pressed\[0\] SeqDetector.vhd(23) " "Inferred latch for \"s_btn_pressed\[0\]\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_btn_pressed\[1\] SeqDetector.vhd(23) " "Inferred latch for \"s_btn_pressed\[1\]\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pressed SeqDetector.vhd(23) " "Inferred latch for \"s_pressed\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685249634 "|Fase_3_1|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterPin RegisterPin:regPin A:behavioral " "Elaborating entity \"RegisterPin\" using architecture \"A:behavioral\" for hierarchy \"RegisterPin:regPin\"" {  } { { "Fase_3_1.vhd" "regPin" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg8 RegisterPin:regPin\|Reg8:reg8 A:behavioral " "Elaborating entity \"Reg8\" using architecture \"A:behavioral\" for hierarchy \"RegisterPin:regPin\|Reg8:reg8\"" {  } { { "RegisterPin.vhd" "reg8" { Text "C:/LSD/Projeto_Final/Fase_3_1/RegisterPin.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:timer A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:timer\"" {  } { { "Fase_3_1.vhd" "timer" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCDCase Bin2BCDCase:bin2bcd A:behavioral " "Elaborating entity \"Bin2BCDCase\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCDCase:bin2bcd\"" {  } { { "Fase_3_1.vhd" "bin2bcd" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:decHex7 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:decHex7\"" {  } { { "Fase_3_1.vhd" "decHex7" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RamControler RamControler:ram A:behavioral " "Elaborating entity \"RamControler\" using architecture \"A:behavioral\" for hierarchy \"RamControler:ram\"" {  } { { "Fase_3_1.vhd" "ram" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_8x8 RamControler:ram\|ram_8x8:ram A:behavioral " "Elaborating entity \"ram_8x8\" using architecture \"A:behavioral\" for hierarchy \"RamControler:ram\|ram_8x8:ram\"" {  } { { "RamControler.vhd" "ram" { Text "C:/LSD/Projeto_Final/Fase_3_1/RamControler.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685249850 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RamControler:ram\|ram_8x8:ram\|s_memory " "RAM logic \"RamControler:ram\|ram_8x8:ram\|s_memory\" is uninferred due to inappropriate RAM size" {  } { { "ram_8x8.vhd" "s_memory" { Text "C:/LSD/Projeto_Final/Fase_3_1/ram_8x8.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527685250588 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527685250588 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_3_1\|debouncer:debouncer3\|state " "State machine \"\|Fase_3_1\|debouncer:debouncer3\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527685250841 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_3_1\|debouncer:debouncer2\|state " "State machine \"\|Fase_3_1\|debouncer:debouncer2\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527685250841 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_3_1\|debouncer:debouncer1\|state " "State machine \"\|Fase_3_1\|debouncer:debouncer1\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527685250842 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_3_1\|debouncer:debouncer0\|state " "State machine \"\|Fase_3_1\|debouncer:debouncer0\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527685250842 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CheckPin:checkPin\|SeqDetector:seqdetector\|s_pressed RegisterPin:regPin\|SeqDetector:seq_detec\|s_pressed " "Duplicate LATCH primitive \"CheckPin:checkPin\|SeqDetector:seqdetector\|s_pressed\" merged with LATCH primitive \"RegisterPin:regPin\|SeqDetector:seq_detec\|s_pressed\"" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/SeqDetector.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1527685251400 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1527685251400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527685251809 "|Fase_3_1|LEDR[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527685251809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527685251933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527685252973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527685253504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527685253504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527685253781 "|Fase_3_1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527685253781 "|Fase_3_1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527685253781 "|Fase_3_1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527685253781 "|Fase_3_1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Fase_3_1.vhd" "" { Text "C:/LSD/Projeto_Final/Fase_3_1/Fase_3_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527685253781 "|Fase_3_1|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527685253781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "758 " "Implemented 758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527685253783 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527685253783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Implemented 697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527685253783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527685253783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527685253807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 14:00:53 2018 " "Processing ended: Wed May 30 14:00:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527685253807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527685253807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527685253807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527685253807 ""}
