{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730769949057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730769949057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 20:25:48 2024 " "Processing started: Mon Nov  4 20:25:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730769949057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769949057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debug -c debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off debug -c debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769949057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730769949405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730769949405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957829 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957831 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioural " "Found design unit 1: hex-behavioural" {  } { { "hex.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957832 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32-behavioural " "Found design unit 1: ALU_32-behavioural" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32 " "Found entity 1: ALU_32" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-Behavioral " "Found design unit 1: Instruction_Memory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/InstructionMemory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957836 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730769957836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debug " "Elaborating entity \"debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730769957869 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR debug.vhd(15) " "VHDL Signal Declaration warning at debug.vhd(15): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730769957871 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone6 debug.vhd(73) " "Verilog HDL or VHDL warning at debug.vhd(73): object \"plusone6\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730769957871 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone7 debug.vhd(74) " "Verilog HDL or VHDL warning at debug.vhd(74): object \"plusone7\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730769957871 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow debug.vhd(86) " "Verilog HDL or VHDL warning at debug.vhd(86): object \"overflow\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730769957871 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isZero debug.vhd(87) " "Verilog HDL or VHDL warning at debug.vhd(87): object \"isZero\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730769957871 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(300) " "VHDL Process Statement warning at debug.vhd(300): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(309) " "VHDL Process Statement warning at debug.vhd(309): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(318) " "VHDL Process Statement warning at debug.vhd(318): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(327) " "VHDL Process Statement warning at debug.vhd(327): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(328) " "VHDL Process Statement warning at debug.vhd(328): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(329) " "VHDL Process Statement warning at debug.vhd(329): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(330) " "VHDL Process Statement warning at debug.vhd(330): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(331) " "VHDL Process Statement warning at debug.vhd(331): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957875 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(332) " "VHDL Process Statement warning at debug.vhd(332): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(333) " "VHDL Process Statement warning at debug.vhd(333): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(334) " "VHDL Process Statement warning at debug.vhd(334): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers debug.vhd(335) " "VHDL Process Statement warning at debug.vhd(335): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(336) " "VHDL Process Statement warning at debug.vhd(336): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(337) " "VHDL Process Statement warning at debug.vhd(337): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(338) " "VHDL Process Statement warning at debug.vhd(338): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(339) " "VHDL Process Statement warning at debug.vhd(339): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(340) " "VHDL Process Statement warning at debug.vhd(340): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(341) " "VHDL Process Statement warning at debug.vhd(341): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(342) " "VHDL Process Statement warning at debug.vhd(342): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(343) " "VHDL Process Statement warning at debug.vhd(343): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction debug.vhd(344) " "VHDL Process Statement warning at debug.vhd(344): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(345) " "VHDL Process Statement warning at debug.vhd(345): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(346) " "VHDL Process Statement warning at debug.vhd(346): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(347) " "VHDL Process Statement warning at debug.vhd(347): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(348) " "VHDL Process Statement warning at debug.vhd(348): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(349) " "VHDL Process Statement warning at debug.vhd(349): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(350) " "VHDL Process Statement warning at debug.vhd(350): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(351) " "VHDL Process Statement warning at debug.vhd(351): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(352) " "VHDL Process Statement warning at debug.vhd(352): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957876 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memread debug.vhd(353) " "VHDL Process Statement warning at debug.vhd(353): signal \"memread\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(354) " "VHDL Process Statement warning at debug.vhd(354): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(355) " "VHDL Process Statement warning at debug.vhd(355): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(356) " "VHDL Process Statement warning at debug.vhd(356): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(357) " "VHDL Process Statement warning at debug.vhd(357): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(358) " "VHDL Process Statement warning at debug.vhd(358): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(359) " "VHDL Process Statement warning at debug.vhd(359): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(360) " "VHDL Process Statement warning at debug.vhd(360): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(361) " "VHDL Process Statement warning at debug.vhd(361): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "const debug.vhd(362) " "VHDL Process Statement warning at debug.vhd(362): signal \"const\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(363) " "VHDL Process Statement warning at debug.vhd(363): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(364) " "VHDL Process Statement warning at debug.vhd(364): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(365) " "VHDL Process Statement warning at debug.vhd(365): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(366) " "VHDL Process Statement warning at debug.vhd(366): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957877 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immed debug.vhd(367) " "VHDL Process Statement warning at debug.vhd(367): signal \"immed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 debug.vhd(368) " "VHDL Process Statement warning at debug.vhd(368): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(369) " "VHDL Process Statement warning at debug.vhd(369): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(370) " "VHDL Process Statement warning at debug.vhd(370): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(371) " "VHDL Process Statement warning at debug.vhd(371): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(372) " "VHDL Process Statement warning at debug.vhd(372): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(373) " "VHDL Process Statement warning at debug.vhd(373): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(374) " "VHDL Process Statement warning at debug.vhd(374): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(375) " "VHDL Process Statement warning at debug.vhd(375): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icount debug.vhd(376) " "VHDL Process Statement warning at debug.vhd(376): signal \"icount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957878 "|debug"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "plusone4 debug.vhd(289) " "VHDL Process Statement warning at debug.vhd(289): inferring latch(es) for signal or variable \"plusone4\", which holds its previous value in one or more paths through the process" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730769957879 "|debug"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "plusone5 debug.vhd(289) " "VHDL Process Statement warning at debug.vhd(289): inferring latch(es) for signal or variable \"plusone5\", which holds its previous value in one or more paths through the process" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730769957879 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[0\] debug.vhd(289) " "Inferred latch for \"plusone5\[0\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957903 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[1\] debug.vhd(289) " "Inferred latch for \"plusone5\[1\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[2\] debug.vhd(289) " "Inferred latch for \"plusone5\[2\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone5\[3\] debug.vhd(289) " "Inferred latch for \"plusone5\[3\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[0\] debug.vhd(289) " "Inferred latch for \"plusone4\[0\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[1\] debug.vhd(289) " "Inferred latch for \"plusone4\[1\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[2\] debug.vhd(289) " "Inferred latch for \"plusone4\[2\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plusone4\[3\] debug.vhd(289) " "Inferred latch for \"plusone4\[3\]\" at debug.vhd(289)" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957904 "|debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32 ALU_32:My_ALU_32 " "Elaborating entity \"ALU_32\" for hierarchy \"ALU_32:My_ALU_32\"" {  } { { "debug.vhd" "My_ALU_32" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769957953 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(80) " "VHDL Process Statement warning at alu_32.vhd(80): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(80) " "VHDL Process Statement warning at alu_32.vhd(80): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(81) " "VHDL Process Statement warning at alu_32.vhd(81): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(83) " "VHDL Process Statement warning at alu_32.vhd(83): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(83) " "VHDL Process Statement warning at alu_32.vhd(83): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(84) " "VHDL Process Statement warning at alu_32.vhd(84): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(86) " "VHDL Process Statement warning at alu_32.vhd(86): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_cons alu_32.vhd(86) " "VHDL Process Statement warning at alu_32.vhd(86): signal \"B_cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(87) " "VHDL Process Statement warning at alu_32.vhd(87): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(89) " "VHDL Process Statement warning at alu_32.vhd(89): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(90) " "VHDL Process Statement warning at alu_32.vhd(90): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957958 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(92) " "VHDL Process Statement warning at alu_32.vhd(92): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(93) " "VHDL Process Statement warning at alu_32.vhd(93): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(95) " "VHDL Process Statement warning at alu_32.vhd(95): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set alu_32.vhd(96) " "VHDL Process Statement warning at alu_32.vhd(96): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Output alu_32.vhd(115) " "VHDL Process Statement warning at alu_32.vhd(115): signal \"ALU_Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set alu_32.vhd(76) " "VHDL Process Statement warning at alu_32.vhd(76): inferring latch(es) for signal or variable \"set\", which holds its previous value in one or more paths through the process" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730769957959 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[0\] alu_32.vhd(76) " "Inferred latch for \"set\[0\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[1\] alu_32.vhd(76) " "Inferred latch for \"set\[1\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[2\] alu_32.vhd(76) " "Inferred latch for \"set\[2\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[3\] alu_32.vhd(76) " "Inferred latch for \"set\[3\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[4\] alu_32.vhd(76) " "Inferred latch for \"set\[4\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[5\] alu_32.vhd(76) " "Inferred latch for \"set\[5\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957962 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[6\] alu_32.vhd(76) " "Inferred latch for \"set\[6\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[7\] alu_32.vhd(76) " "Inferred latch for \"set\[7\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[8\] alu_32.vhd(76) " "Inferred latch for \"set\[8\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[9\] alu_32.vhd(76) " "Inferred latch for \"set\[9\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[10\] alu_32.vhd(76) " "Inferred latch for \"set\[10\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[11\] alu_32.vhd(76) " "Inferred latch for \"set\[11\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[12\] alu_32.vhd(76) " "Inferred latch for \"set\[12\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[13\] alu_32.vhd(76) " "Inferred latch for \"set\[13\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957963 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[14\] alu_32.vhd(76) " "Inferred latch for \"set\[14\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[15\] alu_32.vhd(76) " "Inferred latch for \"set\[15\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[16\] alu_32.vhd(76) " "Inferred latch for \"set\[16\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[17\] alu_32.vhd(76) " "Inferred latch for \"set\[17\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[18\] alu_32.vhd(76) " "Inferred latch for \"set\[18\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[19\] alu_32.vhd(76) " "Inferred latch for \"set\[19\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[20\] alu_32.vhd(76) " "Inferred latch for \"set\[20\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[21\] alu_32.vhd(76) " "Inferred latch for \"set\[21\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[22\] alu_32.vhd(76) " "Inferred latch for \"set\[22\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[23\] alu_32.vhd(76) " "Inferred latch for \"set\[23\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[24\] alu_32.vhd(76) " "Inferred latch for \"set\[24\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957964 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[25\] alu_32.vhd(76) " "Inferred latch for \"set\[25\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[26\] alu_32.vhd(76) " "Inferred latch for \"set\[26\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[27\] alu_32.vhd(76) " "Inferred latch for \"set\[27\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[28\] alu_32.vhd(76) " "Inferred latch for \"set\[28\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[29\] alu_32.vhd(76) " "Inferred latch for \"set\[29\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[30\] alu_32.vhd(76) " "Inferred latch for \"set\[30\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set\[31\] alu_32.vhd(76) " "Inferred latch for \"set\[31\]\" at alu_32.vhd(76)" {  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769957965 "|debug|ALU_32:My_ALU_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_32:My_ALU_32\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU_32:My_ALU_32\|ALU:ALU_0\"" {  } { { "alu_32.vhd" "ALU_0" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769957988 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_in alu.vhd(19) " "VHDL Signal Declaration warning at alu.vhd(19): used implicit default value for signal \"a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_in alu.vhd(19) " "VHDL Signal Declaration warning at alu.vhd(19): used implicit default value for signal \"b_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin_alu alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"carryin_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"B_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin_alu alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"carryin_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_alu alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"A_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769957989 "|debug|ALU_32:My_ALU_32|ALU:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:My_Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:My_Instruction_Memory\"" {  } { { "debug.vhd" "My_Instruction_Memory" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769958011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:My_DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:My_DataMemory\"" {  } { { "debug.vhd" "My_DataMemory" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769958012 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(95) " "VHDL Process Statement warning at DataMemory.vhd(95): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(96) " "VHDL Process Statement warning at DataMemory.vhd(96): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(96) " "VHDL Process Statement warning at DataMemory.vhd(96): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(99) " "VHDL Process Statement warning at DataMemory.vhd(99): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(100) " "VHDL Process Statement warning at DataMemory.vhd(100): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(100) " "VHDL Process Statement warning at DataMemory.vhd(100): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(103) " "VHDL Process Statement warning at DataMemory.vhd(103): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(104) " "VHDL Process Statement warning at DataMemory.vhd(104): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(104) " "VHDL Process Statement warning at DataMemory.vhd(104): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(105) " "VHDL Process Statement warning at DataMemory.vhd(105): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(105) " "VHDL Process Statement warning at DataMemory.vhd(105): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(107) " "VHDL Process Statement warning at DataMemory.vhd(107): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(107) " "VHDL Process Statement warning at DataMemory.vhd(107): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(112) " "VHDL Process Statement warning at DataMemory.vhd(112): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(113) " "VHDL Process Statement warning at DataMemory.vhd(113): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(113) " "VHDL Process Statement warning at DataMemory.vhd(113): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_read_dm DataMemory.vhd(116) " "VHDL Process Statement warning at DataMemory.vhd(116): signal \"memory_read_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(117) " "VHDL Process Statement warning at DataMemory.vhd(117): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(117) " "VHDL Process Statement warning at DataMemory.vhd(117): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(118) " "VHDL Process Statement warning at DataMemory.vhd(118): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(118) " "VHDL Process Statement warning at DataMemory.vhd(118): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM DataMemory.vhd(120) " "VHDL Process Statement warning at DataMemory.vhd(120): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_address_dm DataMemory.vhd(120) " "VHDL Process Statement warning at DataMemory.vhd(120): signal \"memory_address_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_out_dm DataMemory.vhd(91) " "VHDL Process Statement warning at DataMemory.vhd(91): inferring latch(es) for signal or variable \"memory_out_dm\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[0\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[0\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[1\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[1\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[2\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[2\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[3\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[3\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[4\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[4\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[5\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[5\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[6\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[6\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[7\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[7\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[8\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[8\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[9\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[9\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[10\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[10\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[11\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[11\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[12\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[12\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[13\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[13\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[14\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[14\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[15\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[15\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958025 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[16\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[16\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[17\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[17\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[18\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[18\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[19\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[19\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[20\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[20\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[21\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[21\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[22\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[22\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[23\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[23\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[24\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[24\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[25\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[25\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[26\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[26\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[27\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[27\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[28\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[28\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[29\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[29\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[30\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[30\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_out_dm\[31\] DataMemory.vhd(91) " "Inferred latch for \"memory_out_dm\[31\]\" at DataMemory.vhd(91)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 "|debug|DataMemory:My_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "debug.vhd" "h0" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769958026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[3\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[3\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[2\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[2\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[1\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[1\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[0\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[0\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[7\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[7\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[6\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[6\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[5\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[5\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[4\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[4\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[11\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[11\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[10\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[10\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[9\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[9\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[8\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[8\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[15\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[15\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[14\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[14\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[13\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[13\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[12\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[12\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[19\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[19\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[18\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[18\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[17\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[17\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[16\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[16\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[23\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[23\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[22\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[22\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[21\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[21\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DataMemory:My_DataMemory\|memory_out_dm\[20\] " "LATCH primitive \"DataMemory:My_DataMemory\|memory_out_dm\[20\]\" is permanently enabled" {  } { { "DataMemory.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/DataMemory.vhd" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730769960456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[0\] " "Latch ALU_32:My_ALU_32\|set\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[1\] " "Latch ALU_32:My_ALU_32\|set\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[2\] " "Latch ALU_32:My_ALU_32\|set\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[3\] " "Latch ALU_32:My_ALU_32\|set\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[4\] " "Latch ALU_32:My_ALU_32\|set\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[5\] " "Latch ALU_32:My_ALU_32\|set\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[6\] " "Latch ALU_32:My_ALU_32\|set\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961265 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[7\] " "Latch ALU_32:My_ALU_32\|set\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[8\] " "Latch ALU_32:My_ALU_32\|set\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[9\] " "Latch ALU_32:My_ALU_32\|set\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[10\] " "Latch ALU_32:My_ALU_32\|set\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[11\] " "Latch ALU_32:My_ALU_32\|set\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[12\] " "Latch ALU_32:My_ALU_32\|set\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[13\] " "Latch ALU_32:My_ALU_32\|set\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[14\] " "Latch ALU_32:My_ALU_32\|set\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[15\] " "Latch ALU_32:My_ALU_32\|set\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[0\] " "Latch plusone4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[1\] " "Latch plusone4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[2\] " "Latch plusone4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone4\[3\] " "Latch plusone4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961266 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[0\] " "Latch plusone5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[1\] " "Latch plusone5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[2\] " "Latch plusone5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "plusone5\[3\] " "Latch plusone5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[31\] " "Latch ALU_32:My_ALU_32\|set\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[0\] " "Ports D and ENA on the latch are fed by the same signal icount\[0\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[30\] " "Latch ALU_32:My_ALU_32\|set\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[29\] " "Latch ALU_32:My_ALU_32\|set\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[28\] " "Latch ALU_32:My_ALU_32\|set\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[27\] " "Latch ALU_32:My_ALU_32\|set\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[26\] " "Latch ALU_32:My_ALU_32\|set\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[25\] " "Latch ALU_32:My_ALU_32\|set\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[24\] " "Latch ALU_32:My_ALU_32\|set\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[23\] " "Latch ALU_32:My_ALU_32\|set\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[22\] " "Latch ALU_32:My_ALU_32\|set\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961267 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[21\] " "Latch ALU_32:My_ALU_32\|set\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[20\] " "Latch ALU_32:My_ALU_32\|set\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[19\] " "Latch ALU_32:My_ALU_32\|set\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[18\] " "Latch ALU_32:My_ALU_32\|set\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[17\] " "Latch ALU_32:My_ALU_32\|set\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32:My_ALU_32\|set\[16\] " "Latch ALU_32:My_ALU_32\|set\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA icount\[4\] " "Ports D and ENA on the latch are fed by the same signal icount\[4\]" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730769961268 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730769961268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730769963490 "|debug|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730769963490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730769963625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730769966052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730769966327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730769966327 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730769966501 "|debug|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730769966501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2396 " "Implemented 2396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730769966502 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730769966502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2331 " "Implemented 2331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730769966502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730769966502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730769966548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 20:26:06 2024 " "Processing ended: Mon Nov  4 20:26:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730769966548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730769966548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730769966548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730769966548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730769967910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730769967910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 20:26:07 2024 " "Processing started: Mon Nov  4 20:26:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730769967910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730769967910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off debug -c debug " "Command: quartus_fit --read_settings_files=off --write_settings_files=off debug -c debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730769967910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730769968014 ""}
{ "Info" "0" "" "Project  = debug" {  } {  } 0 0 "Project  = debug" 0 0 "Fitter" 0 0 1730769968015 ""}
{ "Info" "0" "" "Revision = debug" {  } {  } 0 0 "Revision = debug" 0 0 "Fitter" 0 0 1730769968015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730769968128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730769968129 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "debug 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"debug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730769968148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730769968197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730769968197 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730769968416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730769968422 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730769968541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730769968541 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 3126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730769968547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730769968547 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1730769968548 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1730769968548 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1730769968548 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1730769968548 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730769968549 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1730769969575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "debug.sdc " "Synopsys Design Constraints File file not found: 'debug.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730769969578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730769969578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux2~2  from: dataa  to: combout " "Cell: My_ALU_32\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux2~2  from: datab  to: combout " "Cell: My_ALU_32\|Mux2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux2~2  from: datac  to: combout " "Cell: My_ALU_32\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux12~0  from: dataa  to: combout " "Cell: My_Instruction_Memory\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux15~0  from: dataa  to: combout " "Cell: My_Instruction_Memory\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux16~0  from: dataa  to: combout " "Cell: My_Instruction_Memory\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~0  from: dataa  to: combout " "Cell: My_Instruction_Memory\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~1  from: dataa  to: combout " "Cell: My_Instruction_Memory\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730769969591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1730769969591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730769969600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730769969600 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730769969600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_32:My_ALU_32\|Mux2~3  " "Automatically promoted node ALU_32:My_ALU_32\|Mux2~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730769969725 ""}  } { { "alu_32.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/alu_32.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730769969725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "plusone5\[0\]~0  " "Automatically promoted node plusone5\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730769969725 ""}  } { { "debug.vhd" "" { Text "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/debug.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 0 { 0 ""} 0 2502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730769969725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730769970212 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730769970213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730769970213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730769970215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730769970218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730769970220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730769970220 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730769970221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730769970222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730769970223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730769970223 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_ADC_10 " "Node \"CLOCK_ADC_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[1\] " "Node \"G_SENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[2\] " "Node \"G_SENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDI " "Node \"G_SENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDO " "Node \"G_SENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730769970424 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1730769970424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730769970426 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730769970432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730769971731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730769972155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730769972176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730769977461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730769977461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730769978176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.7% " "4e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1730769980945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/mrpap/OneDrive/Desktop/Lectures/Adv Comp Architecture/Nov6/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730769981901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730769981901 ""}
