

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Wed Apr  5 23:01:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |      503|      503|         9|          5|          1|   100|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha"   --->   Operation 18 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_10_3"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %tmp_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 27 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln11_10 = add i7 %tmp_1, i7 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 28 'add' 'add_ln11_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.81ns)   --->   "%icmp_ln7 = icmp_eq  i7 %indvar_flatten_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 30 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln7_9 = add i7 %indvar_flatten_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 31 'add' 'add_ln7_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc25, void %VITIS_LOOP_18_6.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 32 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln7 = add i4 %i_1, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 34 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%icmp_ln8 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 35 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 36 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln7, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln7, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %tmp_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 39 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln11_11 = add i7 %tmp_3, i7 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 40 'add' 'add_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.36ns)   --->   "%select_ln7_2 = select i1 %icmp_ln8, i7 %add_ln11_11, i7 %add_ln11_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 41 'select' 'select_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i7 %select_ln7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 42 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 43 'getelementptr' 'A_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln7 = or i7 %select_ln7_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 45 'or' 'or_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i7 %or_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 46 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 47 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 48 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 49 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln11_16 = add i7 %zext_ln9_3, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 50 'add' 'add_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i7 %add_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 51 'zext' 'zext_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 52 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln11_17 = add i7 %zext_ln9_3, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 53 'add' 'add_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i7 %add_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 54 'zext' 'zext_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 55 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 56 'load' 'B_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 57 'load' 'B_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln8 = store i7 %add_ln7_9, i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 58 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 59 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 60 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln7_4 = add i7 %select_ln7_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 61 'add' 'add_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i7 %add_ln7_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 62 'zext' 'zext_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln11_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 63 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 64 'load' 'A_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln7_5 = add i7 %select_ln7_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 65 'add' 'add_ln7_5' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i7 %add_ln7_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 66 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 67 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 68 'load' 'A_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 69 'zext' 'j_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 70 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 71 'getelementptr' 'B_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln11_12 = add i5 %zext_ln9_2, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 72 'add' 'add_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i5 %add_ln11_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 73 'zext' 'zext_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln11_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 74 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 75 'load' 'B_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 76 'load' 'B_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 77 'load' 'B_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 78 'load' 'B_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln7_1 = add i7 %select_ln7_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 79 'add' 'add_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i7 %add_ln7_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 80 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln11_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 81 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 82 'load' 'A_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 83 [1/1] (0.77ns)   --->   "%add_ln7_2 = add i7 %select_ln7_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 83 'add' 'add_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i7 %add_ln7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 84 'zext' 'zext_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 85 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.23ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 86 'load' 'A_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 87 'load' 'A_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/2] (1.23ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 88 'load' 'A_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 89 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln11_13 = add i6 %zext_ln9_1, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 90 'add' 'add_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i6 %add_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 91 'zext' 'zext_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 92 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln11_14 = add i6 %zext_ln9_1, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 93 'add' 'add_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i6 %add_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 94 'zext' 'zext_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 95 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 96 'load' 'B_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 97 'load' 'B_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 98 'load' 'B_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 99 [2/2] (1.23ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 99 'load' 'B_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 100 [1/1] (3.42ns)   --->   "%mul_ln11_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 100 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (3.42ns)   --->   "%mul_ln11_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 101 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 102 [1/2] (1.23ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 102 'load' 'A_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 103 [1/2] (1.23ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 103 'load' 'A_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/1] (0.77ns)   --->   "%add_ln7_3 = add i7 %select_ln7_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 104 'add' 'add_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i7 %add_ln7_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 105 'zext' 'zext_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 106 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.23ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 107 'load' 'A_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 108 [1/1] (0.77ns)   --->   "%add_ln7_6 = add i7 %select_ln7_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 108 'add' 'add_ln7_6' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i7 %add_ln7_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 109 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 110 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (1.23ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 111 'load' 'A_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln11_15 = add i6 %zext_ln9_1, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 112 'add' 'add_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i6 %add_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 113 'zext' 'zext_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 114 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.77ns)   --->   "%add_ln11_18 = add i7 %zext_ln9_3, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 115 'add' 'add_ln11_18' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i7 %add_ln11_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 116 'zext' 'zext_ln11_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln11_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 117 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.42ns)   --->   "%mul_ln11 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 118 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (3.42ns)   --->   "%mul_ln11_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 119 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (1.23ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 120 'load' 'B_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 121 [1/2] (1.23ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 121 'load' 'B_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 122 [2/2] (1.23ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 122 'load' 'B_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 123 [1/1] (3.42ns)   --->   "%mul_ln11_11 = mul i32 %mul_ln11_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 123 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (3.42ns)   --->   "%mul_ln11_13 = mul i32 %mul_ln11_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 124 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [2/2] (1.23ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 125 'load' 'B_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 193 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 126 [1/1] (0.39ns)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i4 %add_ln7, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 126 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (1.23ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 127 'load' 'A_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/2] (1.23ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 128 'load' 'A_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln7_7 = add i7 %select_ln7_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 129 'add' 'add_ln7_7' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i7 %add_ln7_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 130 'zext' 'zext_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln11_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 131 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.23ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 132 'load' 'A_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 133 [1/1] (0.77ns)   --->   "%add_ln7_8 = add i7 %select_ln7_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 133 'add' 'add_ln7_8' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i7 %add_ln7_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 134 'zext' 'zext_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln11_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 135 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.23ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 136 'load' 'A_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 137 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i7 %tmp_7_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 138 'zext' 'zext_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 139 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.77ns)   --->   "%add_ln11_19 = add i7 %zext_ln9_3, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 140 'add' 'add_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i7 %add_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 141 'zext' 'zext_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln11_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 142 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln11_1 = mul i32 %mul_ln11, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 143 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (3.42ns)   --->   "%mul_ln11_3 = mul i32 %mul_ln11_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 144 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (3.42ns)   --->   "%mul_ln11_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 145 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (3.42ns)   --->   "%mul_ln11_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 146 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/2] (1.23ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 147 'load' 'B_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 148 [1/2] (1.23ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 148 'load' 'B_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 149 [2/2] (1.23ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 149 'load' 'B_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 150 [2/2] (1.23ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 150 'load' 'B_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 151 [1/1] (1.01ns)   --->   "%add_ln11_4 = add i32 %mul_ln11_11, i32 %mul_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 151 'add' 'add_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.79ns)   --->   "%add_ln8 = add i4 %select_ln7, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 152 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln8 = store i4 %select_ln7_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 153 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>
ST_5 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 154 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln7_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 155 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln7_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 156 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %tmp_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 157 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9 = add i7 %tmp_5, i7 %zext_ln9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 158 'add' 'add_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/2] (1.23ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 159 'load' 'A_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 160 [1/2] (1.23ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7]   --->   Operation 160 'load' 'A_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 161 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln9_1 = add i7 %add_ln9, i7 %zext_ln9_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 161 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i7 %add_ln9_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 162 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln9_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 163 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [2/2] (1.23ns)   --->   "%x = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 164 'load' 'x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 165 [1/1] (3.42ns)   --->   "%mul_ln11_5 = mul i32 %mul_ln11_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 165 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (3.42ns)   --->   "%mul_ln11_7 = mul i32 %mul_ln11_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 166 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (3.42ns)   --->   "%mul_ln11_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 167 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (3.42ns)   --->   "%mul_ln11_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 168 'mul' 'mul_ln11_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/2] (1.23ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 169 'load' 'B_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 170 [1/2] (1.23ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 170 'load' 'B_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 171 [1/2] (1.23ns)   --->   "%x = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:9]   --->   Operation 171 'load' 'x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 172 [1/1] (3.42ns)   --->   "%mul_ln11_9 = mul i32 %mul_ln11_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 172 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (3.42ns)   --->   "%mul_ln11_15 = mul i32 %mul_ln11_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 173 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (3.42ns)   --->   "%mul_ln11_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 174 'mul' 'mul_ln11_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (3.42ns)   --->   "%mul_ln11_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 175 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.01ns)   --->   "%add_ln11 = add i32 %x, i32 %mul_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 176 'add' 'add_ln11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_1 = add i32 %mul_ln11_5, i32 %mul_ln11_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 177 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i32 %add_ln11_1, i32 %mul_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 178 'add' 'add_ln11_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 179 [1/1] (3.42ns)   --->   "%mul_ln11_17 = mul i32 %mul_ln11_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 179 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (3.42ns)   --->   "%mul_ln11_19 = mul i32 %mul_ln11_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 180 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.43>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 182 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:5]   --->   Operation 184 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_3 = add i32 %add_ln11_2, i32 %add_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 185 'add' 'add_ln11_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_5 = add i32 %add_ln11_4, i32 %mul_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 186 'add' 'add_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_6 = add i32 %mul_ln11_17, i32 %mul_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 187 'add' 'add_ln11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_7 = add i32 %add_ln11_6, i32 %mul_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 188 'add' 'add_ln11_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 189 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_8 = add i32 %add_ln11_7, i32 %add_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 189 'add' 'add_ln11_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 190 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_9 = add i32 %add_ln11_8, i32 %add_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11]   --->   Operation 190 'add' 'add_ln11_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %add_ln11_9, i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:12]   --->   Operation 191 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8]   --->   Operation 192 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0111110000]
i                   (alloca           ) [ 0111110000]
indvar_flatten      (alloca           ) [ 0100000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
alpha_read          (read             ) [ 0111111100]
store_ln0           (store            ) [ 0000000000]
store_ln0           (store            ) [ 0000000000]
store_ln0           (store            ) [ 0000000000]
br_ln0              (br               ) [ 0000000000]
i_1                 (load             ) [ 0011110000]
indvar_flatten_load (load             ) [ 0000000000]
tmp_1               (bitconcatenate   ) [ 0000000000]
tmp_2               (bitconcatenate   ) [ 0000000000]
zext_ln11           (zext             ) [ 0000000000]
add_ln11_10         (add              ) [ 0000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000]
icmp_ln7            (icmp             ) [ 0111110000]
add_ln7_9           (add              ) [ 0000000000]
br_ln7              (br               ) [ 0000000000]
j_load              (load             ) [ 0000000000]
add_ln7             (add              ) [ 0011110000]
icmp_ln8            (icmp             ) [ 0011110000]
select_ln7          (select           ) [ 0011110000]
tmp_3               (bitconcatenate   ) [ 0000000000]
tmp_4               (bitconcatenate   ) [ 0000000000]
zext_ln11_1         (zext             ) [ 0000000000]
add_ln11_11         (add              ) [ 0000000000]
select_ln7_2        (select           ) [ 0011110000]
zext_ln11_2         (zext             ) [ 0000000000]
A_addr              (getelementptr    ) [ 0010000000]
or_ln7              (or               ) [ 0000000000]
zext_ln11_3         (zext             ) [ 0000000000]
A_addr_1            (getelementptr    ) [ 0010000000]
zext_ln9_3          (zext             ) [ 0111111000]
add_ln11_16         (add              ) [ 0000000000]
zext_ln11_16        (zext             ) [ 0000000000]
B_addr_5            (getelementptr    ) [ 0010000000]
add_ln11_17         (add              ) [ 0000000000]
zext_ln11_17        (zext             ) [ 0000000000]
B_addr_6            (getelementptr    ) [ 0010000000]
store_ln8           (store            ) [ 0000000000]
A_load              (load             ) [ 0001110000]
A_load_1            (load             ) [ 0001110000]
add_ln7_4           (add              ) [ 0000000000]
zext_ln11_7         (zext             ) [ 0000000000]
A_addr_5            (getelementptr    ) [ 0001000000]
add_ln7_5           (add              ) [ 0000000000]
zext_ln11_8         (zext             ) [ 0000000000]
A_addr_6            (getelementptr    ) [ 0001000000]
j_cast              (zext             ) [ 0000000000]
zext_ln9_2          (zext             ) [ 0000000000]
B_addr              (getelementptr    ) [ 0001000000]
add_ln11_12         (add              ) [ 0000000000]
zext_ln11_12        (zext             ) [ 0000000000]
B_addr_1            (getelementptr    ) [ 0001000000]
B_load_5            (load             ) [ 0001000000]
B_load_6            (load             ) [ 0001000000]
add_ln7_1           (add              ) [ 0000000000]
zext_ln11_4         (zext             ) [ 0000000000]
A_addr_2            (getelementptr    ) [ 0000100000]
add_ln7_2           (add              ) [ 0000000000]
zext_ln11_5         (zext             ) [ 0000000000]
A_addr_3            (getelementptr    ) [ 0000100000]
A_load_5            (load             ) [ 0000100000]
A_load_6            (load             ) [ 0000100000]
zext_ln9_1          (zext             ) [ 0000100000]
add_ln11_13         (add              ) [ 0000000000]
zext_ln11_13        (zext             ) [ 0000000000]
B_addr_2            (getelementptr    ) [ 0000100000]
add_ln11_14         (add              ) [ 0000000000]
zext_ln11_14        (zext             ) [ 0000000000]
B_addr_3            (getelementptr    ) [ 0000100000]
B_load              (load             ) [ 0000100000]
B_load_1            (load             ) [ 0000100000]
mul_ln11_10         (mul              ) [ 0000100000]
mul_ln11_12         (mul              ) [ 0000100000]
A_load_2            (load             ) [ 0100011000]
A_load_3            (load             ) [ 0100011000]
add_ln7_3           (add              ) [ 0000000000]
zext_ln11_6         (zext             ) [ 0000000000]
A_addr_4            (getelementptr    ) [ 0000010000]
add_ln7_6           (add              ) [ 0000000000]
zext_ln11_9         (zext             ) [ 0000000000]
A_addr_7            (getelementptr    ) [ 0000010000]
add_ln11_15         (add              ) [ 0000000000]
zext_ln11_15        (zext             ) [ 0000000000]
B_addr_4            (getelementptr    ) [ 0000010000]
add_ln11_18         (add              ) [ 0000000000]
zext_ln11_18        (zext             ) [ 0000000000]
B_addr_7            (getelementptr    ) [ 0000010000]
mul_ln11            (mul              ) [ 0000010000]
mul_ln11_2          (mul              ) [ 0000010000]
B_load_2            (load             ) [ 0000010000]
B_load_3            (load             ) [ 0000010000]
mul_ln11_11         (mul              ) [ 0000010000]
mul_ln11_13         (mul              ) [ 0000010000]
select_ln7_1        (select           ) [ 0100001000]
A_load_4            (load             ) [ 0110001100]
A_load_7            (load             ) [ 0110001100]
add_ln7_7           (add              ) [ 0000000000]
zext_ln11_10        (zext             ) [ 0000000000]
A_addr_8            (getelementptr    ) [ 0100001000]
add_ln7_8           (add              ) [ 0000000000]
zext_ln11_11        (zext             ) [ 0000000000]
A_addr_9            (getelementptr    ) [ 0100001000]
tmp_7_cast          (bitconcatenate   ) [ 0000000000]
zext_ln11_19        (zext             ) [ 0000000000]
B_addr_8            (getelementptr    ) [ 0100001000]
add_ln11_19         (add              ) [ 0000000000]
zext_ln11_20        (zext             ) [ 0000000000]
B_addr_9            (getelementptr    ) [ 0100001000]
mul_ln11_1          (mul              ) [ 0110001100]
mul_ln11_3          (mul              ) [ 0110001100]
mul_ln11_4          (mul              ) [ 0100001000]
mul_ln11_6          (mul              ) [ 0100001000]
B_load_4            (load             ) [ 0100001000]
B_load_7            (load             ) [ 0100001000]
add_ln11_4          (add              ) [ 0111101111]
add_ln8             (add              ) [ 0000000000]
store_ln8           (store            ) [ 0000000000]
store_ln8           (store            ) [ 0000000000]
tmp_5               (bitconcatenate   ) [ 0000000000]
tmp_6               (bitconcatenate   ) [ 0000000000]
zext_ln9            (zext             ) [ 0000000000]
add_ln9             (add              ) [ 0000000000]
A_load_8            (load             ) [ 0011000110]
A_load_9            (load             ) [ 0011000110]
add_ln9_1           (add              ) [ 0000000000]
zext_ln9_4          (zext             ) [ 0000000000]
tmp_addr            (getelementptr    ) [ 0011100111]
mul_ln11_5          (mul              ) [ 0010000100]
mul_ln11_7          (mul              ) [ 0010000100]
mul_ln11_8          (mul              ) [ 0010000100]
mul_ln11_14         (mul              ) [ 0010000100]
B_load_8            (load             ) [ 0010000100]
B_load_9            (load             ) [ 0010000100]
x                   (load             ) [ 0000000000]
mul_ln11_9          (mul              ) [ 0001100011]
mul_ln11_15         (mul              ) [ 0001100011]
mul_ln11_16         (mul              ) [ 0001000010]
mul_ln11_18         (mul              ) [ 0001000010]
add_ln11            (add              ) [ 0001100011]
add_ln11_1          (add              ) [ 0000000000]
add_ln11_2          (add              ) [ 0001100011]
mul_ln11_17         (mul              ) [ 0000100001]
mul_ln11_19         (mul              ) [ 0000100001]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000]
specloopname_ln5    (specloopname     ) [ 0000000000]
add_ln11_3          (add              ) [ 0000000000]
add_ln11_5          (add              ) [ 0000000000]
add_ln11_6          (add              ) [ 0000000000]
add_ln11_7          (add              ) [ 0000000000]
add_ln11_8          (add              ) [ 0000000000]
add_ln11_9          (add              ) [ 0000000000]
store_ln12          (store            ) [ 0000000000]
br_ln8              (br               ) [ 0000000000]
ret_ln0             (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alpha">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="alpha_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
<pin id="127" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 A_load_5/2 A_load_6/2 A_load_2/3 A_load_3/3 A_load_4/4 A_load_7/4 A_load_8/5 A_load_9/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="A_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="B_addr_5_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_addr_6_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
<pin id="159" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_5/1 B_load_6/1 B_load/2 B_load_1/2 B_load_2/3 B_load_3/3 B_load_4/4 B_load_7/4 B_load_8/5 B_load_9/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="A_addr_5_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="A_addr_6_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="B_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="B_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="A_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="B_addr_3_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_addr_4_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_addr_7_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="B_addr_4_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="B_addr_7_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="A_addr_8_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="A_addr_9_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="B_addr_8_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_8/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="B_addr_9_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_9/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x/6 store_ln12/9 "/>
</bind>
</comp>

<comp id="303" class="1005" name="reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load A_load_4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load_1 A_load_7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_5 B_load B_load_2 B_load_4 B_load_8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_6 B_load_1 B_load_3 B_load_7 B_load_9 "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_5 A_load_2 A_load_8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_6 A_load_3 A_load_9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="2"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_10/3 mul_ln11/4 mul_ln11_4/5 mul_ln11_8/6 mul_ln11_16/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="2"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_12/3 mul_ln11_2/4 mul_ln11_6/5 mul_ln11_14/6 mul_ln11_18/7 "/>
</bind>
</comp>

<comp id="337" class="1005" name="reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_10 mul_ln11 mul_ln11_4 mul_ln11_8 mul_ln11_16 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_12 mul_ln11_2 mul_ln11_6 mul_ln11_14 mul_ln11_18 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_11/4 mul_ln11_5/6 mul_ln11_17/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_13/4 mul_ln11_7/6 mul_ln11_19/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="2"/>
<pin id="360" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/5 mul_ln11_9/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/5 mul_ln11_15/7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_11 mul_ln11_5 mul_ln11_17 "/>
</bind>
</comp>

<comp id="373" class="1005" name="reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_13 mul_ln11_7 mul_ln11_19 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2"/>
<pin id="379" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_1 mul_ln11_9 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_3 mul_ln11_15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/7 add_ln11_6/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/7 add_ln11_7/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln0_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="7" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln0_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln0_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_1_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="indvar_flatten_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln11_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln11_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_10/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln7_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_9/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="j_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln11_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln11_11_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_11/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln7_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_2/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln11_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln11_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln9_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln11_16_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="7" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_16/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln11_16_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_16/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln11_17_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_17/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln11_17_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_17/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln8_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="0" index="1" bw="7" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln7_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="1"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_4/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln11_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_7/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln7_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="1"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_5/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln11_8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_8/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="j_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln9_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln11_12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_12/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln11_12_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_12/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln7_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="2"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln11_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_4/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln7_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="2"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_2/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln11_5_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_5/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln9_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="2"/>
<pin id="620" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln11_13_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_13/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln11_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_13/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln11_14_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_14/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln11_14_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_14/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln7_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="3"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_3/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln11_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_6/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln7_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="3"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_6/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln11_9_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_9/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln11_15_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_15/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln11_15_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_15/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln11_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="3"/>
<pin id="675" dir="0" index="1" bw="7" slack="0"/>
<pin id="676" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_18/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln11_18_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_18/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln7_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="4"/>
<pin id="685" dir="0" index="1" bw="4" slack="4"/>
<pin id="686" dir="0" index="2" bw="4" slack="4"/>
<pin id="687" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln7_7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="4"/>
<pin id="690" dir="0" index="1" bw="5" slack="0"/>
<pin id="691" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_7/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln11_10_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_10/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln7_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="4"/>
<pin id="700" dir="0" index="1" bw="5" slack="0"/>
<pin id="701" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_8/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln11_11_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_11/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_7_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="0" index="1" bw="3" slack="0"/>
<pin id="711" dir="0" index="2" bw="4" slack="4"/>
<pin id="712" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln11_19_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_19/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln11_19_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="4"/>
<pin id="722" dir="0" index="1" bw="7" slack="0"/>
<pin id="723" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_19/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln11_20_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_20/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln11_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln8_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="4"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln8_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="0" index="1" bw="4" slack="4"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln8_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="4" slack="4"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="4" slack="1"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_6_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="0"/>
<pin id="760" dir="0" index="1" bw="4" slack="1"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln9_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln9_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln9_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="0"/>
<pin id="777" dir="0" index="1" bw="4" slack="5"/>
<pin id="778" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln9_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_4/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln11_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="2"/>
<pin id="788" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln11_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2"/>
<pin id="793" dir="0" index="1" bw="32" slack="2"/>
<pin id="794" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln11_5_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="4"/>
<pin id="797" dir="0" index="1" bw="32" slack="2"/>
<pin id="798" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln11_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_8/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln11_9_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_9/9 "/>
</bind>
</comp>

<comp id="813" class="1005" name="j_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="820" class="1005" name="i_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="827" class="1005" name="indvar_flatten_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="834" class="1005" name="alpha_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="i_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="4"/>
<pin id="842" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln7_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln7_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="4"/>
<pin id="851" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln8_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="4"/>
<pin id="856" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln7_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="1"/>
<pin id="861" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln7_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="1"/>
<pin id="870" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="A_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="1"/>
<pin id="882" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="885" class="1005" name="A_addr_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="1"/>
<pin id="887" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="zext_ln9_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="3"/>
<pin id="892" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln9_3 "/>
</bind>
</comp>

<comp id="897" class="1005" name="B_addr_5_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="1"/>
<pin id="899" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="902" class="1005" name="B_addr_6_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="907" class="1005" name="A_addr_5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="1"/>
<pin id="909" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="A_addr_6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="1"/>
<pin id="914" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="917" class="1005" name="B_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="1"/>
<pin id="919" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="B_addr_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="7" slack="1"/>
<pin id="924" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="A_addr_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="1"/>
<pin id="929" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="A_addr_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="1"/>
<pin id="934" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln9_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="1"/>
<pin id="939" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="B_addr_2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="1"/>
<pin id="944" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="B_addr_3_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="1"/>
<pin id="949" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="952" class="1005" name="A_addr_4_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="1"/>
<pin id="954" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="957" class="1005" name="A_addr_7_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="7" slack="1"/>
<pin id="959" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="962" class="1005" name="B_addr_4_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="1"/>
<pin id="964" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="967" class="1005" name="B_addr_7_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="1"/>
<pin id="969" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="972" class="1005" name="select_ln7_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="1"/>
<pin id="974" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="A_addr_8_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="1"/>
<pin id="980" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="983" class="1005" name="A_addr_9_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="7" slack="1"/>
<pin id="985" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

<comp id="988" class="1005" name="B_addr_8_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="7" slack="1"/>
<pin id="990" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_8 "/>
</bind>
</comp>

<comp id="993" class="1005" name="B_addr_9_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="1"/>
<pin id="995" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_9 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln11_4_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="4"/>
<pin id="1000" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln11_4 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_addr_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="1"/>
<pin id="1005" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln11_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="2"/>
<pin id="1010" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln11_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="137" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="210" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="274" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="119" pin="7"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="119" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="151" pin="7"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="151" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="119" pin="7"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="119" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="311" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="315" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="337" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="319" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="341" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="323" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="337" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="303" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="341" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="307" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="345" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="351" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="357" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="363" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="369" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="373" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="412" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="418" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="415" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="415" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="463"><net_src comp="412" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="456" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="24" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="456" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="26" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="459" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="30" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="459" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="479" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="465" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="438" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="522"><net_src comp="505" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="532"><net_src comp="471" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="48" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="548"><net_src comp="529" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="559"><net_src comp="450" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="574"><net_src comp="54" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="56" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="612"><net_src comp="60" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="62" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="636"><net_src comp="618" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="64" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="657"><net_src comp="68" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="667"><net_src comp="70" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="663" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="692"><net_src comp="74" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="713"><net_src comp="78" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="80" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="724"><net_src comp="82" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="734"><net_src comp="369" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="373" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="42" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="683" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="736" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="26" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="28" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="30" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="32" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="758" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="751" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="789"><net_src comp="297" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="377" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="799"><net_src comp="377" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="391" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="791" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="806" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="816"><net_src comp="94" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="823"><net_src comp="98" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="830"><net_src comp="102" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="837"><net_src comp="106" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="843"><net_src comp="412" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="848"><net_src comp="444" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="459" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="857"><net_src comp="465" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="862"><net_src comp="471" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="871"><net_src comp="505" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="883"><net_src comp="112" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="888"><net_src comp="129" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="893"><net_src comp="529" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="900"><net_src comp="137" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="905"><net_src comp="144" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="910"><net_src comp="162" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="915"><net_src comp="170" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="920"><net_src comp="178" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="925"><net_src comp="185" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="930"><net_src comp="194" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="935"><net_src comp="202" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="940"><net_src comp="618" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="945"><net_src comp="210" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="950"><net_src comp="217" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="955"><net_src comp="226" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="960"><net_src comp="234" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="965"><net_src comp="242" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="970"><net_src comp="249" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="975"><net_src comp="683" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="981"><net_src comp="258" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="986"><net_src comp="266" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="991"><net_src comp="274" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="996"><net_src comp="281" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1001"><net_src comp="730" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1006"><net_src comp="290" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1011"><net_src comp="785" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1016"><net_src comp="391" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="791" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {9 }
 - Input state : 
	Port: kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : A | {1 2 3 4 5 6 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : tmp | {6 7 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : B | {1 2 3 4 5 6 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : alpha | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten_load : 1
		tmp_1 : 2
		tmp_2 : 2
		zext_ln11 : 3
		add_ln11_10 : 4
		icmp_ln7 : 2
		add_ln7_9 : 2
		br_ln7 : 3
		j_load : 1
		add_ln7 : 2
		icmp_ln8 : 2
		select_ln7 : 3
		tmp_3 : 3
		tmp_4 : 3
		zext_ln11_1 : 4
		add_ln11_11 : 5
		select_ln7_2 : 6
		zext_ln11_2 : 7
		A_addr : 8
		A_load : 9
		or_ln7 : 7
		zext_ln11_3 : 7
		A_addr_1 : 8
		A_load_1 : 9
		zext_ln9_3 : 4
		add_ln11_16 : 5
		zext_ln11_16 : 6
		B_addr_5 : 7
		add_ln11_17 : 5
		zext_ln11_17 : 6
		B_addr_6 : 7
		B_load_5 : 8
		B_load_6 : 8
		store_ln8 : 3
	State 2
		zext_ln11_7 : 1
		A_addr_5 : 2
		A_load_5 : 3
		zext_ln11_8 : 1
		A_addr_6 : 2
		A_load_6 : 3
		B_addr : 1
		add_ln11_12 : 1
		zext_ln11_12 : 2
		B_addr_1 : 3
		B_load : 2
		B_load_1 : 4
	State 3
		zext_ln11_4 : 1
		A_addr_2 : 2
		A_load_2 : 3
		zext_ln11_5 : 1
		A_addr_3 : 2
		A_load_3 : 3
		add_ln11_13 : 1
		zext_ln11_13 : 2
		B_addr_2 : 3
		add_ln11_14 : 1
		zext_ln11_14 : 2
		B_addr_3 : 3
		B_load_2 : 4
		B_load_3 : 4
	State 4
		zext_ln11_6 : 1
		A_addr_4 : 2
		A_load_4 : 3
		zext_ln11_9 : 1
		A_addr_7 : 2
		A_load_7 : 3
		zext_ln11_15 : 1
		B_addr_4 : 2
		zext_ln11_18 : 1
		B_addr_7 : 2
		B_load_4 : 3
		B_load_7 : 3
	State 5
		zext_ln11_10 : 1
		A_addr_8 : 2
		A_load_8 : 3
		zext_ln11_11 : 1
		A_addr_9 : 2
		A_load_9 : 3
		zext_ln11_19 : 1
		B_addr_8 : 2
		zext_ln11_20 : 1
		B_addr_9 : 2
		B_load_8 : 3
		B_load_9 : 3
		store_ln8 : 1
		store_ln8 : 1
	State 6
		zext_ln9 : 1
		add_ln9 : 2
		add_ln9_1 : 3
		zext_ln9_4 : 4
		tmp_addr : 5
		x : 6
	State 7
		add_ln11 : 1
		add_ln11_2 : 1
	State 8
	State 9
		add_ln11_7 : 1
		add_ln11_8 : 2
		add_ln11_9 : 3
		store_ln12 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_385       |    0    |    0    |    32   |
|          |       grp_fu_391       |    0    |    0    |    32   |
|          |   add_ln11_10_fu_438   |    0    |    0    |    14   |
|          |    add_ln7_9_fu_450    |    0    |    0    |    14   |
|          |     add_ln7_fu_459     |    0    |    0    |    12   |
|          |   add_ln11_11_fu_499   |    0    |    0    |    14   |
|          |   add_ln11_16_fu_533   |    0    |    0    |    14   |
|          |   add_ln11_17_fu_544   |    0    |    0    |    14   |
|          |    add_ln7_4_fu_560    |    0    |    0    |    14   |
|          |    add_ln7_5_fu_570    |    0    |    0    |    14   |
|          |   add_ln11_12_fu_587   |    0    |    0    |    12   |
|          |    add_ln7_1_fu_598    |    0    |    0    |    14   |
|          |    add_ln7_2_fu_608    |    0    |    0    |    14   |
|          |   add_ln11_13_fu_621   |    0    |    0    |    13   |
|          |   add_ln11_14_fu_632   |    0    |    0    |    13   |
|    add   |    add_ln7_3_fu_643    |    0    |    0    |    14   |
|          |    add_ln7_6_fu_653    |    0    |    0    |    14   |
|          |   add_ln11_15_fu_663   |    0    |    0    |    13   |
|          |   add_ln11_18_fu_673   |    0    |    0    |    14   |
|          |    add_ln7_7_fu_688    |    0    |    0    |    14   |
|          |    add_ln7_8_fu_698    |    0    |    0    |    14   |
|          |   add_ln11_19_fu_720   |    0    |    0    |    14   |
|          |    add_ln11_4_fu_730   |    0    |    0    |    39   |
|          |     add_ln8_fu_736     |    0    |    0    |    12   |
|          |     add_ln9_fu_769     |    0    |    0    |    16   |
|          |    add_ln9_1_fu_775    |    0    |    0    |    16   |
|          |     add_ln11_fu_785    |    0    |    0    |    39   |
|          |    add_ln11_3_fu_791   |    0    |    0    |    32   |
|          |    add_ln11_5_fu_795   |    0    |    0    |    32   |
|          |    add_ln11_8_fu_800   |    0    |    0    |    32   |
|          |    add_ln11_9_fu_806   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_327       |    3    |    0    |    20   |
|          |       grp_fu_332       |    3    |    0    |    20   |
|    mul   |       grp_fu_345       |    3    |    0    |    20   |
|          |       grp_fu_351       |    3    |    0    |    20   |
|          |       grp_fu_357       |    3    |    0    |    20   |
|          |       grp_fu_363       |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln7_fu_444    |    0    |    0    |    10   |
|          |     icmp_ln8_fu_465    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |    select_ln7_fu_471   |    0    |    0    |    4    |
|  select  |   select_ln7_2_fu_505  |    0    |    0    |    7    |
|          |   select_ln7_1_fu_683  |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|   read   | alpha_read_read_fu_106 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_418      |    0    |    0    |    0    |
|          |      tmp_2_fu_426      |    0    |    0    |    0    |
|          |      tmp_3_fu_479      |    0    |    0    |    0    |
|bitconcatenate|      tmp_4_fu_487      |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_708   |    0    |    0    |    0    |
|          |      tmp_5_fu_751      |    0    |    0    |    0    |
|          |      tmp_6_fu_758      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln11_fu_434    |    0    |    0    |    0    |
|          |   zext_ln11_1_fu_495   |    0    |    0    |    0    |
|          |   zext_ln11_2_fu_513   |    0    |    0    |    0    |
|          |   zext_ln11_3_fu_524   |    0    |    0    |    0    |
|          |    zext_ln9_3_fu_529   |    0    |    0    |    0    |
|          |   zext_ln11_16_fu_539  |    0    |    0    |    0    |
|          |   zext_ln11_17_fu_550  |    0    |    0    |    0    |
|          |   zext_ln11_7_fu_565   |    0    |    0    |    0    |
|          |   zext_ln11_8_fu_575   |    0    |    0    |    0    |
|          |      j_cast_fu_580     |    0    |    0    |    0    |
|          |    zext_ln9_2_fu_584   |    0    |    0    |    0    |
|          |   zext_ln11_12_fu_593  |    0    |    0    |    0    |
|          |   zext_ln11_4_fu_603   |    0    |    0    |    0    |
|   zext   |   zext_ln11_5_fu_613   |    0    |    0    |    0    |
|          |    zext_ln9_1_fu_618   |    0    |    0    |    0    |
|          |   zext_ln11_13_fu_627  |    0    |    0    |    0    |
|          |   zext_ln11_14_fu_638  |    0    |    0    |    0    |
|          |   zext_ln11_6_fu_648   |    0    |    0    |    0    |
|          |   zext_ln11_9_fu_658   |    0    |    0    |    0    |
|          |   zext_ln11_15_fu_668  |    0    |    0    |    0    |
|          |   zext_ln11_18_fu_678  |    0    |    0    |    0    |
|          |   zext_ln11_10_fu_693  |    0    |    0    |    0    |
|          |   zext_ln11_11_fu_703  |    0    |    0    |    0    |
|          |   zext_ln11_19_fu_715  |    0    |    0    |    0    |
|          |   zext_ln11_20_fu_725  |    0    |    0    |    0    |
|          |     zext_ln9_fu_765    |    0    |    0    |    0    |
|          |    zext_ln9_4_fu_780   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    or    |      or_ln7_fu_518     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    18   |    0    |   741   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_885   |    7   |
|   A_addr_2_reg_927   |    7   |
|   A_addr_3_reg_932   |    7   |
|   A_addr_4_reg_952   |    7   |
|   A_addr_5_reg_907   |    7   |
|   A_addr_6_reg_912   |    7   |
|   A_addr_7_reg_957   |    7   |
|   A_addr_8_reg_978   |    7   |
|   A_addr_9_reg_983   |    7   |
|    A_addr_reg_880    |    7   |
|   B_addr_1_reg_922   |    7   |
|   B_addr_2_reg_942   |    7   |
|   B_addr_3_reg_947   |    7   |
|   B_addr_4_reg_962   |    7   |
|   B_addr_5_reg_897   |    7   |
|   B_addr_6_reg_902   |    7   |
|   B_addr_7_reg_967   |    7   |
|   B_addr_8_reg_988   |    7   |
|   B_addr_9_reg_993   |    7   |
|    B_addr_reg_917    |    7   |
|  add_ln11_2_reg_1013 |   32   |
|  add_ln11_4_reg_998  |   32   |
|   add_ln11_reg_1008  |   32   |
|    add_ln7_reg_849   |    4   |
|  alpha_read_reg_834  |   32   |
|      i_1_reg_840     |    4   |
|       i_reg_820      |    4   |
|   icmp_ln7_reg_845   |    1   |
|   icmp_ln8_reg_854   |    1   |
|indvar_flatten_reg_827|    7   |
|       j_reg_813      |    4   |
|        reg_303       |   32   |
|        reg_307       |   32   |
|        reg_311       |   32   |
|        reg_315       |   32   |
|        reg_319       |   32   |
|        reg_323       |   32   |
|        reg_337       |   32   |
|        reg_341       |   32   |
|        reg_369       |   32   |
|        reg_373       |   32   |
|        reg_377       |   32   |
|        reg_381       |   32   |
| select_ln7_1_reg_972 |    4   |
| select_ln7_2_reg_868 |    7   |
|  select_ln7_reg_859  |    4   |
|   tmp_addr_reg_1003  |    7   |
|  zext_ln9_1_reg_937  |    6   |
|  zext_ln9_3_reg_890  |    7   |
+----------------------+--------+
|         Total        |   712  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |  10  |   7  |   70   ||    54   |
| grp_access_fu_119 |  p2  |  10  |   0  |    0   ||    54   |
| grp_access_fu_151 |  p0  |  10  |   7  |   70   ||    54   |
| grp_access_fu_151 |  p2  |  10  |   0  |    0   ||    54   |
| grp_access_fu_297 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  || 3.44433 ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   741  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   225  |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    3   |   712  |   966  |
+-----------+--------+--------+--------+--------+
