// Seed: 1671830094
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    output uwire id_5,
    output wand id_6,
    input tri id_7
);
  assign id_4 = 1'b0 ^ id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    output supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input wand id_13,
    input wire id_14,
    output supply0 id_15,
    input wand id_16,
    input supply1 id_17,
    output wor id_18,
    input wor id_19,
    input uwire id_20,
    input wor id_21,
    output tri1 id_22,
    input supply1 id_23
    , id_42,
    output tri0 id_24,
    input tri id_25,
    input tri1 id_26,
    output wor id_27,
    input wand id_28,
    output supply1 id_29,
    input supply0 id_30,
    output tri0 id_31,
    output supply1 id_32,
    inout wire id_33,
    input supply1 id_34,
    input tri1 id_35,
    input tri id_36,
    input uwire id_37,
    input tri0 id_38,
    input tri0 id_39,
    input uwire id_40
);
  assign id_5  = id_16;
  assign id_31 = 1'h0;
  wire id_43;
  ;
  assign id_15 = 1;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_12,
      id_21,
      id_33,
      id_15,
      id_27,
      id_39
  );
endmodule
