/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_IR */
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define ADC_IR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define ADC_IR_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_IR_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_IR_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_IR_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define ADC_IR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ADC_IR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ADC_IR_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define ADC_IR_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_IR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ADC_IR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ADC_IR_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB04_MSK
#define ADC_IR_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_IR_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_IR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ADC_IR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define ADC_IR_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_IR_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB09_MSK
#define ADC_IR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ADC_IR_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB09_ST
#define ADC_IR_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_IR_FinalBuf__DRQ_NUMBER 0u
#define ADC_IR_FinalBuf__NUMBEROF_TDS 0u
#define ADC_IR_FinalBuf__PRIORITY 2u
#define ADC_IR_FinalBuf__TERMIN_EN 0u
#define ADC_IR_FinalBuf__TERMIN_SEL 0u
#define ADC_IR_FinalBuf__TERMOUT0_EN 1u
#define ADC_IR_FinalBuf__TERMOUT0_SEL 0u
#define ADC_IR_FinalBuf__TERMOUT1_EN 0u
#define ADC_IR_FinalBuf__TERMOUT1_SEL 0u
#define ADC_IR_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_IR_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_IR_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_IR_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IR_IntClock__INDEX 0x00u
#define ADC_IR_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IR_IntClock__PM_ACT_MSK 0x01u
#define ADC_IR_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IR_IntClock__PM_STBY_MSK 0x01u
#define ADC_IR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IR_IRQ__INTC_MASK 0x10u
#define ADC_IR_IRQ__INTC_NUMBER 4u
#define ADC_IR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ADC_IR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_IR_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_IR_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_IR_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_IR_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_IR_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_IR_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_IR_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_IR_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_IR_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_IR_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_IR_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_IR_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_IR_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_IR_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_IR_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_IR_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_IR_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_IR_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_IR_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_IR_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_IR_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_IR_TempBuf__DRQ_NUMBER 1u
#define ADC_IR_TempBuf__NUMBEROF_TDS 0u
#define ADC_IR_TempBuf__PRIORITY 2u
#define ADC_IR_TempBuf__TERMIN_EN 0u
#define ADC_IR_TempBuf__TERMIN_SEL 0u
#define ADC_IR_TempBuf__TERMOUT0_EN 1u
#define ADC_IR_TempBuf__TERMOUT0_SEL 1u
#define ADC_IR_TempBuf__TERMOUT1_EN 0u
#define ADC_IR_TempBuf__TERMOUT1_SEL 0u

/* BleBuffer_ABuf */
#define BleBuffer_ABuf__CR CYREG_OPAMP3_CR
#define BleBuffer_ABuf__MX CYREG_OPAMP3_MX
#define BleBuffer_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define BleBuffer_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define BleBuffer_ABuf__PM_ACT_MSK 0x08u
#define BleBuffer_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define BleBuffer_ABuf__PM_STBY_MSK 0x08u
#define BleBuffer_ABuf__RSVD CYREG_OPAMP3_RSVD
#define BleBuffer_ABuf__SW CYREG_OPAMP3_SW
#define BleBuffer_ABuf__TR0 CYREG_OPAMP3_TR0
#define BleBuffer_ABuf__TR1 CYREG_OPAMP3_TR1

/* BleKey */
#define BleKey__0__INTTYPE CYREG_PICU12_INTTYPE4
#define BleKey__0__MASK 0x10u
#define BleKey__0__PC CYREG_PRT12_PC4
#define BleKey__0__PORT 12u
#define BleKey__0__SHIFT 4u
#define BleKey__AG CYREG_PRT12_AG
#define BleKey__BIE CYREG_PRT12_BIE
#define BleKey__BIT_MASK CYREG_PRT12_BIT_MASK
#define BleKey__BYP CYREG_PRT12_BYP
#define BleKey__DM0 CYREG_PRT12_DM0
#define BleKey__DM1 CYREG_PRT12_DM1
#define BleKey__DM2 CYREG_PRT12_DM2
#define BleKey__DR CYREG_PRT12_DR
#define BleKey__INP_DIS CYREG_PRT12_INP_DIS
#define BleKey__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BleKey__MASK 0x10u
#define BleKey__PORT 12u
#define BleKey__PRT CYREG_PRT12_PRT
#define BleKey__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BleKey__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BleKey__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BleKey__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BleKey__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BleKey__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BleKey__PS CYREG_PRT12_PS
#define BleKey__SHIFT 4u
#define BleKey__SIO_CFG CYREG_PRT12_SIO_CFG
#define BleKey__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BleKey__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BleKey__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BleKey__SLW CYREG_PRT12_SLW

/* BleRx */
#define BleRx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define BleRx__0__MASK 0x80u
#define BleRx__0__PC CYREG_PRT12_PC7
#define BleRx__0__PORT 12u
#define BleRx__0__SHIFT 7u
#define BleRx__AG CYREG_PRT12_AG
#define BleRx__BIE CYREG_PRT12_BIE
#define BleRx__BIT_MASK CYREG_PRT12_BIT_MASK
#define BleRx__BYP CYREG_PRT12_BYP
#define BleRx__DM0 CYREG_PRT12_DM0
#define BleRx__DM1 CYREG_PRT12_DM1
#define BleRx__DM2 CYREG_PRT12_DM2
#define BleRx__DR CYREG_PRT12_DR
#define BleRx__INP_DIS CYREG_PRT12_INP_DIS
#define BleRx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BleRx__MASK 0x80u
#define BleRx__PORT 12u
#define BleRx__PRT CYREG_PRT12_PRT
#define BleRx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BleRx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BleRx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BleRx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BleRx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BleRx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BleRx__PS CYREG_PRT12_PS
#define BleRx__SHIFT 7u
#define BleRx__SIO_CFG CYREG_PRT12_SIO_CFG
#define BleRx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BleRx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BleRx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BleRx__SLW CYREG_PRT12_SLW
#define BleRxISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BleRxISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BleRxISR__INTC_MASK 0x01u
#define BleRxISR__INTC_NUMBER 0u
#define BleRxISR__INTC_PRIOR_NUM 7u
#define BleRxISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define BleRxISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BleRxISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BleState */
#define BleState__0__INTTYPE CYREG_PICU12_INTTYPE5
#define BleState__0__MASK 0x20u
#define BleState__0__PC CYREG_PRT12_PC5
#define BleState__0__PORT 12u
#define BleState__0__SHIFT 5u
#define BleState__AG CYREG_PRT12_AG
#define BleState__BIE CYREG_PRT12_BIE
#define BleState__BIT_MASK CYREG_PRT12_BIT_MASK
#define BleState__BYP CYREG_PRT12_BYP
#define BleState__DM0 CYREG_PRT12_DM0
#define BleState__DM1 CYREG_PRT12_DM1
#define BleState__DM2 CYREG_PRT12_DM2
#define BleState__DR CYREG_PRT12_DR
#define BleState__INP_DIS CYREG_PRT12_INP_DIS
#define BleState__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BleState__MASK 0x20u
#define BleState__PORT 12u
#define BleState__PRT CYREG_PRT12_PRT
#define BleState__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BleState__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BleState__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BleState__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BleState__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BleState__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BleState__PS CYREG_PRT12_PS
#define BleState__SHIFT 5u
#define BleState__SIO_CFG CYREG_PRT12_SIO_CFG
#define BleState__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BleState__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BleState__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BleState__SLW CYREG_PRT12_SLW

/* BleTx */
#define BleTx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define BleTx__0__MASK 0x40u
#define BleTx__0__PC CYREG_PRT12_PC6
#define BleTx__0__PORT 12u
#define BleTx__0__SHIFT 6u
#define BleTx__AG CYREG_PRT12_AG
#define BleTx__BIE CYREG_PRT12_BIE
#define BleTx__BIT_MASK CYREG_PRT12_BIT_MASK
#define BleTx__BYP CYREG_PRT12_BYP
#define BleTx__DM0 CYREG_PRT12_DM0
#define BleTx__DM1 CYREG_PRT12_DM1
#define BleTx__DM2 CYREG_PRT12_DM2
#define BleTx__DR CYREG_PRT12_DR
#define BleTx__INP_DIS CYREG_PRT12_INP_DIS
#define BleTx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BleTx__MASK 0x40u
#define BleTx__PORT 12u
#define BleTx__PRT CYREG_PRT12_PRT
#define BleTx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BleTx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BleTx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BleTx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BleTx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BleTx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BleTx__PS CYREG_PRT12_PS
#define BleTx__SHIFT 6u
#define BleTx__SIO_CFG CYREG_PRT12_SIO_CFG
#define BleTx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BleTx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BleTx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BleTx__SLW CYREG_PRT12_SLW
#define BleTxISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BleTxISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BleTxISR__INTC_MASK 0x02u
#define BleTxISR__INTC_NUMBER 1u
#define BleTxISR__INTC_PRIOR_NUM 7u
#define BleTxISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define BleTxISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BleTxISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BleUart_BUART */
#define BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define BleUart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define BleUart_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define BleUart_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define BleUart_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define BleUart_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define BleUart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BleUart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BleUart_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define BleUart_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define BleUart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BleUart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define BleUart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define BleUart_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define BleUart_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define BleUart_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define BleUart_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define BleUart_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define BleUart_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define BleUart_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define BleUart_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define BleUart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define BleUart_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define BleUart_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define BleUart_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define BleUart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define BleUart_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define BleUart_BUART_sRX_RxSts__3__MASK 0x08u
#define BleUart_BUART_sRX_RxSts__3__POS 3
#define BleUart_BUART_sRX_RxSts__4__MASK 0x10u
#define BleUart_BUART_sRX_RxSts__4__POS 4
#define BleUart_BUART_sRX_RxSts__5__MASK 0x20u
#define BleUart_BUART_sRX_RxSts__5__POS 5
#define BleUart_BUART_sRX_RxSts__MASK 0x38u
#define BleUart_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define BleUart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define BleUart_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define BleUart_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define BleUart_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define BleUart_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define BleUart_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define BleUart_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define BleUart_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define BleUart_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define BleUart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define BleUart_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define BleUart_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define BleUart_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define BleUart_BUART_sTX_TxSts__0__MASK 0x01u
#define BleUart_BUART_sTX_TxSts__0__POS 0
#define BleUart_BUART_sTX_TxSts__1__MASK 0x02u
#define BleUart_BUART_sTX_TxSts__1__POS 1
#define BleUart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define BleUart_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define BleUart_BUART_sTX_TxSts__2__MASK 0x04u
#define BleUart_BUART_sTX_TxSts__2__POS 2
#define BleUart_BUART_sTX_TxSts__3__MASK 0x08u
#define BleUart_BUART_sTX_TxSts__3__POS 3
#define BleUart_BUART_sTX_TxSts__MASK 0x0Fu
#define BleUart_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define BleUart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define BleUart_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST

/* BleUart_IntClock */
#define BleUart_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define BleUart_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define BleUart_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define BleUart_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define BleUart_IntClock__INDEX 0x01u
#define BleUart_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BleUart_IntClock__PM_ACT_MSK 0x02u
#define BleUart_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BleUart_IntClock__PM_STBY_MSK 0x02u

/* BleVDAC */
#define BleVDAC_viDAC8__CR0 CYREG_DAC3_CR0
#define BleVDAC_viDAC8__CR1 CYREG_DAC3_CR1
#define BleVDAC_viDAC8__D CYREG_DAC3_D
#define BleVDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define BleVDAC_viDAC8__PM_ACT_MSK 0x08u
#define BleVDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define BleVDAC_viDAC8__PM_STBY_MSK 0x08u
#define BleVDAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define BleVDAC_viDAC8__SW0 CYREG_DAC3_SW0
#define BleVDAC_viDAC8__SW2 CYREG_DAC3_SW2
#define BleVDAC_viDAC8__SW3 CYREG_DAC3_SW3
#define BleVDAC_viDAC8__SW4 CYREG_DAC3_SW4
#define BleVDAC_viDAC8__TR CYREG_DAC3_TR
#define BleVDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define BleVDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define BleVDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define BleVDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define BleVDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define BleVDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define BleVDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define BleVDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define BleVDAC_viDAC8__TST CYREG_DAC3_TST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* ENA */
#define ENA__0__INTTYPE CYREG_PICU1_INTTYPE2
#define ENA__0__MASK 0x04u
#define ENA__0__PC CYREG_PRT1_PC2
#define ENA__0__PORT 1u
#define ENA__0__SHIFT 2u
#define ENA__AG CYREG_PRT1_AG
#define ENA__AMUX CYREG_PRT1_AMUX
#define ENA__BIE CYREG_PRT1_BIE
#define ENA__BIT_MASK CYREG_PRT1_BIT_MASK
#define ENA__BYP CYREG_PRT1_BYP
#define ENA__CTL CYREG_PRT1_CTL
#define ENA__DM0 CYREG_PRT1_DM0
#define ENA__DM1 CYREG_PRT1_DM1
#define ENA__DM2 CYREG_PRT1_DM2
#define ENA__DR CYREG_PRT1_DR
#define ENA__INP_DIS CYREG_PRT1_INP_DIS
#define ENA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ENA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ENA__LCD_EN CYREG_PRT1_LCD_EN
#define ENA__MASK 0x04u
#define ENA__PORT 1u
#define ENA__PRT CYREG_PRT1_PRT
#define ENA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ENA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ENA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ENA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ENA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ENA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ENA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ENA__PS CYREG_PRT1_PS
#define ENA__SHIFT 2u
#define ENA__SLW CYREG_PRT1_SLW

/* ENB */
#define ENB__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ENB__0__MASK 0x80u
#define ENB__0__PC CYREG_PRT1_PC7
#define ENB__0__PORT 1u
#define ENB__0__SHIFT 7u
#define ENB__AG CYREG_PRT1_AG
#define ENB__AMUX CYREG_PRT1_AMUX
#define ENB__BIE CYREG_PRT1_BIE
#define ENB__BIT_MASK CYREG_PRT1_BIT_MASK
#define ENB__BYP CYREG_PRT1_BYP
#define ENB__CTL CYREG_PRT1_CTL
#define ENB__DM0 CYREG_PRT1_DM0
#define ENB__DM1 CYREG_PRT1_DM1
#define ENB__DM2 CYREG_PRT1_DM2
#define ENB__DR CYREG_PRT1_DR
#define ENB__INP_DIS CYREG_PRT1_INP_DIS
#define ENB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ENB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ENB__LCD_EN CYREG_PRT1_LCD_EN
#define ENB__MASK 0x80u
#define ENB__PORT 1u
#define ENB__PRT CYREG_PRT1_PRT
#define ENB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ENB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ENB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ENB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ENB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ENB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ENB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ENB__PS CYREG_PRT1_PS
#define ENB__SHIFT 7u
#define ENB__SLW CYREG_PRT1_SLW

/* EnMotorISR */
#define EnMotorISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EnMotorISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EnMotorISR__INTC_MASK 0x04u
#define EnMotorISR__INTC_NUMBER 2u
#define EnMotorISR__INTC_PRIOR_NUM 7u
#define EnMotorISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define EnMotorISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EnMotorISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IN1 */
#define IN1__0__INTTYPE CYREG_PICU1_INTTYPE3
#define IN1__0__MASK 0x08u
#define IN1__0__PC CYREG_PRT1_PC3
#define IN1__0__PORT 1u
#define IN1__0__SHIFT 3u
#define IN1__AG CYREG_PRT1_AG
#define IN1__AMUX CYREG_PRT1_AMUX
#define IN1__BIE CYREG_PRT1_BIE
#define IN1__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN1__BYP CYREG_PRT1_BYP
#define IN1__CTL CYREG_PRT1_CTL
#define IN1__DM0 CYREG_PRT1_DM0
#define IN1__DM1 CYREG_PRT1_DM1
#define IN1__DM2 CYREG_PRT1_DM2
#define IN1__DR CYREG_PRT1_DR
#define IN1__INP_DIS CYREG_PRT1_INP_DIS
#define IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN1__LCD_EN CYREG_PRT1_LCD_EN
#define IN1__MASK 0x08u
#define IN1__PORT 1u
#define IN1__PRT CYREG_PRT1_PRT
#define IN1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN1__PS CYREG_PRT1_PS
#define IN1__SHIFT 3u
#define IN1__SLW CYREG_PRT1_SLW

/* IN2 */
#define IN2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define IN2__0__MASK 0x10u
#define IN2__0__PC CYREG_PRT1_PC4
#define IN2__0__PORT 1u
#define IN2__0__SHIFT 4u
#define IN2__AG CYREG_PRT1_AG
#define IN2__AMUX CYREG_PRT1_AMUX
#define IN2__BIE CYREG_PRT1_BIE
#define IN2__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN2__BYP CYREG_PRT1_BYP
#define IN2__CTL CYREG_PRT1_CTL
#define IN2__DM0 CYREG_PRT1_DM0
#define IN2__DM1 CYREG_PRT1_DM1
#define IN2__DM2 CYREG_PRT1_DM2
#define IN2__DR CYREG_PRT1_DR
#define IN2__INP_DIS CYREG_PRT1_INP_DIS
#define IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN2__LCD_EN CYREG_PRT1_LCD_EN
#define IN2__MASK 0x10u
#define IN2__PORT 1u
#define IN2__PRT CYREG_PRT1_PRT
#define IN2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN2__PS CYREG_PRT1_PS
#define IN2__SHIFT 4u
#define IN2__SLW CYREG_PRT1_SLW

/* IN3 */
#define IN3__0__INTTYPE CYREG_PICU1_INTTYPE5
#define IN3__0__MASK 0x20u
#define IN3__0__PC CYREG_PRT1_PC5
#define IN3__0__PORT 1u
#define IN3__0__SHIFT 5u
#define IN3__AG CYREG_PRT1_AG
#define IN3__AMUX CYREG_PRT1_AMUX
#define IN3__BIE CYREG_PRT1_BIE
#define IN3__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN3__BYP CYREG_PRT1_BYP
#define IN3__CTL CYREG_PRT1_CTL
#define IN3__DM0 CYREG_PRT1_DM0
#define IN3__DM1 CYREG_PRT1_DM1
#define IN3__DM2 CYREG_PRT1_DM2
#define IN3__DR CYREG_PRT1_DR
#define IN3__INP_DIS CYREG_PRT1_INP_DIS
#define IN3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN3__LCD_EN CYREG_PRT1_LCD_EN
#define IN3__MASK 0x20u
#define IN3__PORT 1u
#define IN3__PRT CYREG_PRT1_PRT
#define IN3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN3__PS CYREG_PRT1_PS
#define IN3__SHIFT 5u
#define IN3__SLW CYREG_PRT1_SLW

/* IN4 */
#define IN4__0__INTTYPE CYREG_PICU1_INTTYPE6
#define IN4__0__MASK 0x40u
#define IN4__0__PC CYREG_PRT1_PC6
#define IN4__0__PORT 1u
#define IN4__0__SHIFT 6u
#define IN4__AG CYREG_PRT1_AG
#define IN4__AMUX CYREG_PRT1_AMUX
#define IN4__BIE CYREG_PRT1_BIE
#define IN4__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN4__BYP CYREG_PRT1_BYP
#define IN4__CTL CYREG_PRT1_CTL
#define IN4__DM0 CYREG_PRT1_DM0
#define IN4__DM1 CYREG_PRT1_DM1
#define IN4__DM2 CYREG_PRT1_DM2
#define IN4__DR CYREG_PRT1_DR
#define IN4__INP_DIS CYREG_PRT1_INP_DIS
#define IN4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN4__LCD_EN CYREG_PRT1_LCD_EN
#define IN4__MASK 0x40u
#define IN4__PORT 1u
#define IN4__PRT CYREG_PRT1_PRT
#define IN4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN4__PS CYREG_PRT1_PS
#define IN4__SHIFT 6u
#define IN4__SLW CYREG_PRT1_SLW

/* IR1 */
#define IR1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define IR1__0__MASK 0x01u
#define IR1__0__PC CYREG_PRT0_PC0
#define IR1__0__PORT 0u
#define IR1__0__SHIFT 0u
#define IR1__AG CYREG_PRT0_AG
#define IR1__AMUX CYREG_PRT0_AMUX
#define IR1__BIE CYREG_PRT0_BIE
#define IR1__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR1__BYP CYREG_PRT0_BYP
#define IR1__CTL CYREG_PRT0_CTL
#define IR1__DM0 CYREG_PRT0_DM0
#define IR1__DM1 CYREG_PRT0_DM1
#define IR1__DM2 CYREG_PRT0_DM2
#define IR1__DR CYREG_PRT0_DR
#define IR1__INP_DIS CYREG_PRT0_INP_DIS
#define IR1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR1__LCD_EN CYREG_PRT0_LCD_EN
#define IR1__MASK 0x01u
#define IR1__PORT 0u
#define IR1__PRT CYREG_PRT0_PRT
#define IR1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR1__PS CYREG_PRT0_PS
#define IR1__SHIFT 0u
#define IR1__SLW CYREG_PRT0_SLW

/* IR2 */
#define IR2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define IR2__0__MASK 0x02u
#define IR2__0__PC CYREG_PRT0_PC1
#define IR2__0__PORT 0u
#define IR2__0__SHIFT 1u
#define IR2__AG CYREG_PRT0_AG
#define IR2__AMUX CYREG_PRT0_AMUX
#define IR2__BIE CYREG_PRT0_BIE
#define IR2__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR2__BYP CYREG_PRT0_BYP
#define IR2__CTL CYREG_PRT0_CTL
#define IR2__DM0 CYREG_PRT0_DM0
#define IR2__DM1 CYREG_PRT0_DM1
#define IR2__DM2 CYREG_PRT0_DM2
#define IR2__DR CYREG_PRT0_DR
#define IR2__INP_DIS CYREG_PRT0_INP_DIS
#define IR2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR2__LCD_EN CYREG_PRT0_LCD_EN
#define IR2__MASK 0x02u
#define IR2__PORT 0u
#define IR2__PRT CYREG_PRT0_PRT
#define IR2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR2__PS CYREG_PRT0_PS
#define IR2__SHIFT 1u
#define IR2__SLW CYREG_PRT0_SLW

/* IR3 */
#define IR3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define IR3__0__MASK 0x04u
#define IR3__0__PC CYREG_PRT0_PC2
#define IR3__0__PORT 0u
#define IR3__0__SHIFT 2u
#define IR3__AG CYREG_PRT0_AG
#define IR3__AMUX CYREG_PRT0_AMUX
#define IR3__BIE CYREG_PRT0_BIE
#define IR3__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR3__BYP CYREG_PRT0_BYP
#define IR3__CTL CYREG_PRT0_CTL
#define IR3__DM0 CYREG_PRT0_DM0
#define IR3__DM1 CYREG_PRT0_DM1
#define IR3__DM2 CYREG_PRT0_DM2
#define IR3__DR CYREG_PRT0_DR
#define IR3__INP_DIS CYREG_PRT0_INP_DIS
#define IR3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR3__LCD_EN CYREG_PRT0_LCD_EN
#define IR3__MASK 0x04u
#define IR3__PORT 0u
#define IR3__PRT CYREG_PRT0_PRT
#define IR3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR3__PS CYREG_PRT0_PS
#define IR3__SHIFT 2u
#define IR3__SLW CYREG_PRT0_SLW

/* IR4 */
#define IR4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define IR4__0__MASK 0x08u
#define IR4__0__PC CYREG_PRT0_PC3
#define IR4__0__PORT 0u
#define IR4__0__SHIFT 3u
#define IR4__AG CYREG_PRT0_AG
#define IR4__AMUX CYREG_PRT0_AMUX
#define IR4__BIE CYREG_PRT0_BIE
#define IR4__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR4__BYP CYREG_PRT0_BYP
#define IR4__CTL CYREG_PRT0_CTL
#define IR4__DM0 CYREG_PRT0_DM0
#define IR4__DM1 CYREG_PRT0_DM1
#define IR4__DM2 CYREG_PRT0_DM2
#define IR4__DR CYREG_PRT0_DR
#define IR4__INP_DIS CYREG_PRT0_INP_DIS
#define IR4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR4__LCD_EN CYREG_PRT0_LCD_EN
#define IR4__MASK 0x08u
#define IR4__PORT 0u
#define IR4__PRT CYREG_PRT0_PRT
#define IR4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR4__PS CYREG_PRT0_PS
#define IR4__SHIFT 3u
#define IR4__SLW CYREG_PRT0_SLW

/* IR5 */
#define IR5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define IR5__0__MASK 0x10u
#define IR5__0__PC CYREG_PRT0_PC4
#define IR5__0__PORT 0u
#define IR5__0__SHIFT 4u
#define IR5__AG CYREG_PRT0_AG
#define IR5__AMUX CYREG_PRT0_AMUX
#define IR5__BIE CYREG_PRT0_BIE
#define IR5__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR5__BYP CYREG_PRT0_BYP
#define IR5__CTL CYREG_PRT0_CTL
#define IR5__DM0 CYREG_PRT0_DM0
#define IR5__DM1 CYREG_PRT0_DM1
#define IR5__DM2 CYREG_PRT0_DM2
#define IR5__DR CYREG_PRT0_DR
#define IR5__INP_DIS CYREG_PRT0_INP_DIS
#define IR5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR5__LCD_EN CYREG_PRT0_LCD_EN
#define IR5__MASK 0x10u
#define IR5__PORT 0u
#define IR5__PRT CYREG_PRT0_PRT
#define IR5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR5__PS CYREG_PRT0_PS
#define IR5__SHIFT 4u
#define IR5__SLW CYREG_PRT0_SLW

/* IR6 */
#define IR6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define IR6__0__MASK 0x20u
#define IR6__0__PC CYREG_PRT0_PC5
#define IR6__0__PORT 0u
#define IR6__0__SHIFT 5u
#define IR6__AG CYREG_PRT0_AG
#define IR6__AMUX CYREG_PRT0_AMUX
#define IR6__BIE CYREG_PRT0_BIE
#define IR6__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR6__BYP CYREG_PRT0_BYP
#define IR6__CTL CYREG_PRT0_CTL
#define IR6__DM0 CYREG_PRT0_DM0
#define IR6__DM1 CYREG_PRT0_DM1
#define IR6__DM2 CYREG_PRT0_DM2
#define IR6__DR CYREG_PRT0_DR
#define IR6__INP_DIS CYREG_PRT0_INP_DIS
#define IR6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR6__LCD_EN CYREG_PRT0_LCD_EN
#define IR6__MASK 0x20u
#define IR6__PORT 0u
#define IR6__PRT CYREG_PRT0_PRT
#define IR6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR6__PS CYREG_PRT0_PS
#define IR6__SHIFT 5u
#define IR6__SLW CYREG_PRT0_SLW

/* IR7 */
#define IR7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define IR7__0__MASK 0x40u
#define IR7__0__PC CYREG_PRT0_PC6
#define IR7__0__PORT 0u
#define IR7__0__SHIFT 6u
#define IR7__AG CYREG_PRT0_AG
#define IR7__AMUX CYREG_PRT0_AMUX
#define IR7__BIE CYREG_PRT0_BIE
#define IR7__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR7__BYP CYREG_PRT0_BYP
#define IR7__CTL CYREG_PRT0_CTL
#define IR7__DM0 CYREG_PRT0_DM0
#define IR7__DM1 CYREG_PRT0_DM1
#define IR7__DM2 CYREG_PRT0_DM2
#define IR7__DR CYREG_PRT0_DR
#define IR7__INP_DIS CYREG_PRT0_INP_DIS
#define IR7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR7__LCD_EN CYREG_PRT0_LCD_EN
#define IR7__MASK 0x40u
#define IR7__PORT 0u
#define IR7__PRT CYREG_PRT0_PRT
#define IR7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR7__PS CYREG_PRT0_PS
#define IR7__SHIFT 6u
#define IR7__SLW CYREG_PRT0_SLW

/* IR8 */
#define IR8__0__INTTYPE CYREG_PICU0_INTTYPE7
#define IR8__0__MASK 0x80u
#define IR8__0__PC CYREG_PRT0_PC7
#define IR8__0__PORT 0u
#define IR8__0__SHIFT 7u
#define IR8__AG CYREG_PRT0_AG
#define IR8__AMUX CYREG_PRT0_AMUX
#define IR8__BIE CYREG_PRT0_BIE
#define IR8__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR8__BYP CYREG_PRT0_BYP
#define IR8__CTL CYREG_PRT0_CTL
#define IR8__DM0 CYREG_PRT0_DM0
#define IR8__DM1 CYREG_PRT0_DM1
#define IR8__DM2 CYREG_PRT0_DM2
#define IR8__DR CYREG_PRT0_DR
#define IR8__INP_DIS CYREG_PRT0_INP_DIS
#define IR8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR8__LCD_EN CYREG_PRT0_LCD_EN
#define IR8__MASK 0x80u
#define IR8__PORT 0u
#define IR8__PRT CYREG_PRT0_PRT
#define IR8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR8__PS CYREG_PRT0_PS
#define IR8__SHIFT 7u
#define IR8__SLW CYREG_PRT0_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LED1__0__MASK 0x01u
#define LED1__0__PC CYREG_PRT3_PC0
#define LED1__0__PORT 3u
#define LED1__0__SHIFT 0u
#define LED1__AG CYREG_PRT3_AG
#define LED1__AMUX CYREG_PRT3_AMUX
#define LED1__BIE CYREG_PRT3_BIE
#define LED1__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED1__BYP CYREG_PRT3_BYP
#define LED1__CTL CYREG_PRT3_CTL
#define LED1__DM0 CYREG_PRT3_DM0
#define LED1__DM1 CYREG_PRT3_DM1
#define LED1__DM2 CYREG_PRT3_DM2
#define LED1__DR CYREG_PRT3_DR
#define LED1__INP_DIS CYREG_PRT3_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT3_LCD_EN
#define LED1__MASK 0x01u
#define LED1__PORT 3u
#define LED1__PRT CYREG_PRT3_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED1__PS CYREG_PRT3_PS
#define LED1__SHIFT 0u
#define LED1__SLW CYREG_PRT3_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LED2__0__MASK 0x02u
#define LED2__0__PC CYREG_PRT3_PC1
#define LED2__0__PORT 3u
#define LED2__0__SHIFT 1u
#define LED2__AG CYREG_PRT3_AG
#define LED2__AMUX CYREG_PRT3_AMUX
#define LED2__BIE CYREG_PRT3_BIE
#define LED2__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED2__BYP CYREG_PRT3_BYP
#define LED2__CTL CYREG_PRT3_CTL
#define LED2__DM0 CYREG_PRT3_DM0
#define LED2__DM1 CYREG_PRT3_DM1
#define LED2__DM2 CYREG_PRT3_DM2
#define LED2__DR CYREG_PRT3_DR
#define LED2__INP_DIS CYREG_PRT3_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT3_LCD_EN
#define LED2__MASK 0x02u
#define LED2__PORT 3u
#define LED2__PRT CYREG_PRT3_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED2__PS CYREG_PRT3_PS
#define LED2__SHIFT 1u
#define LED2__SLW CYREG_PRT3_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define LED3__0__MASK 0x04u
#define LED3__0__PC CYREG_PRT3_PC2
#define LED3__0__PORT 3u
#define LED3__0__SHIFT 2u
#define LED3__AG CYREG_PRT3_AG
#define LED3__AMUX CYREG_PRT3_AMUX
#define LED3__BIE CYREG_PRT3_BIE
#define LED3__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED3__BYP CYREG_PRT3_BYP
#define LED3__CTL CYREG_PRT3_CTL
#define LED3__DM0 CYREG_PRT3_DM0
#define LED3__DM1 CYREG_PRT3_DM1
#define LED3__DM2 CYREG_PRT3_DM2
#define LED3__DR CYREG_PRT3_DR
#define LED3__INP_DIS CYREG_PRT3_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT3_LCD_EN
#define LED3__MASK 0x04u
#define LED3__PORT 3u
#define LED3__PRT CYREG_PRT3_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED3__PS CYREG_PRT3_PS
#define LED3__SHIFT 2u
#define LED3__SLW CYREG_PRT3_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT3_PC3
#define LED4__0__PORT 3u
#define LED4__0__SHIFT 3u
#define LED4__AG CYREG_PRT3_AG
#define LED4__AMUX CYREG_PRT3_AMUX
#define LED4__BIE CYREG_PRT3_BIE
#define LED4__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED4__BYP CYREG_PRT3_BYP
#define LED4__CTL CYREG_PRT3_CTL
#define LED4__DM0 CYREG_PRT3_DM0
#define LED4__DM1 CYREG_PRT3_DM1
#define LED4__DM2 CYREG_PRT3_DM2
#define LED4__DR CYREG_PRT3_DR
#define LED4__INP_DIS CYREG_PRT3_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT3_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 3u
#define LED4__PRT CYREG_PRT3_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED4__PS CYREG_PRT3_PS
#define LED4__SHIFT 3u
#define LED4__SLW CYREG_PRT3_SLW

/* LED5 */
#define LED5__0__INTTYPE CYREG_PICU3_INTTYPE4
#define LED5__0__MASK 0x10u
#define LED5__0__PC CYREG_PRT3_PC4
#define LED5__0__PORT 3u
#define LED5__0__SHIFT 4u
#define LED5__AG CYREG_PRT3_AG
#define LED5__AMUX CYREG_PRT3_AMUX
#define LED5__BIE CYREG_PRT3_BIE
#define LED5__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED5__BYP CYREG_PRT3_BYP
#define LED5__CTL CYREG_PRT3_CTL
#define LED5__DM0 CYREG_PRT3_DM0
#define LED5__DM1 CYREG_PRT3_DM1
#define LED5__DM2 CYREG_PRT3_DM2
#define LED5__DR CYREG_PRT3_DR
#define LED5__INP_DIS CYREG_PRT3_INP_DIS
#define LED5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED5__LCD_EN CYREG_PRT3_LCD_EN
#define LED5__MASK 0x10u
#define LED5__PORT 3u
#define LED5__PRT CYREG_PRT3_PRT
#define LED5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED5__PS CYREG_PRT3_PS
#define LED5__SHIFT 4u
#define LED5__SLW CYREG_PRT3_SLW

/* MotorControl */
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define MotorControl_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MotorControl_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MotorControl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define MotorControl_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define MotorControl_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MotorControl_PWMUDB_genblk8_stsreg__0__POS 0
#define MotorControl_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define MotorControl_PWMUDB_genblk8_stsreg__1__POS 1
#define MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define MotorControl_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MotorControl_PWMUDB_genblk8_stsreg__2__POS 2
#define MotorControl_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MotorControl_PWMUDB_genblk8_stsreg__3__POS 3
#define MotorControl_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define MotorControl_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define MotorControl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define MotorControl_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define MotorControl_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define MotorControl_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define MotorControl_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define MotorControl_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL

/* Richting */
#define Richting__0__INTTYPE CYREG_PICU1_INTTYPE0
#define Richting__0__MASK 0x01u
#define Richting__0__PC CYREG_PRT1_PC0
#define Richting__0__PORT 1u
#define Richting__0__SHIFT 0u
#define Richting__AG CYREG_PRT1_AG
#define Richting__AMUX CYREG_PRT1_AMUX
#define Richting__BIE CYREG_PRT1_BIE
#define Richting__BIT_MASK CYREG_PRT1_BIT_MASK
#define Richting__BYP CYREG_PRT1_BYP
#define Richting__CTL CYREG_PRT1_CTL
#define Richting__DM0 CYREG_PRT1_DM0
#define Richting__DM1 CYREG_PRT1_DM1
#define Richting__DM2 CYREG_PRT1_DM2
#define Richting__DR CYREG_PRT1_DR
#define Richting__INP_DIS CYREG_PRT1_INP_DIS
#define Richting__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Richting__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Richting__LCD_EN CYREG_PRT1_LCD_EN
#define Richting__MASK 0x01u
#define Richting__PORT 1u
#define Richting__PRT CYREG_PRT1_PRT
#define Richting__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Richting__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Richting__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Richting__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Richting__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Richting__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Richting__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Richting__PS CYREG_PRT1_PS
#define Richting__SHIFT 0u
#define Richting__SLW CYREG_PRT1_SLW

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU3_INTTYPE5
#define SW1__0__MASK 0x20u
#define SW1__0__PC CYREG_PRT3_PC5
#define SW1__0__PORT 3u
#define SW1__0__SHIFT 5u
#define SW1__AG CYREG_PRT3_AG
#define SW1__AMUX CYREG_PRT3_AMUX
#define SW1__BIE CYREG_PRT3_BIE
#define SW1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SW1__BYP CYREG_PRT3_BYP
#define SW1__CTL CYREG_PRT3_CTL
#define SW1__DM0 CYREG_PRT3_DM0
#define SW1__DM1 CYREG_PRT3_DM1
#define SW1__DM2 CYREG_PRT3_DM2
#define SW1__DR CYREG_PRT3_DR
#define SW1__INP_DIS CYREG_PRT3_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SW1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT3_LCD_EN
#define SW1__MASK 0x20u
#define SW1__PORT 3u
#define SW1__PRT CYREG_PRT3_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SW1__PS CYREG_PRT3_PS
#define SW1__SHIFT 5u
#define SW1__SLW CYREG_PRT3_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define SW2__0__MASK 0x40u
#define SW2__0__PC CYREG_PRT3_PC6
#define SW2__0__PORT 3u
#define SW2__0__SHIFT 6u
#define SW2__AG CYREG_PRT3_AG
#define SW2__AMUX CYREG_PRT3_AMUX
#define SW2__BIE CYREG_PRT3_BIE
#define SW2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SW2__BYP CYREG_PRT3_BYP
#define SW2__CTL CYREG_PRT3_CTL
#define SW2__DM0 CYREG_PRT3_DM0
#define SW2__DM1 CYREG_PRT3_DM1
#define SW2__DM2 CYREG_PRT3_DM2
#define SW2__DR CYREG_PRT3_DR
#define SW2__INP_DIS CYREG_PRT3_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SW2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT3_LCD_EN
#define SW2__MASK 0x40u
#define SW2__PORT 3u
#define SW2__PRT CYREG_PRT3_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SW2__PS CYREG_PRT3_PS
#define SW2__SHIFT 6u
#define SW2__SLW CYREG_PRT3_SLW

/* SendBleDataISR */
#define SendBleDataISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SendBleDataISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SendBleDataISR__INTC_MASK 0x08u
#define SendBleDataISR__INTC_NUMBER 3u
#define SendBleDataISR__INTC_PRIOR_NUM 7u
#define SendBleDataISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SendBleDataISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SendBleDataISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TimerUS */
#define TimerUS_TimerHW__CAP0 CYREG_TMR0_CAP0
#define TimerUS_TimerHW__CAP1 CYREG_TMR0_CAP1
#define TimerUS_TimerHW__CFG0 CYREG_TMR0_CFG0
#define TimerUS_TimerHW__CFG1 CYREG_TMR0_CFG1
#define TimerUS_TimerHW__CFG2 CYREG_TMR0_CFG2
#define TimerUS_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define TimerUS_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define TimerUS_TimerHW__PER0 CYREG_TMR0_PER0
#define TimerUS_TimerHW__PER1 CYREG_TMR0_PER1
#define TimerUS_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define TimerUS_TimerHW__PM_ACT_MSK 0x01u
#define TimerUS_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define TimerUS_TimerHW__PM_STBY_MSK 0x01u
#define TimerUS_TimerHW__RT0 CYREG_TMR0_RT0
#define TimerUS_TimerHW__RT1 CYREG_TMR0_RT1
#define TimerUS_TimerHW__SR0 CYREG_TMR0_SR0

/* TriggerReg */
#define TriggerReg_Sync_ctrl_reg__0__MASK 0x01u
#define TriggerReg_Sync_ctrl_reg__0__POS 0
#define TriggerReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define TriggerReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define TriggerReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define TriggerReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define TriggerReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define TriggerReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define TriggerReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define TriggerReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define TriggerReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define TriggerReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define TriggerReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define TriggerReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define TriggerReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define TriggerReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define TriggerReg_Sync_ctrl_reg__MASK 0x01u
#define TriggerReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define TriggerReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define TriggerReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* isrUltraSonen */
#define isrUltraSonen__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrUltraSonen__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrUltraSonen__INTC_MASK 0x20000u
#define isrUltraSonen__INTC_NUMBER 17u
#define isrUltraSonen__INTC_PRIOR_NUM 7u
#define isrUltraSonen__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isrUltraSonen__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrUltraSonen__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* readIRSensors */
#define readIRSensors__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define readIRSensors__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define readIRSensors__INTC_MASK 0x20u
#define readIRSensors__INTC_NUMBER 5u
#define readIRSensors__INTC_PRIOR_NUM 7u
#define readIRSensors__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define readIRSensors__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define readIRSensors__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* selectUS */
#define selectUS_Sync_ctrl_reg__REMOVED 1u

/* sendBleDataTimer */
#define sendBleDataTimer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define sendBleDataTimer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define sendBleDataTimer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define sendBleDataTimer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define sendBleDataTimer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define sendBleDataTimer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define sendBleDataTimer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define sendBleDataTimer_TimerHW__PER0 CYREG_TMR1_PER0
#define sendBleDataTimer_TimerHW__PER1 CYREG_TMR1_PER1
#define sendBleDataTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define sendBleDataTimer_TimerHW__PM_ACT_MSK 0x02u
#define sendBleDataTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define sendBleDataTimer_TimerHW__PM_STBY_MSK 0x02u
#define sendBleDataTimer_TimerHW__RT0 CYREG_TMR1_RT0
#define sendBleDataTimer_TimerHW__RT1 CYREG_TMR1_RT1
#define sendBleDataTimer_TimerHW__SR0 CYREG_TMR1_SR0

/* statusEcho */
#define statusEcho_sts_sts_reg__REMOVED 1u

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x02u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x04u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x04u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Roadster1.0"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0002003Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
