OpenROAD v2.0-8236-g9a713f0e8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/program_counter/runs/program_counter_flow/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   program_counter
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3525
Number of terminals:      28
Number of snets:          2
Number of nets:           144

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 86.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 20768.
[INFO DRT-0033] mcon shape region query size = 49798.
[INFO DRT-0033] met1 shape region query size = 7397.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 311.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 309.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 105.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 222 pins.
[INFO DRT-0081]   Complete 68 unique inst patterns.
[INFO DRT-0084]   Complete 83 groups.
#scanned instances     = 3525
#unique  instances     = 86
#stdCellGenAp          = 1958
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1468
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 403
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 125.51 (MB), peak = 125.51 (MB)

Number of guides:     960

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 326.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 257.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 140.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 466 vertical wires in 1 frboxes and 269 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 24 vertical wires in 1 frboxes and 64 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.60 (MB), peak = 134.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.60 (MB), peak = 134.96 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 145.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 164.30 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 164.55 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 165.07 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 165.07 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 169.39 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 175.57 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 175.57 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 177.12 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:01, memory = 178.92 (MB).
[INFO DRT-0199]   Number of violations = 61.
Viol/Layer         li1   met1    via   met2
Metal Spacing        1     12      0      1
Recheck              0      2      0      0
Short                0     40      1      4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 504.95 (MB), peak = 516.89 (MB)
Total wire length = 5690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2756 um.
Total wire length on LAYER met2 = 2891 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 802.
Up-via summary (total 802):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    387
           met2     12
           met3      0
           met4      0
----------------------
                   802


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 61 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 20% with 61 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 80% with 64 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 509.07 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        2
Short               10
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 509.27 (MB), peak = 521.06 (MB)
Total wire length = 5663 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2743 um.
Total wire length on LAYER met2 = 2876 um.
Total wire length on LAYER met3 = 44 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 793.
Up-via summary (total 793):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    376
           met2     14
           met3      0
           met4      0
----------------------
                   793


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 509.27 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:00, memory = 509.35 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing       12
Short                9
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 521.01 (MB), peak = 521.06 (MB)
Total wire length = 5665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2750 um.
Total wire length on LAYER met2 = 2873 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 787.
Up-via summary (total 787):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    372
           met2     12
           met3      0
           met4      0
----------------------
                   787


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 521.01 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        6
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 524.80 (MB), peak = 524.80 (MB)
Total wire length = 5663 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2747 um.
Total wire length on LAYER met2 = 2874 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 787.
Up-via summary (total 787):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    372
           met2     12
           met3      0
           met4      0
----------------------
                   787


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 524.80 (MB), peak = 524.80 (MB)
Total wire length = 5672 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2746 um.
Total wire length on LAYER met2 = 2879 um.
Total wire length on LAYER met3 = 45 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 794.
Up-via summary (total 794):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    377
           met2     14
           met3      0
           met4      0
----------------------
                   794


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 524.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 524.80 (MB), peak = 524.80 (MB)
Total wire length = 5670 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2746 um.
Total wire length on LAYER met2 = 2879 um.
Total wire length on LAYER met3 = 45 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 794.
Up-via summary (total 794):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    377
           met2     14
           met3      0
           met4      0
----------------------
                   794


[INFO DRT-0198] Complete detail routing.
Total wire length = 5670 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2746 um.
Total wire length on LAYER met2 = 2879 um.
Total wire length on LAYER met3 = 45 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 794.
Up-via summary (total 794):.

----------------------
 FR_MASTERSLICE      0
            li1    403
           met1    377
           met2     14
           met3      0
           met4      0
----------------------
                   794


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 524.80 (MB), peak = 524.80 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/program_counter/runs/program_counter_flow/results/routing/program_counter.odb'…
Writing netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/program_counter/runs/program_counter_flow/results/routing/program_counter.nl.v'…
Writing powered netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/program_counter/runs/program_counter_flow/results/routing/program_counter.pnl.v'…
Writing layout to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/program_counter/runs/program_counter_flow/results/routing/program_counter.def'…
