// Seed: 1817878647
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
    , id_9,
    output reg id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  logic id_10;
  always @(1'd0 or 1) begin
    id_3 <= 1;
    id_9 = {1, 1, 1, id_4};
    if (id_5 && 1) begin
      id_3 <= id_2[1] ? 1 : 1;
      SystemTFIdentifier;
    end
  end
endmodule
