FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;2.457157;0.012754;0.008269;0.007255;0.027340;0.001051;Number of seconds simulated 
sim_ticks;2457156525500;12754352000;8268794000;7255243500;27340250000;1050747000;Number of ticks simulated 
final_tick;2457156525500;2469910877500;2478179671500;2485434915000;2512775165000;2513825912000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;169802;3029537;5664201;2595881;412334;43647584;Simulator instruction rate (inst/s) 
host_op_rate;169802;3029536;5664197;2595880;412334;43647448;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;3833372803;330860499;386695682;140309708;58997390;239053389;Simulator tick rate (ticks/s) 
host_mem_usage;471276;474348;474348;475372;476396;476396;Number of bytes of host memory used 
host_seconds;640.99;38.55;21.38;51.71;463.41;4.40;Real time elapsed on the host 
sim_insts;108841766;116785622;121118632;134229763;191081449;191849564;Number of instructions simulated 
sim_ops;108841766;116785622;121118632;134229763;191081449;191849564;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;44396032;1403072;456256;1236160;1205824;213632;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;155823168;311360;718080;1686912;9590848;255360;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13440;2048;1984;1792;1856;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;4978368;1549440;311104;162432;537600;119232;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;1996608;906816;298816;162688;7279424;137024;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.inst;32209216;2528128;2057344;457152;1378944;387008;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.data;14288640;1161344;1122496;361472;8537216;742976;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.inst;22168256;2332352;435776;1676672;1409984;4160;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.data;4721024;894656;332864;1163328;8561664;2432;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;280594752;11089216;5734720;6908608;38503360;1861824;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;44396032;1403072;456256;1236160;1205824;213632;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;4978368;1549440;311104;162432;537600;119232;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu2.inst;32209216;2528128;2057344;457152;1378944;387008;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu3.inst;22168256;2332352;435776;1676672;1409984;4160;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;103751872;7812992;3260480;3532416;4532352;724032;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;28903872;2062016;1503424;1875392;22214848;699840;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;31736256;2909888;2240704;2579904;22915264;699840;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;693688;21923;7129;19315;18841;3338;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2434737;4865;11220;26358;149857;3990;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;210;32;31;28;29;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;77787;24210;4861;2538;8400;1863;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;31197;14169;4669;2542;113741;2141;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.inst;503269;39502;32146;7143;21546;6047;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.data;223260;18146;17539;5648;133394;11609;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.inst;346379;36443;6809;26198;22031;65;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.data;73766;13979;5201;18177;133776;38;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4384293;173269;89605;107947;601615;29091;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;451623;32219;23491;29303;347107;10935;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;495879;45467;35011;40311;358051;10935;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;18068052;110007314;55178059;170381601;44104352;203314404;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;63416053;24412060;86842168;232509357;350795914;243027104;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;5470;160573;239938;246994;67885;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;2026069;121483240;37623866;22388222;19663317;113473557;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;812569;71098555;36137797;22423507;266253015;130406273;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.inst;13108329;198216891;248808230;63009877;50436408;368317016;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.data;5815112;91054724;135750872;49822173;312258154;707093144;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.inst;9021914;182867150;52701277;231097964;51571730;3959088;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.data;1921336;70145155;40255447;160343068;313152367;2314544;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;114194903;869445661;693537655;952222761;1408303143;1771905130;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;18068052;110007314;55178059;170381601;44104352;203314404;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;2026069;121483240;37623866;22388222;19663317;113473557;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu2.inst;13108329;198216891;248808230;63009877;50436408;368317016;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu3.inst;9021914;182867150;52701277;231097964;51571730;3959088;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;42224364;612574594;394311432;486877663;165775807;689064066;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;11763138;161671561;181819017;258487810;812532731;666040446;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;1152708;66477074;89164151;97103839;25618493;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;12915846;228148635;270983169;355591649;838151224;666040446;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;11763138;161671561;181819017;258487810;812532731;666040446;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;18068052;110007314;55178059;170381601;44104352;203314404;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;63416053;24412060;86842168;232509357;350795914;243027104;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;1158178;66637647;89404090;97350833;25686378;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;2026069;121483240;37623866;22388222;19663317;113473557;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;812569;71098555;36137797;22423507;266253015;130406273;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.inst;13108329;198216891;248808230;63009877;50436408;368317016;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.data;5815112;91054724;135750872;49822173;312258154;707093144;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.inst;9021914;182867150;52701277;231097964;51571730;3959088;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.data;1921336;70145155;40255447;160343068;313152367;2314544;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;127110750;1097594296;964520824;1307814410;2246454367;2437945576;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4384293;173271;89605;107947;601614;29090;Number of read requests accepted 
system.mem_ctrls.writeReqs;495879;45467;35011;40311;358051;10935;Number of write requests accepted 
system.mem_ctrls.readBursts;4384293;173271;89605;107947;601614;29090;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;495879;45467;35011;40311;358051;10935;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;278436544;10921280;5675840;6793536;37734656;1844352;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2158208;168064;58880;115072;768640;17408;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;31528576;2808128;2233472;2559552;22824896;695616;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;280594752;11089344;5734720;6908608;38503296;1861760;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;31736256;2909888;2240704;2579904;22915264;699840;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;33722;2626;920;1798;12010;272;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;3217;1593;117;312;1411;68;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;32646;7163;983;1647;2324;74;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;265651;11852;5852;6317;31853;1633;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;286959;4389;3726;4309;46388;1265;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;239392;18707;6907;8949;34537;1959;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;166532;7467;5129;5668;34628;1512;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;191796;10927;5018;5627;30734;1977;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;237680;9337;5633;5386;36055;1938;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;252625;10433;5499;6420;32451;1742;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;348425;6205;4894;5622;30067;1677;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;358909;27562;8274;9312;31665;2431;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;212413;5203;4742;5404;52189;2582;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;321019;14478;5614;8079;31990;2312;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;387290;9197;5388;5996;39216;1634;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;261135;13215;6735;8035;32839;1545;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;313935;10544;6879;8015;60160;2108;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;221570;5543;4704;6751;31441;1653;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;285240;5586;3691;6259;33391;850;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;26840;3820;2319;2158;18360;353;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;57544;2791;2651;2628;34134;597;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;27539;3004;2459;2936;19070;487;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;23720;3092;2177;2285;21051;576;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;27278;2262;1980;2332;18505;873;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;25228;2838;2471;2518;22625;707;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;31081;2295;2066;2304;19085;584;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;36898;2376;2321;2302;18301;381;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;22141;2130;2399;1806;16344;870;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;23805;2591;2312;2911;44894;749;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;30607;2516;2152;2759;18487;1221;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;51862;3084;2353;2014;24752;837;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;24689;2754;1811;2483;18579;779;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;23554;2951;1975;2266;22813;689;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;24952;2586;1577;2820;18621;773;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;34896;2787;1875;3471;21018;393;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;39;2;8;8;15;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;2457156452000;12754417000;8268794000;7255251000;27340250000;1050713000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4384293;173271;89605;107947;601614;29090;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;495879;45467;35011;40311;358051;10935;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;2772660;69127;45716;55514;163579;12270;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;1108108;54434;26809;32023;173490;10197;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;329035;25524;9860;11449;113050;3721;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;110134;12265;4217;4814;61325;1838;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;21483;4899;1282;1529;25920;501;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;6277;2158;458;518;15382;177;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;1978;1126;224;196;10673;68;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;708;599;111;92;7782;30;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;132;285;8;13;5848;13;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;34;130;0;1;4557;3;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;9;62;0;0;2953;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;2;22;0;0;1913;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;2;11;0;0;1460;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;3;0;0;734;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;2;0;0;0;494;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;410;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;25;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;5;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;3;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;1;0;0;0;1;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;1046;111;88;156;765;20;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;1528;192;125;209;1042;23;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;15965;737;565;898;5563;189;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;19491;1031;819;1203;10678;298;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;21742;1317;1050;1415;14460;391;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;26860;2024;1500;1892;18127;662;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;28977;2209;1603;2026;19493;702;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;31031;2577;1933;2289;21588;738;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;33145;2953;2313;2596;24098;799;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;34381;3180;2396;2747;25050;817;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;34621;3259;2511;2857;25484;836;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;35997;3246;2527;2774;25270;829;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;35059;3029;2321;2631;24818;800;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;35346;3088;2417;2705;25053;803;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;32248;2958;2320;2602;24453;767;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;32035;2863;2345;2597;24108;765;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;31643;2775;2342;2538;23528;711;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;31030;2745;2285;2480;22910;693;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;1579;442;454;293;2265;12;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;1148;353;360;234;1633;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;877;300;296;207;1310;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;732;272;253;181;1090;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;578;244;194;168;965;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;485;220;156;151;874;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;402;176;124;149;828;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;334;168;103;115;783;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;292;136;104;127;765;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;288;125;97;104;693;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;256;122;94;107;648;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;227;105;82;101;660;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;218;92;84;95;615;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;223;94;81;87;649;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;208;93;84;88;831;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;194;82;71;71;854;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;163;86;60;75;818;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;164;69;64;66;761;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;173;76;69;68;690;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;172;61;67;76;631;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;145;63;65;66;554;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;155;48;61;80;555;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;150;48;56;78;150;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;175;34;67;106;112;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;186;28;50;118;88;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;209;17;56;96;87;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;199;10;54;82;65;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;183;5;43;70;60;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;174;5;34;64;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;115;2;27;36;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;98;4;24;25;40;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1024563;57098;31824;37950;565140;10214;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;302.531917;240.451154;248.526898;246.495283;107.156004;248.719013;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;175.908259;149.227963;152.212302;150.728407;80.450881;149.369738;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;330.864125;272.701073;284.423543;283.021931;153.198977;291.367407;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;399796;24564;13341;16231;456370;4480;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;244173;15059;8775;10195;74921;2706;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;104153;6041;3226;3801;11977;975;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;53612;3060;1578;1839;4235;439;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;38535;1845;987;1288;2709;297;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;22056;1346;644;777;1597;199;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;17751;877;470;550;1406;147;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;15046;637;355;389;1002;116;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;129441;3669;2448;2880;10923;855;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1024563;57098;31824;37950;565140;10214;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;30077;2496;2036;2353;21947;676;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;144.646175;68.364984;43.572200;45.098173;26.864583;42.659763;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;5954.203124;282.048911;64.809895;78.557180;169.327013;40.947152;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;30076;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;30077;2496;2036;2353;21947;676;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;30077;2496;2036;2353;21947;676;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;16.379094;17.578926;17.140472;16.996600;16.250011;16.078402;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;16.217505;16.682686;16.518628;16.507262;16.190756;16.073078;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.328025;10.640499;8.943992;7.718693;2.452773;0.436899;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;29714;2413;1982;2296;21626;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;151;8;11;12;276;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;40;1;2;1;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;69;26;16;19;15;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;11;7;2;3;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;2;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;1;;;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;8;1;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;2;;;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;2;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;3;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;1;3;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;1;1;;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;11;7;1;3;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;2;3;1;2;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;5;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;2;;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;42;16;12;9;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::128-131;1;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;2;1;;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::144-147;2;2;1;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::152-155;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::156-159;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;30077;2496;2036;2353;21947;676;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;45296030083;3350133253;1604186245;1848684998;23024882022;600515250;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;126869236333;6549727003;3267029995;3838978748;34079957022;1140852750;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;21752855000;853225000;443425000;530745000;2948020000;144090000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;10411.51;19632.18;18088.59;17415.94;39051.43;20838.20;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;29161.51;38382.18;36838.59;36165.94;57801.43;39588.20;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;113.32;856.28;686.42;936.36;1380.19;1755.28;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;12.83;220.17;270.11;352.79;834.85;662.02;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;114.19;869.46;693.54;952.22;1408.30;1771.84;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;12.92;228.15;270.98;355.59;838.15;666.04;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.99;8.41;7.47;10.07;17.30;18.89;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.89;6.69;5.36;7.32;10.78;13.71;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.10;1.72;2.11;2.76;6.52;5.17;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.15;1.53;1.32;1.44;2.28;1.89;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;26.16;26.66;25.31;25.41;26.46;25.76;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3472221;122647;63584;76241;231708;21056;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;346407;34776;28176;31959;149387;8416;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;79.81;71.87;71.70;71.82;39.30;73.07;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;70.31;79.26;80.75;79.90;41.89;77.45;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;503497.92;58309.10;66354.19;48936.66;28489.37;26251.42;Average gap between requests 
system.mem_ctrls.pageHitRate;78.84;73.38;74.25;74.03;40.27;74.26;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2196246827500;6888178250;4164866000;1572091750;6304490750;252750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;82049760000;425880000;276120000;242320000;912860000;35100000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;178857322750;5439812750;3828070250;5442314500;20120231000;1015798500;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;3276428400;3458352240;3568131000;3692046960;5746560120;5779740960;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;4469162040;4718853720;4849649280;5012786520;7230512520;7274519280;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;1787733750;1886997750;1946896875;2014509750;3135523875;3153628500;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;2438530875;2574771375;2646138000;2735151375;3945220125;3969231750;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;15514488600;16133083200;16465862400;16842696000;19000854600;19107769200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;18419497200;19131832200;19490827200;19942236600;22382490000;22500480600;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1659683520;1805256720;1924832160;2051004240;3159829440;3189365280;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1532481120;1671217920;1777710240;1910880720;3112972560;3153764160;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;160489330560;161322351840;161862442560;162336420480;164121974640;164190630240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;160489330560;161322351840;161862442560;162336420480;164121974640;164190630240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;152761472595;156697953300;159328950750;162866836440;176947061940;177644462355;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;157183740360;161122293585;163872224955;167564212425;181701088515;182404692810;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1340291046750;1344490315500;1347143856750;1348394484000;1352445958500;1352464894500;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1336411864500;1340609315250;1343158528500;1344273978750;1348275759750;1348289253750;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;1675780184175;1685794310550;1692240972495;1698197997870;1724557763115;1725530491035;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;1680944606655;1691150635890;1697657520735;1703775666870;1730770018110;1731782572590;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;682.000499;682.533305;682.857235;683.260270;686.317087;686.417056;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;684.102289;684.701938;685.042933;685.504413;688.789359;688.904138;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4249786;182142;78526;99889;312073;20697;Transaction distribution 
system.membus.trans_dist::ReadResp;4249323;182137;78526;99887;312070;20698;Transaction distribution 
system.membus.trans_dist::WriteReq;24827;2108;1695;1873;1729;14;Transaction distribution 
system.membus.trans_dist::WriteResp;24827;2108;1695;1873;1729;14;Transaction distribution 
system.membus.trans_dist::Writeback;451623;32219;23491;29303;347107;10935;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;88934;17439;1807;3601;5263;190;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;53535;10131;919;1601;3748;115;Transaction distribution 
system.membus.trans_dist::UpgradeResp;142469;27570;2726;5202;9011;305;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;4;23;;1;16;;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;4;23;;1;16;;Transaction distribution 
system.membus.trans_dist::ReadExReq;355400;27936;19188;20314;305590;9392;Transaction distribution 
system.membus.trans_dist::ReadExResp;355400;27936;19188;20314;305590;9392;Transaction distribution 
system.membus.trans_dist::BadAddressError;463;3;;2;4;;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88932;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88932;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;1389624;43846;14267;38653;37716;6677;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;1389624;43846;14267;38653;37716;6677;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;30734;4472;9658;10568;8688;6;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5251719;28783;31241;74710;402341;11629;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio;690;;;;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5283143;33255;40899;85278;411029;11635;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;155620;48423;9720;5080;16821;3727;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;155620;48423;9720;5080;16821;3727;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;5850;640;30;62;144;8;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;97163;53423;12956;6725;307615;5521;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio;26;;;2;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;103039;54063;12986;6789;307759;5529;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port;1006687;79006;64294;14286;43120;12095;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::total;1006687;79006;64294;14286;43120;12095;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave;19162;1326;1010;422;642;10;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port;661679;66967;49201;16049;361239;30606;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio;192;;;;4;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::total;681033;68293;50211;16471;361885;30616;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port;692821;72887;13618;52398;44090;130;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::total;692821;72887;13618;52398;44090;130;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave;8438;974;114;648;624;4;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port;352760;55322;15449;52367;361412;109;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio;18;6;;2;4;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::total;361216;56302;15563;53017;362040;113;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9762115;482635;244660;294044;1606406;70522;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845824;849920;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845824;849920;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;44396032;1403072;456256;1236160;1205824;213632;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;44396032;1403072;456256;1236160;1205824;213632;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;55330;4570;5067;5928;4918;24;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;173671296;464640;1171904;2705280;15741248;440192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;173726626;469210;1176971;2711208;15746166;440216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;4978368;1549440;311104;162432;537600;119232;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;4978368;1549440;311104;162432;537600;119232;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;23147;2560;113;132;460;32;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;2921792;1485440;491392;240384;12129856;196352;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;2944939;1488000;491505;240516;12130316;196384;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port;32209216;2528128;2057344;457152;1378944;387008;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::total;32209216;2528128;2057344;457152;1378944;387008;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave;52148;3459;1316;788;1317;40;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port;19885696;1948352;1792640;538880;14099712;1197760;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::total;19937844;1951811;1793956;539668;14101029;1197800;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port;22168256;2332352;435776;1676672;1409984;4160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::total;22168256;2332352;435776;1676672;1409984;4160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave;32004;2845;340;940;858;16;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port;9254528;1437760;519744;1765248;14213184;3328;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::total;9286532;1440605;520084;1766188;14214042;3344;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;312493637;14012538;7982260;9496300;61426177;2561776;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;322992;55636;6141;11833;19428;1230;Total snoops (count) 
system.membus.snoop_fanout::samples;5236312;281542;131748;161748;981436;41329;Request fanout histogram 
system.membus.snoop_fanout::mean;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;5236312;281542;131748;161748;981436;41329;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::max_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::total;5236312;281542;131748;161748;981436;41329;Request fanout histogram 
system.membus.reqLayer0.occupancy;61112495;6745987;8336498;8871500;7953999;30500;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.1;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;10544101977;694662518;431549433;510893136;4015935792;134492998;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.4;5.4;5.2;7.0;14.7;12.8;Layer utilization (%) 
system.membus.reqLayer2.occupancy;549000;3000;;3000;5000;;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;0.0;;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer1.occupancy;46431251;13587952;11875680;11326692;11256211;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.1;0.1;0.2;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;6571078172;206990405;67191471;182299154;178008052;31415225;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.3;1.6;0.8;2.5;0.7;3.0;Layer utilization (%) 
system.membus.respLayer3.occupancy;23497396895;133779629;119757702;284681234;1440747143;42868971;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;1.0;1.0;1.4;3.9;5.3;4.1;Layer utilization (%) 
system.membus.respLayer4.occupancy;730877290;228507537;45749975;23920952;79621522;17576694;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.0;1.8;0.6;0.3;0.3;1.7;Layer utilization (%) 
system.membus.respLayer5.occupancy;407322101;214099482;47099175;26323177;1091123549;21896213;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.0;1.7;0.6;0.4;4.0;2.1;Layer utilization (%) 
system.membus.respLayer6.occupancy;4748025832;372583900;302909357;67320957;203457967;56964476;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.2;2.9;3.7;0.9;0.7;5.4;Layer utilization (%) 
system.membus.respLayer7.occupancy;2761103919;262033921;183673080;64107602;1286581561;108851973;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;2.1;2.2;0.9;4.7;10.4;Layer utilization (%) 
system.membus.respLayer8.occupancy;3266339955;343765642;64247405;247068142;208226124;612250;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.1;2.7;0.8;3.4;0.8;0.1;Layer utilization (%) 
system.membus.respLayer9.occupancy;1498194877;226058349;60197300;207501222;1281734213;400494;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.1;1.8;0.7;2.9;4.7;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44450;13280;11551;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;0.269984;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44450;13280;11551;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2415694600000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.269984;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.016874;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.016874;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::3;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400370;119520;104055;99492;98877;0;Number of tag accesses 
system.iocache.tags.data_accesses;400370;119520;104055;99492;98877;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;210;32;31;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;210;32;31;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;22;;12;21;15;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;22;;12;21;15;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;210;32;31;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;210;32;31;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;210;32;31;28;29;;number of overall misses 
system.iocache.overall_misses::total;210;32;31;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;36923354;5053982;4459733;4044984;4188232;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;36923354;5053982;4459733;4044984;4188232;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;36923354;5053982;4459733;4044984;4188232;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;36923354;5053982;4459733;4044984;4188232;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;36923354;5053982;4459733;4044984;4188232;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;36923354;5053982;4459733;4044984;4188232;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;210;32;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;210;32;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44278;13248;11532;11029;10959;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44278;13248;11532;11029;10959;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;210;32;31;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;210;32;31;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;210;32;31;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;210;32;31;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000497;;0.001041;0.001904;0.001369;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000497;;0.001041;0.001904;0.001369;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;175825.495238;157936.937500;143862.354839;144463.714286;144421.793103;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;442;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.822222;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;210;32;31;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;210;32;31;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;210;32;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;210;32;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;210;32;31;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;210;32;31;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;25951854;3379982;2836233;2574984;2667732;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;25951854;3379982;2836233;2574984;2667732;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;3101860463;887183393;808382875;782323178;751731661;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;3101860463;887183393;808382875;782323178;751731661;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;25951854;3379982;2836233;2574984;2667732;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;25951854;3379982;2836233;2574984;2667732;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;25951854;3379982;2836233;2574984;2667732;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;25951854;3379982;2836233;2574984;2667732;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999503;1;0.998959;0.998096;0.998631;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999503;1;0.998959;0.998096;0.998631;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;70089.037938;66967.345486;70172.124566;71068.602653;68688.931012;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;70089.037938;66967.345486;70172.124566;71068.602653;68688.931012;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;123580.257143;105624.437500;91491.387097;91963.714286;91990.758621;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu0.branchPred.lookups;18984459;434805;301831;1268034;4170492;45270;Number of BP lookups 
system.cpu0.branchPred.condPredicted;16054510;336126;201898;1107270;4023813;34555;Number of conditional branches predicted 
system.cpu0.branchPred.condIncorrect;339225;11553;7680;51386;16312;2931;Number of conditional branches incorrect 
system.cpu0.branchPred.BTBLookups;11644963;345908;220659;1072230;2820838;33183;Number of BTB lookups 
system.cpu0.branchPred.BTBHits;7841069;262135;152172;933106;1271809;19297;Number of BTB hits 
system.cpu0.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu0.branchPred.BTBHitPct;67.334426;75.781711;68.962517;87.024799;45.086212;58.153271;BTB Hit Percentage 
system.cpu0.branchPred.usedRAS;1233032;38887;44217;67408;58741;3741;Number of times the RAS was used to get a target. 
system.cpu0.branchPred.RASInCorrect;20298;729;180;734;601;112;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;500;500;500;500;500;500;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;12838187;416407;238856;1688982;5764650;52195;DTB read hits 
system.cpu0.dtb.read_misses;45749;1533;1431;2881;53896;328;DTB read misses 
system.cpu0.dtb.read_acv;35;20;1;2;4;0;DTB read access violations 
system.cpu0.dtb.read_accesses;412439;23908;44492;1344846;5464736;13997;DTB read accesses 
system.cpu0.dtb.write_hits;5351508;181098;146129;825987;1329184;33575;DTB write hits 
system.cpu0.dtb.write_misses;7634;468;905;1104;313770;42;DTB write misses 
system.cpu0.dtb.write_acv;93;20;10;39;30;21;DTB write access violations 
system.cpu0.dtb.write_accesses;102856;7414;18180;616316;1303865;7446;DTB write accesses 
system.cpu0.dtb.data_hits;18189695;597505;384985;2514969;7093834;85770;DTB hits 
system.cpu0.dtb.data_misses;53383;2001;2336;3985;367666;370;DTB misses 
system.cpu0.dtb.data_acv;128;40;11;41;34;21;DTB access violations 
system.cpu0.dtb.data_accesses;515295;31322;62672;1961162;6768601;21443;DTB accesses 
system.cpu0.itb.fetch_hits;969637;36966;39698;1209462;2794763;13278;ITB hits 
system.cpu0.itb.fetch_misses;5636;4394;4530;7116;6255;589;ITB misses 
system.cpu0.itb.fetch_acv;117;56;4;161;38;6;ITB acv 
system.cpu0.itb.fetch_accesses;975273;41360;44228;1216578;2801018;13867;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;270894148;4469544;3855400;9337422;49454572;587560;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.fetch.icacheStallCycles;32487876;989178;476445;2122862;3967378;131147;Number of cycles fetch is stalled on an Icache miss 
system.cpu0.fetch.Insts;86513934;2085187;1482427;9689828;34189204;277127;Number of instructions fetch has processed 
system.cpu0.fetch.Branches;18984459;434805;301831;1268034;4170492;45270;Number of branches that fetch encountered 
system.cpu0.fetch.predictedBranches;9074101;301022;196389;1000514;1330550;23038;Number of branches that fetch has predicted taken 
system.cpu0.fetch.Cycles;189850409;1252144;1734715;4429051;42578316;204959;Number of cycles fetch has run and was not squashing or blocked 
system.cpu0.fetch.SquashCycles;1002654;38676;28182;123342;489496;7882;Number of cycles fetch has spent squashing 
system.cpu0.fetch.TlbCycles;432;;23;611;36;;Number of cycles fetch has spent waiting for tlb 
system.cpu0.fetch.MiscStallCycles;79578;3917;386;2825;4059;116;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu0.fetch.PendingTrapStallCycles;359194;635739;1155186;1423976;1247321;34967;Number of stall cycles due to pending traps 
system.cpu0.fetch.PendingQuiesceStallCycles;454424;4501;8638;11461;8630;62;Number of stall cycles due to pending quiesce instructions 
system.cpu0.fetch.IcacheWaitRetryStallCycles;448;50;54;48;39;;Number of stall cycles due to full MSHR 
system.cpu0.fetch.CacheLines;10838678;260557;229085;1490267;3083145;38647;Number of cache lines fetched 
system.cpu0.fetch.IcacheSquashes;244061;8204;4912;16474;11384;2227;Number of outstanding Icache misses that were squashed 
system.cpu0.fetch.ItlbSquashes;3;;;;;;Number of outstanding ITLB misses that were squashed 
system.cpu0.fetch.rateDist::samples;223733688;2904867;3389538;8052505;48050527;375192;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::mean;0.386683;0.717825;0.437354;1.203331;0.711526;0.738627;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::stdev;1.488928;1.914588;1.532381;2.320550;2.123468;2.051394;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::0;205401189;2423242;3060688;6088234;42403946;322042;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::1;2370100;31084;25619;59172;193112;4334;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::2;2564397;164505;72949;217678;397363;6237;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::3;1479925;34813;33283;78374;947482;4262;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::4;3721819;53460;55025;610691;272135;10247;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::5;779340;34301;23246;109198;292494;3160;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::6;1474240;26975;28461;553823;180294;3386;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::7;595575;18437;18171;34194;183462;1763;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::8;5347103;118050;72096;301141;3180239;19761;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::total;223733688;2904867;3389538;8052505;48050527;375192;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.branchRate;0.070081;0.097282;0.078288;0.135801;0.084330;0.077047;Number of branch fetches per cycle 
system.cpu0.fetch.rate;0.319364;0.466532;0.384507;1.037741;0.691325;0.471657;Number of inst fetches per cycle 
system.cpu0.decode.IdleCycles;22797657;717279;364497;1603694;2917261;100985;Number of cycles decode is idle 
system.cpu0.decode.BlockedCycles;187730569;1743528;2750408;4750028;40947206;225635;Number of cycles decode is blocked 
system.cpu0.decode.RunCycles;9252450;396212;219241;1358804;2384603;39440;Number of cycles decode is running 
system.cpu0.decode.UnblockCycles;3488246;29940;41896;280137;1558182;5587;Number of cycles decode is unblocking 
system.cpu0.decode.SquashCycles;464765;17908;13496;59842;243275;3545;Number of cycles decode is squashing 
system.cpu0.decode.BranchResolved;567416;27095;26801;46611;38991;3208;Number of times decode resolved a branch 
system.cpu0.decode.BranchMispred;36862;1449;607;1865;1517;405;Number of times decode detected a branch misprediction 
system.cpu0.decode.DecodedInsts;79058451;1935174;1382060;9200460;26600273;252253;Number of instructions handled by decode 
system.cpu0.decode.SquashedInsts;105274;3556;1749;4786;4122;1149;Number of squashed instructions handled by decode 
system.cpu0.rename.SquashCycles;464765;17908;13496;59842;243275;3545;Number of cycles rename is squashing 
system.cpu0.rename.IdleCycles;24162283;737999;385906;1740257;3300426;104455;Number of cycles rename is idle 
system.cpu0.rename.BlockCycles;148457055;470855;1228240;1613519;11591869;59645;Number of cycles rename is blocking 
system.cpu0.rename.serializeStallCycles;24815505;1147885;1348507;1937234;11779985;112838;count of cycles rename stalled for serializing inst 
system.cpu0.rename.RunCycles;11074705;406384;239459;1491167;3077812;41360;Number of cycles rename is running 
system.cpu0.rename.UnblockCycles;14759373;123836;173930;1210486;18057160;53349;Number of cycles rename is unblocking 
system.cpu0.rename.RenamedInsts;77128910;1864970;1329163;8938370;25470386;243057;Number of instructions processed by rename 
system.cpu0.rename.ROBFullEvents;161083;649;457;30589;1141;309;Number of times rename has blocked due to ROB full 
system.cpu0.rename.IQFullEvents;7819754;24647;56744;100887;4820235;3485;Number of times rename has blocked due to IQ full 
system.cpu0.rename.LQFullEvents;1472939;10495;5075;856335;10934639;5984;Number of times rename has blocked due to LQ full 
system.cpu0.rename.SQFullEvents;3860973;38395;79386;133321;477912;40337;Number of times rename has blocked due to SQ full 
system.cpu0.rename.RenamedOperands;56565323;1272570;916503;6847188;19626819;164496;Number of destination operands rename has renamed 
system.cpu0.rename.RenameLookups;99585977;2331537;1624725;12174875;32728968;309688;Number of register rename lookups that rename has made 
system.cpu0.rename.int_rename_lookups;99495807;2276816;1621813;9211774;21901177;309460;Number of integer rename lookups 
system.cpu0.rename.fp_rename_lookups;83278;53878;2563;2961488;10827179;205;Number of floating rename lookups 
system.cpu0.rename.CommittedMaps;50477383;1100158;750872;6058593;12645381;124323;Number of HB maps that are committed 
system.cpu0.rename.UndoneMaps;6087940;172412;165629;788595;6981438;40175;Number of HB maps that are undone due to squashing 
system.cpu0.rename.serializingInsts;1107994;51429;30922;61448;1385478;5317;count of serializing insts renamed 
system.cpu0.rename.tempSerializingInsts;205527;6821;3202;6462;6258;893;count of temporary serializing insts renamed 
system.cpu0.rename.skidInsts;22883788;239385;283113;1690858;10422630;38987;count of insts added to the skid buffer 
system.cpu0.memDep0.insertedLoads;12956642;432360;253060;1758293;5933499;48935;Number of loads inserted to the mem dependence unit. 
system.cpu0.memDep0.insertedStores;5628876;192588;153952;869201;1863977;35905;Number of stores inserted to the mem dependence unit. 
system.cpu0.memDep0.conflictingLoads;1543723;76346;100424;670390;826205;6438;Number of conflicting loads. 
system.cpu0.memDep0.conflictingStores;1027621;34232;44827;588034;467158;5336;Number of conflicting stores. 
system.cpu0.iq.iqInstsAdded;72696534;1755625;1232899;8512387;23258559;223467;Number of instructions added to the IQ (excludes non-spec) 
system.cpu0.iq.iqNonSpecInstsAdded;1593931;52800;45269;72056;1009583;6473;Number of non-speculative instructions added to the IQ 
system.cpu0.iq.iqInstsIssued;71272863;1714114;1180343;8278976;22571802;217894;Number of instructions issued 
system.cpu0.iq.iqSquashedInstsIssued;65442;2431;1219;2065;3714;272;Number of squashed instructions issued 
system.cpu0.iq.iqSquashedInstsExamined;7534459;223877;216724;752120;9344705;46343;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu0.iq.iqSquashedOperandsExamined;3830157;117695;125797;502202;2033968;24855;Number of squashed operands that are examined and possibly removed from graph 
system.cpu0.iq.iqSquashedNonSpecRemoved;989246;29593;28011;44175;984820;4136;Number of squashed non-spec instructions that were removed 
system.cpu0.iq.issued_per_cycle::samples;223733688;2904867;3389538;8052505;48050527;375192;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::mean;0.318561;0.590083;0.348231;1.028124;0.469751;0.580753;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::stdev;0.994574;1.283068;1.047957;1.564208;1.131418;1.323550;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::0;192046072;2181750;2888918;4755146;36275979;289388;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::1;15504910;257070;216811;1047166;6907188;31848;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::2;5920422;231675;108410;856109;2578810;17587;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::3;3277665;83252;60974;619214;924469;13645;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::4;3636168;73966;57297;450428;380271;12040;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::5;1561305;38986;27448;175721;330806;5138;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::6;1028197;21375;16475;86862;203477;3488;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::7;497857;9450;7128;34411;258605;1305;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::8;261092;7343;6077;27448;190922;753;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::total;223733688;2904867;3389538;8052505;48050527;375192;Number of insts issued each cycle 
system.cpu0.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntAlu;333358;5237;5972;8148;7246;441;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntMult;2;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatAdd;0;47;0;0;1;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCvt;0;7;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatMult;0;343;0;18021;3;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatDiv;0;315;0;486;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemRead;486736;24375;16035;32386;151238;3839;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemWrite;300704;18467;14012;25001;36057;2452;attempts to use FU when none available 
system.cpu0.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.FU_type_0::No_OpClass;2671;6;454;2062;455;0;Type of FU issued 
system.cpu0.iq.FU_type_0::IntAlu;51821840;1038934;753644;4592857;7717032;125669;Type of FU issued 
system.cpu0.iq.FU_type_0::IntMult;123461;2034;748;2862;1895;203;Type of FU issued 
system.cpu0.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatAdd;59995;13872;1178;556536;3213186;33;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCmp;0;1561;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCvt;0;574;0;2520;9;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatMult;0;3284;0;522788;3015251;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatDiv;1299;1155;227;7166;227;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::MemRead;13238995;436732;256372;1725413;5849705;54442;Type of FU issued 
system.cpu0.iq.FU_type_0::MemWrite;5441273;184754;148210;830145;1647097;34281;Type of FU issued 
system.cpu0.iq.FU_type_0::IprAccess;583329;31208;19510;36627;1126945;3266;Type of FU issued 
system.cpu0.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::total;71272863;1714114;1180343;8278976;22571802;217894;Type of FU issued 
system.cpu0.iq.rate;0.263102;0.383510;0.306153;0.886645;0.456415;0.370846;Inst issue rate 
system.cpu0.iq.fu_busy_cnt;1120800;48791;36019;84042;194545;6732;FU busy when requested 
system.cpu0.iq.fu_busy_rate;0.015725;0.028464;0.030516;0.010151;0.008619;0.030896;FU busy rate (busy events/executed inst) 
system.cpu0.iq.int_inst_queue_reads;367040429;6273276;5779587;19169471;80663445;817332;Number of integer instruction queue reads 
system.cpu0.iq.int_inst_queue_writes;81639369;1975798;1492664;6263385;27241358;276206;Number of integer instruction queue writes 
system.cpu0.iq.int_inst_queue_wakeup_accesses;69857116;1627716;1145171;5429437;15647767;204749;Number of integer instruction queue wakeup accesses 
system.cpu0.iq.fp_inst_queue_reads;425227;111041;7874;5527093;12728945;653;Number of floating instruction queue reads 
system.cpu0.iq.fp_inst_queue_writes;210226;57599;3927;3075657;6374128;345;Number of floating instruction queue writes 
system.cpu0.iq.fp_inst_queue_wakeup_accesses;200301;52098;3763;2700157;6363947;288;Number of floating instruction queue wakeup accesses 
system.cpu0.iq.int_alu_accesses;72166314;1705026;1211810;5587338;16401083;224277;Number of integer alu accesses 
system.cpu0.iq.fp_alu_accesses;224678;57873;4098;2773618;6364809;349;Number of floating point alu accesses 
system.cpu0.iew.lsq.thread0.forwLoads;648743;16728;12262;34234;39089;2690;Number of loads that had data forwarded from stores 
system.cpu0.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.squashedLoads;1375100;49304;51180;186763;3427677;11060;Number of loads squashed 
system.cpu0.iew.lsq.thread0.ignoredResponses;1897;42;46;189;151;41;Number of memory responses ignored because the instruction is squashed 
system.cpu0.iew.lsq.thread0.memOrderViolation;25325;1183;1719;2528;2712;275;Number of memory ordering violations 
system.cpu0.iew.lsq.thread0.squashedStores;614623;23160;14185;54988;963379;4494;Number of stores squashed 
system.cpu0.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu0.iew.lsq.thread0.rescheduledLoads;17387;1422;3548;3822;3146;2;Number of loads that were rescheduled 
system.cpu0.iew.lsq.thread0.cacheBlocked;473484;7560;10722;22281;43653;8507;Number of times an access to memory failed due to the cache being blocked 
system.cpu0.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu0.iew.iewSquashCycles;464765;17908;13496;59842;243275;3545;Number of cycles IEW is squashing 
system.cpu0.iew.iewBlockCycles;132914026;404823;1023415;1169416;4304110;10910;Number of cycles IEW is blocking 
system.cpu0.iew.iewUnblockCycles;2255931;49477;168663;371996;2014439;41850;Number of cycles IEW is unblocking 
system.cpu0.iew.iewDispatchedInsts;75899507;1826791;1295806;8646332;24571250;234275;Number of instructions dispatched to IQ 
system.cpu0.iew.iewDispSquashedInsts;104709;7445;10604;21023;12420;999;Number of squashed instructions skipped by dispatch 
system.cpu0.iew.iewDispLoadInsts;12956642;432360;253060;1758293;5933499;48935;Number of dispatched load instructions 
system.cpu0.iew.iewDispStoreInsts;5628876;192588;153952;869201;1863977;35905;Number of dispatched store instructions 
system.cpu0.iew.iewDispNonSpecInsts;1303184;38039;30280;52036;991682;4994;Number of dispatched non-speculative instructions 
system.cpu0.iew.iewIQFullEvents;395767;2341;4692;5605;350950;113;Number of times the IQ has become full, causing a stall 
system.cpu0.iew.iewLSQFullEvents;1235782;46214;162157;364056;1089602;41699;Number of times the LSQ has become full, causing a stall 
system.cpu0.iew.memOrderViolationEvents;25325;1183;1719;2528;2712;275;Number of memory order violations 
system.cpu0.iew.predictedTakenIncorrect;154019;6814;4904;54699;9101;1174;Number of branches that were predicted taken incorrectly 
system.cpu0.iew.predictedNotTakenIncorrect;317610;10197;7140;14956;123038;2176;Number of branches that were predicted not taken incorrectly 
system.cpu0.iew.branchMispredicts;471629;17011;12044;69655;132139;3350;Number of branch mispredicts detected at execute 
system.cpu0.iew.iewExecutedInsts;70805935;1698958;1170168;8209430;22521035;215098;Number of executed instructions 
system.cpu0.iew.iewExecLoadInsts;12896735;420106;240802;1693170;5829347;52658;Number of load instructions executed 
system.cpu0.iew.iewExecSquashedInsts;466928;15156;10174;69546;50767;2797;Number of squashed instructions skipped in execute 
system.cpu0.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu0.iew.exec_nop;1609042;18366;17638;61889;303108;4335;number of nop insts executed 
system.cpu0.iew.exec_refs;18266769;603073;388031;2520933;7472665;86335;number of memory reference insts executed 
system.cpu0.iew.exec_branches;12151998;331846;201590;1011185;1273021;28745;Number of branches executed 
system.cpu0.iew.exec_stores;5370034;182967;147229;827763;1643318;33677;Number of stores executed 
system.cpu0.iew.exec_rate;0.261379;0.380119;0.303514;0.879197;0.455388;0.366087;Inst execution rate 
system.cpu0.iew.wb_sent;70187907;1685525;1156639;8152360;22416558;206018;cumulative count of insts sent to commit 
system.cpu0.iew.wb_count;70057417;1679814;1148934;8129594;22011714;205037;cumulative count of insts written-back 
system.cpu0.iew.wb_producers;39357615;812041;604360;4319900;16323223;98426;num instructions producing a value 
system.cpu0.iew.wb_consumers;54306429;1064359;806045;4960562;19756667;126866;num instructions consuming a value 
system.cpu0.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu0.iew.wb_rate;0.258615;0.375836;0.298006;0.870647;0.445090;0.348964;insts written-back per cycle 
system.cpu0.iew.wb_fanout;0.724732;0.762939;0.749784;0.870849;0.826213;0.775826;average fanout of values written-back 
system.cpu0.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu0.commit.commitSquashedInsts;8025526;231462;222297;773861;7949845;50044;The number of squashed insts skipped by commit 
system.cpu0.commit.commitNonSpecStalls;604685;23207;17258;27881;24763;2337;The number of times commit has been forced to stall to communicate backwards 
system.cpu0.commit.branchMispredicts;438663;15713;10895;56543;130222;3125;The number of times a branch was mispredicted 
system.cpu0.commit.committed_per_cycle::samples;222402531;2865987;3354302;7923083;46889476;366420;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::mean;0.304984;0.554173;0.318557;0.992734;0.324123;0.500620;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::stdev;1.185088;1.462378;1.187092;2.036377;0.922557;1.515109;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::0;198106338;2269815;2977231;5739051;37730041;304706;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::1;11139637;215560;159340;740489;6434439;28113;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::2;4762140;195295;74094;145594;1744983;9572;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::3;2110354;57352;36737;78055;169606;4493;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::4;1529692;31339;31468;431207;211071;5069;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::5;701065;19177;19024;455931;139612;2322;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::6;342444;10250;6788;23794;217279;2435;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::7;531307;10285;7884;19270;20839;1475;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::8;3179554;56914;41736;289692;221606;8235;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::total;222402531;2865987;3354302;7923083;46889476;366420;Number of insts commited each cycle 
system.cpu0.commit.committedInsts;67829317;1588254;1068535;7865515;15197962;183437;Number of instructions committed 
system.cpu0.commit.committedOps;67829317;1588254;1068535;7865515;15197962;183437;Number of ops (including micro ops) committed 
system.cpu0.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu0.commit.refs;16595795;552484;341647;2385743;3406420;69286;Number of memory references committed 
system.cpu0.commit.loads;11581542;383056;201880;1571530;2505822;37875;Number of loads committed 
system.cpu0.commit.membars;251065;11777;10921;15312;13620;986;Number of memory barriers committed 
system.cpu0.commit.branches;11546492;314489;183427;966381;832550;24573;Number of branches committed 
system.cpu0.commit.fp_insts;191204;50483;3618;2690310;6362820;261;Number of committed floating point instructions. 
system.cpu0.commit.int_insts;65578730;1523547;1029195;6690992;8534287;177179;Number of committed integer instructions. 
system.cpu0.commit.function_calls;1047261;32889;37807;57133;48681;2373;Number of function calls committed. 
system.cpu0.commit.op_class_0::No_OpClass;1386291;11763;13382;52113;288752;3008;Class of committed instruction 
system.cpu0.commit.op_class_0::IntAlu;48818353;959215;680882;4290893;4132031;106385;Class of committed instruction 
system.cpu0.commit.op_class_0::IntMult;116996;1914;710;2751;1776;194;Class of committed instruction 
system.cpu0.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatAdd;59194;13286;1172;556433;3212753;30;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCmp;0;1498;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCvt;0;462;0;2506;5;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatMult;0;3016;0;515424;3014841;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatDiv;1299;1124;227;7143;227;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::MemRead;11832607;394833;212801;1586842;2519442;38861;Class of committed instruction 
system.cpu0.commit.op_class_0::MemWrite;5031248;169935;139851;814783;901191;31693;Class of committed instruction 
system.cpu0.commit.op_class_0::IprAccess;583329;31208;19510;36627;1126944;3266;Class of committed instruction 
system.cpu0.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::total;67829317;1588254;1068535;7865515;15197962;183437;Class of committed instruction 
system.cpu0.commit.bw_lim_events;3179554;56914;41736;289692;221606;8235;number cycles where commit BW limit reached 
system.cpu0.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu0.rob.rob_reads;294974808;4616978;4594487;16259112;68376831;589064;The number of ROB reads 
system.cpu0.rob.rob_writes;153035623;3678085;2616969;17408287;47456937;475780;The number of ROB writes 
system.cpu0.timesIdled;647859;18164;5830;16659;16475;2733;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu0.idleCycles;47160460;1564677;465862;1284917;1404045;212368;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu0.quiesceCycles;4643179004;20924590;13036658;5173065;5225928;1230763;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu0.committedInsts;66445624;1576497;1055607;7815464;14909665;180429;Number of Instructions Simulated 
system.cpu0.committedOps;66445624;1576497;1055607;7815464;14909665;180429;Number of Ops (including micro ops) Simulated 
system.cpu0.cpi;4.076930;2.835111;3.652306;1.194737;3.316947;3.256461;CPI: Cycles Per Instruction 
system.cpu0.cpi_total;4.076930;2.835111;3.652306;1.194737;3.316947;3.256461;CPI: Total CPI of All Threads 
system.cpu0.ipc;0.245283;0.352720;0.273800;0.837004;0.301482;0.307082;IPC: Instructions Per Cycle 
system.cpu0.ipc_total;0.245283;0.352720;0.273800;0.837004;0.301482;0.307082;IPC: Total IPC of All Threads 
system.cpu0.int_regfile_reads;94319293;2122699;1475674;8595006;20551064;282815;number of integer regfile reads 
system.cpu0.int_regfile_writes;53199418;1137345;821279;4153392;12619611;143563;number of integer regfile writes 
system.cpu0.fp_regfile_reads;81917;50892;2505;2681934;10819267;162;number of floating regfile reads 
system.cpu0.fp_regfile_writes;75030;39583;2353;2179830;6295949;102;number of floating regfile writes 
system.cpu0.misc_regfile_reads;1773183;188332;60393;3913232;7378511;12279;number of misc regfile reads 
system.cpu0.misc_regfile_writes;692983;30691;16641;32608;471462;2917;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7475;1630;3742;4005;3349;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7475;1630;3742;4005;3349;;Transaction distribution 
system.iobus.trans_dist::WriteReq;69061;15356;13203;12860;12658;14;Transaction distribution 
system.iobus.trans_dist::WriteResp;69083;15356;13215;12881;12673;14;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;22;;12;21;15;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;32950;2720;348;496;648;28;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;32;28;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;48;72;80;80;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20504;3748;9548;10332;8474;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;3598;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;864;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;64184;7412;10812;11700;10098;28;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88932;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88932;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;153116;33972;33914;33772;32044;28;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;131800;10880;1392;1984;2592;112;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;128;112;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;66;99;110;110;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10252;1874;4774;5166;4237;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;14372;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;486;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;162629;13434;6836;7788;7553;112;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837648;848128;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837648;848128;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;3000277;861562;744364;712524;708201;112;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;32835000;2696000;322000;470000;620000;28000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;24000;21000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;42000;63000;70000;70000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15164000;2350000;6032000;6541000;5362000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.1;0.1;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;3578000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;702000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398837568;119307327;103767788;99160854;98585604;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.9;1.3;1.4;0.4;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;39357000;5304000;9117000;9827000;8369000;14000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45154749;13318048;11590320;11073308;11011789;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.1;0.1;0.2;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;692844;21923;7132;19321;18846;3337;number of replacements 
system.cpu0.icache.tags.tagsinuse;509.082833;512;511.965685;511.893943;506.918883;511.927557;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;10069930;213572;229316;1476201;3063255;50540;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;692844;21923;7132;19321;18846;3849;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;14.534195;9.741915;32.153113;76.403965;162.541388;13.130683;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;59606780750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;509.082833;512;511.965685;511.893943;506.918883;511.927557;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.994302;1;0.999933;0.999793;0.990076;0.999859;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.994302;1;0.999933;0.999793;0.990076;0.999859;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;511;512;511;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;72;157;402;265;260;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;440;330;;;;;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;0.998047;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;22373284;543037;465306;2999872;6185164;80634;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;22373284;543037;465306;2999872;6185164;80634;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;10080644;236731;220771;1468172;3061738;34758;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;10080644;236731;220771;1468172;3061738;34758;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;10080644;236731;220771;1468172;3061738;34758;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;10080644;236731;220771;1468172;3061738;34758;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;10080644;236731;220771;1468172;3061738;34758;number of overall hits 
system.cpu0.icache.overall_hits::total;10080644;236731;220771;1468172;3061738;34758;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;758030;23826;8314;22095;21406;3889;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;758030;23826;8314;22095;21406;3889;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;758030;23826;8314;22095;21406;3889;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;758030;23826;8314;22095;21406;3889;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;758030;23826;8314;22095;21406;3889;number of overall misses 
system.cpu0.icache.overall_misses::total;758030;23826;8314;22095;21406;3889;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;40689021042;1446087096;458169713;1228945893;1347032990;224164465;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;10838674;260557;229085;1490267;3083144;38647;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;10838674;260557;229085;1490267;3083144;38647;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;10838674;260557;229085;1490267;3083144;38647;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;10838674;260557;229085;1490267;3083144;38647;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;10838674;260557;229085;1490267;3083144;38647;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;10838674;260557;229085;1490267;3083144;38647;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.069938;0.091443;0.036292;0.014826;0.006943;0.100629;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;53677.322853;60693.658021;55108.216623;55620.995384;62927.823507;57640.644124;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;11796;695;896;1490;1009;217;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;180;12;14;23;17;5;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;65.533333;57.916667;64;64.782609;59.352941;43.400000;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst;62094;1903;1176;2757;2531;550;number of ReadReq MSHR hits 
system.cpu0.icache.ReadReq_mshr_hits::total;62094;1903;1176;2757;2531;550;number of ReadReq MSHR hits 
system.cpu0.icache.demand_mshr_hits::cpu0.inst;62094;1903;1176;2757;2531;550;number of demand (read+write) MSHR hits 
system.cpu0.icache.demand_mshr_hits::total;62094;1903;1176;2757;2531;550;number of demand (read+write) MSHR hits 
system.cpu0.icache.overall_mshr_hits::cpu0.inst;62094;1903;1176;2757;2531;550;number of overall MSHR hits 
system.cpu0.icache.overall_mshr_hits::total;62094;1903;1176;2757;2531;550;number of overall MSHR hits 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;695936;21923;7138;19338;18875;3339;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;695936;21923;7138;19338;18875;3339;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;695936;21923;7138;19338;18875;3339;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;695936;21923;7138;19338;18875;3339;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;695936;21923;7138;19338;18875;3339;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;695936;21923;7138;19338;18875;3339;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;35746601572;1277100095;383865029;1045872095;1165648948;187956275;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.064209;0.084139;0.031159;0.012976;0.006122;0.086397;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;51364.782928;58253.892943;53777.672878;54083.777795;61756.235656;56291.187481;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2448707;5149;11307;27276;150598;4535;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1004.978769;901.377318;812.238442;984.459875;1013.310437;866.373812;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;12300083;232145;610010;2323426;6116971;75785;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2448707;5149;11307;27276;150598;5265;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.023093;45.085453;53.949766;85.182065;40.617877;14.394112;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;27664750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1004.978769;901.377318;812.238442;984.459875;1013.310437;866.373812;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.981425;0.880251;0.793202;0.961387;0.989561;0.846068;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.981425;0.880251;0.793202;0.961387;0.989561;0.846068;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;853;814;1024;1024;1024;730;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::2;11;14;49;42;49;721;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;842;625;;4;;9;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.833008;0.794922;1;1;1;0.712891;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;36026365;1134624;712533;4913518;13344129;151758;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;36026365;1134624;712533;4913518;13344129;151758;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;8389390;367785;192896;1577644;5483842;32212;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;8389390;367785;192896;1577644;5483842;32212;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;3590114;141896;84491;737099;618348;16211;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;3590114;141896;84491;737099;618348;16211;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;143343;3958;2977;4837;4467;546;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;143343;3958;2977;4837;4467;546;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;176572;2396;2427;4173;3931;613;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;176572;2396;2427;4173;3931;613;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;11979504;509681;277387;2314743;6102190;48423;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;11979504;509681;277387;2314743;6102190;48423;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;11979504;509681;277387;2314743;6102190;48423;number of overall hits 
system.cpu0.dcache.overall_hits::total;11979504;509681;277387;2314743;6102190;48423;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;3217898;18639;15710;46433;206878;9268;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;3217898;18639;15710;46433;206878;9268;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;1220596;21239;51241;70359;275797;14541;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;1220596;21239;51241;70359;275797;14541;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;18963;2262;345;917;1323;150;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;18963;2262;345;917;1323;150;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;13274;2505;192;640;941;23;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;13274;2505;192;640;941;23;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;4438494;39878;66951;116792;482675;23809;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;4438494;39878;66951;116792;482675;23809;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;4438494;39878;66951;116792;482675;23809;number of overall misses 
system.cpu0.dcache.overall_misses::total;4438494;39878;66951;116792;482675;23809;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;160837879546;586460381;904550997;2458502894;13720170134;484927722;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;160837879546;586460381;904550997;2458502894;13720170134;484927722;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;68642709855;1005059063;3169761957;4370469049;23200545167;980251671;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;68642709855;1005059063;3169761957;4370469049;23200545167;980251671;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;687769230;20958729;13148000;30945997;46565474;9086500;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;687769230;20958729;13148000;30945997;46565474;9086500;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;77081805;14119224;1072980;3584419;6596938;141496;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;77081805;14119224;1072980;3584419;6596938;141496;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;12000;66500;;;26500;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;12000;66500;;;26500;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;229480589401;1591519444;4074312954;6828971943;36920715301;1465179393;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;229480589401;1591519444;4074312954;6828971943;36920715301;1465179393;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;229480589401;1591519444;4074312954;6828971943;36920715301;1465179393;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;229480589401;1591519444;4074312954;6828971943;36920715301;1465179393;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;11607288;386424;208606;1624077;5690720;41480;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;11607288;386424;208606;1624077;5690720;41480;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;4810710;163135;135732;807458;894145;30752;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;4810710;163135;135732;807458;894145;30752;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;162306;6220;3322;5754;5790;696;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;162306;6220;3322;5754;5790;696;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;189846;4901;2619;4813;4872;636;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;189846;4901;2619;4813;4872;636;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;16417998;549559;344338;2431535;6584865;72232;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;16417998;549559;344338;2431535;6584865;72232;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;16417998;549559;344338;2431535;6584865;72232;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;16417998;549559;344338;2431535;6584865;72232;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.277231;0.048235;0.075309;0.028590;0.036354;0.223433;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.277231;0.048235;0.075309;0.028590;0.036354;0.223433;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.253725;0.130193;0.377516;0.087136;0.308448;0.472847;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.253725;0.130193;0.377516;0.087136;0.308448;0.472847;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.116835;0.363666;0.103853;0.159367;0.228497;0.215517;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.116835;0.363666;0.103853;0.159367;0.228497;0.215517;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.069920;0.511120;0.073310;0.132973;0.193144;0.036164;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.069920;0.511120;0.073310;0.132973;0.193144;0.036164;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.270343;0.072564;0.194434;0.048032;0.073301;0.329618;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.270343;0.072564;0.194434;0.048032;0.073301;0.329618;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.270343;0.072564;0.194434;0.048032;0.073301;0.329618;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.270343;0.072564;0.194434;0.048032;0.073301;0.329618;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;49982.280217;31464.154783;57578.039274;52947.319665;66320.102350;52322.801252;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;49982.280217;31464.154783;57578.039274;52947.319665;66320.102350;52322.801252;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;56237.043096;47321.392862;61859.876993;62116.702185;84121.818464;67412.947596;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;56237.043096;47321.392862;61859.876993;62116.702185;84121.818464;67412.947596;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;36269.009650;9265.574271;38110.144928;33746.997819;35196.881330;60576.666667;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;36269.009650;9265.574271;38110.144928;33746.997819;35196.881330;60576.666667;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;5806.976420;5636.416766;5588.437500;5600.654688;7010.561105;6152;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;5806.976420;5636.416766;5588.437500;5600.654688;7010.561105;6152;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;51702.354312;39909.710718;60855.147108;58471.230418;76491.874037;61538.888362;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;51702.354312;39909.710718;60855.147108;58471.230418;76491.874037;61538.888362;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;51702.354312;39909.710718;60855.147108;58471.230418;76491.874037;61538.888362;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;51702.354312;39909.710718;60855.147108;58471.230418;76491.874037;61538.888362;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;4934141;66140;184031;268165;1184956;65500;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;12839;672;2133;2305;5876;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;179459;2437;7149;9888;29831;2402;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;124;10;19;20;48;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;27.494531;27.139926;25.742202;27.120247;39.722302;27.268943;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;103.540323;67.200000;112.263158;115.250000;122.416667;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;278877;2395;7091;15912;96100;2888;number of writebacks 
system.cpu0.dcache.writebacks::total;278877;2395;7091;15912;96100;2888;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data;923644;9643;10648;27371;136150;6728;number of ReadReq MSHR hits 
system.cpu0.dcache.ReadReq_mshr_hits::total;923644;9643;10648;27371;136150;6728;number of ReadReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data;1016940;14862;44139;59240;192981;12472;number of WriteReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::total;1016940;14862;44139;59240;192981;12472;number of WriteReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data;3993;265;108;189;241;52;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::total;3993;265;108;189;241;52;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.demand_mshr_hits::cpu0.data;1940584;24505;54787;86611;329131;19200;number of demand (read+write) MSHR hits 
system.cpu0.dcache.demand_mshr_hits::total;1940584;24505;54787;86611;329131;19200;number of demand (read+write) MSHR hits 
system.cpu0.dcache.overall_mshr_hits::cpu0.data;1940584;24505;54787;86611;329131;19200;number of overall MSHR hits 
system.cpu0.dcache.overall_mshr_hits::total;1940584;24505;54787;86611;329131;19200;number of overall MSHR hits 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2294254;8996;5062;19062;70728;2540;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2294254;8996;5062;19062;70728;2540;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;203656;6377;7102;11119;82816;2069;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;203656;6377;7102;11119;82816;2069;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;14970;1997;237;728;1082;98;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;14970;1997;237;728;1082;98;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;13269;2484;192;635;938;23;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;13269;2484;192;635;938;23;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2497910;15373;12164;30181;153544;4609;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2497910;15373;12164;30181;153544;4609;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2497910;15373;12164;30181;153544;4609;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2497910;15373;12164;30181;153544;4609;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;106468590897;224743347;289978751;954184525;4926990910;142614010;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;106468590897;224743347;289978751;954184525;4926990910;142614010;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;10205187883;157247801;435134165;631668005;7046859068;138563710;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;10205187883;157247801;435134165;631668005;7046859068;138563710;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;408845770;9119016;5767250;16513753;26195258;5794250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;408845770;9119016;5767250;16513753;26195258;5794250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;32068195;6130276;463020;1535581;3674562;64504;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;32068195;6130276;463020;1535581;3674562;64504;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;9000;39500;;;17500;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;9000;39500;;;17500;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;116673778780;381991148;725112916;1585852530;11973849978;281177720;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;116673778780;381991148;725112916;1585852530;11973849978;281177720;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;116673778780;381991148;725112916;1585852530;11973849978;281177720;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;116673778780;381991148;725112916;1585852530;11973849978;281177720;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1040868500;284243000;710850000;766387000;629999500;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1040868500;284243000;710850000;766387000;629999500;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;1975991998;164618500;260867500;296704000;244133000;603500;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;1975991998;164618500;260867500;296704000;244133000;603500;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;3016860498;448861500;971717500;1063091000;874132500;603500;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;3016860498;448861500;971717500;1063091000;874132500;603500;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.197656;0.023280;0.024266;0.011737;0.012429;0.061234;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.197656;0.023280;0.024266;0.011737;0.012429;0.061234;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.042334;0.039090;0.052324;0.013770;0.092620;0.067280;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.042334;0.039090;0.052324;0.013770;0.092620;0.067280;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.092233;0.321061;0.071343;0.126521;0.186874;0.140805;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.092233;0.321061;0.071343;0.126521;0.186874;0.140805;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.069893;0.506835;0.073310;0.131934;0.192529;0.036164;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.069893;0.506835;0.073310;0.131934;0.192529;0.036164;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.152145;0.027973;0.035326;0.012412;0.023318;0.063808;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.152145;0.027973;0.035326;0.012412;0.023318;0.063808;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.152145;0.027973;0.035326;0.012412;0.023318;0.063808;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.152145;0.027973;0.035326;0.012412;0.023318;0.063808;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;46406.627556;24982.586372;57285.411102;50056.894607;69661.108896;56147.248031;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;46406.627556;24982.586372;57285.411102;50056.894607;69661.108896;56147.248031;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;50109.929896;24658.585699;61269.243171;56809.785502;85090.550956;66971.343644;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;50109.929896;24658.585699;61269.243171;56809.785502;85090.550956;66971.343644;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;27311.006680;4566.357536;24334.388186;22683.726648;24210.035120;59125;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;27311.006680;4566.357536;24334.388186;22683.726648;24210.035120;59125;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;2416.775567;2467.904992;2411.562500;2418.237795;3917.443497;2804.521739;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;2416.775567;2467.904992;2411.562500;2418.237795;3917.443497;2804.521739;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;46708.559868;24848.185000;59611.387373;52544.731122;77983.183830;61006.231287;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;46708.559868;24848.185000;59611.387373;52544.731122;77983.183830;61006.231287;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;46708.559868;24848.185000;59611.387373;52544.731122;77983.183830;61006.231287;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;46708.559868;24848.185000;59611.387373;52544.731122;77983.183830;61006.231287;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.branchPred.lookups;3107434;503290;136756;51846;3807076;41505;Number of BP lookups 
system.cpu1.branchPred.condPredicted;2727354;424573;102761;42840;3775283;35162;Number of conditional branches predicted 
system.cpu1.branchPred.condIncorrect;58696;14684;5004;2184;5351;1297;Number of conditional branches incorrect 
system.cpu1.branchPred.BTBLookups;1368921;379031;101835;29279;1208343;23175;Number of BTB lookups 
system.cpu1.branchPred.BTBHits;589403;328816;71200;20895;1074102;16883;Number of BTB hits 
system.cpu1.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu1.branchPred.BTBHitPct;43.056027;86.751743;69.917023;71.365142;88.890489;72.850054;BTB Hit Percentage 
system.cpu1.branchPred.usedRAS;140371;28198;12866;3327;9517;2230;Number of times the RAS was used to get a target. 
system.cpu1.branchPred.RASInCorrect;6336;714;181;178;318;101;Number of incorrect RAS predictions. 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;1461375;507593;187498;44101;5399724;34220;DTB read hits 
system.cpu1.dtb.read_misses;16201;2001;471;1019;54427;886;DTB read misses 
system.cpu1.dtb.read_acv;20;28;3;19;19;23;DTB read access violations 
system.cpu1.dtb.read_accesses;229944;65956;139172;3290;5315418;2979;DTB read accesses 
system.cpu1.dtb.write_hits;794953;237355;118108;21114;1115765;15918;DTB write hits 
system.cpu1.dtb.write_misses;5106;1136;76;210;322925;200;DTB write misses 
system.cpu1.dtb.write_acv;77;9;23;21;17;18;DTB write access violations 
system.cpu1.dtb.write_accesses;93760;24207;88173;1286;1234040;1273;DTB write accesses 
system.cpu1.dtb.data_hits;2256328;744948;305606;65215;6515489;50138;DTB hits 
system.cpu1.dtb.data_misses;21307;3137;547;1229;377352;1086;DTB misses 
system.cpu1.dtb.data_acv;97;37;26;40;36;41;DTB access violations 
system.cpu1.dtb.data_accesses;323704;90163;227345;4576;6549458;4252;DTB accesses 
system.cpu1.itb.fetch_hits;489816;64193;88044;7393;2683974;6737;ITB hits 
system.cpu1.itb.fetch_misses;3620;2716;976;668;1890;488;ITB misses 
system.cpu1.itb.fetch_acv;90;54;11;8;10;4;ITB acv 
system.cpu1.itb.fetch_accesses;493436;66909;89020;8061;2685864;7225;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;15455696;4224905;961361;514815;43565754;434257;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.fetch.icacheStallCycles;3865760;1064593;248821;111513;3362365;89656;Number of cycles fetch is stalled on an Icache miss 
system.cpu1.fetch.Insts;10662188;2381693;868294;272293;32220926;219415;Number of instructions fetch has processed 
system.cpu1.fetch.Branches;3107434;503290;136756;51846;3807076;41505;Number of branches that fetch encountered 
system.cpu1.fetch.predictedBranches;729774;357014;84066;24222;1083619;19113;Number of branches that fetch has predicted taken 
system.cpu1.fetch.Cycles;6231020;1348093;351338;200687;39032179;183054;Number of cycles fetch has run and was not squashing or blocked 
system.cpu1.fetch.SquashCycles;247246;42300;13098;7852;457132;5542;Number of cycles fetch has spent squashing 
system.cpu1.fetch.TlbCycles;392;14;35;;800;;Number of cycles fetch has spent waiting for tlb 
system.cpu1.fetch.MiscStallCycles;36214;3486;291;294;3792;135;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu1.fetch.PendingTrapStallCycles;104176;158048;51192;35534;203450;21984;Number of stall cycles due to pending traps 
system.cpu1.fetch.PendingQuiesceStallCycles;64140;3334;313;409;1052;67;Number of stall cycles due to pending quiesce instructions 
system.cpu1.fetch.IcacheWaitRetryStallCycles;237;39;7;13;;13;Number of stall cycles due to full MSHR 
system.cpu1.fetch.CacheLines;1351751;263674;120240;35837;2793856;28809;Number of cache lines fetched 
system.cpu1.fetch.IcacheSquashes;48416;10298;3353;1575;3750;946;Number of outstanding Icache misses that were squashed 
system.cpu1.fetch.ItlbSquashes;2;1;;;1;;Number of outstanding ITLB misses that were squashed 
system.cpu1.fetch.rateDist::samples;10425562;2598757;658546;352376;42832204;297680;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::mean;1.022697;0.916474;1.318502;0.772734;0.752259;0.737083;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::stdev;2.420799;2.107447;2.551523;2.081895;2.187879;2.042885;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::0;8523708;2032231;483324;299776;37610892;255525;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::1;122688;29926;19097;3128;157907;2462;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::2;212560;225981;18263;8919;310180;7178;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::3;144437;34176;22324;2867;900669;2191;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::4;278266;64038;24583;9892;213236;7610;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::5;96137;31785;17665;2112;255973;1565;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::6;118651;22876;11373;5624;151195;5118;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::7;57506;17008;4532;1610;156543;1197;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::8;871609;140736;57385;18448;3075609;14834;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::total;10425562;2598757;658546;352376;42832204;297680;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.branchRate;0.201054;0.119125;0.142252;0.100708;0.087387;0.095577;Number of branch fetches per cycle 
system.cpu1.fetch.rate;0.689855;0.563727;0.903192;0.528914;0.739593;0.505265;Number of inst fetches per cycle 
system.cpu1.decode.IdleCycles;2775195;744894;214371;85984;2424664;68104;Number of cycles decode is idle 
system.cpu1.decode.BlockedCycles;6034615;1331916;274547;219228;36600510;192303;Number of cycles decode is blocked 
system.cpu1.decode.RunCycles;1342826;459525;156355;38298;2051777;30304;Number of cycles decode is running 
system.cpu1.decode.UnblockCycles;156312;42950;7352;5222;1527123;4333;Number of cycles decode is unblocking 
system.cpu1.decode.SquashCycles;116613;19472;5921;3644;228130;2636;Number of cycles decode is squashing 
system.cpu1.decode.BranchResolved;97617;22722;11344;2394;7589;1806;Number of times decode resolved a branch 
system.cpu1.decode.BranchMispred;7069;1697;634;291;440;139;Number of times decode detected a branch misprediction 
system.cpu1.decode.DecodedInsts;8259480;2195939;828115;232039;24755962;184094;Number of instructions handled by decode 
system.cpu1.decode.SquashedInsts;29366;4280;1781;944;1270;405;Number of squashed instructions handled by decode 
system.cpu1.rename.SquashCycles;116613;19472;5921;3644;228130;2636;Number of cycles rename is squashing 
system.cpu1.rename.IdleCycles;2889278;769883;219432;89585;2794179;70914;Number of cycles rename is idle 
system.cpu1.rename.BlockCycles;601011;353765;73136;41285;10297821;29020;Number of cycles rename is blocking 
system.cpu1.rename.serializeStallCycles;4781106;764642;142121;140655;9116069;132845;count of cycles rename stalled for serializing inst 
system.cpu1.rename.RunCycles;1384697;477194;158278;39831;2729135;31819;Number of cycles rename is running 
system.cpu1.rename.UnblockCycles;652855;213801;59658;37376;17666870;30446;Number of cycles rename is unblocking 
system.cpu1.rename.RenamedInsts;7696334;2124859;811607;219445;23689881;173677;Number of instructions processed by rename 
system.cpu1.rename.ROBFullEvents;3306;1171;479;19;534;7;Number of times rename has blocked due to ROB full 
system.cpu1.rename.IQFullEvents;43472;31079;3354;1432;4702869;833;Number of times rename has blocked due to IQ full 
system.cpu1.rename.LQFullEvents;72585;11950;5616;967;10702695;711;Number of times rename has blocked due to LQ full 
system.cpu1.rename.SQFullEvents;200949;118449;43697;24734;408244;19483;Number of times rename has blocked due to SQ full 
system.cpu1.rename.RenamedOperands;5252850;1400782;557286;149425;18411273;118076;Number of destination operands rename has renamed 
system.cpu1.rename.RenameLookups;9282040;2715352;1057926;261602;30495120;206463;Number of register rename lookups that rename has made 
system.cpu1.rename.int_rename_lookups;9264154;2657739;1057540;261395;19670247;206204;Number of integer rename lookups 
system.cpu1.rename.fp_rename_lookups;14165;56541;335;121;10824555;183;Number of floating rename lookups 
system.cpu1.rename.CommittedMaps;4265965;1176256;488053;118035;11618008;99000;Number of HB maps that are committed 
system.cpu1.rename.UndoneMaps;986885;224524;69235;31390;6793265;19076;Number of HB maps that are undone due to squashing 
system.cpu1.rename.serializingInsts;372560;49252;8074;10978;1360754;9858;count of serializing insts renamed 
system.cpu1.rename.tempSerializingInsts;19860;7312;1129;913;3055;778;count of temporary serializing insts renamed 
system.cpu1.rename.skidInsts;1482851;303247;49562;42169;10263830;34489;count of insts added to the skid buffer 
system.cpu1.memDep0.insertedLoads;1541741;520041;186002;41937;5555867;32110;Number of loads inserted to the mem dependence unit. 
system.cpu1.memDep0.insertedStores;879164;251534;121875;23034;1628750;17142;Number of stores inserted to the mem dependence unit. 
system.cpu1.memDep0.conflictingLoads;255150;56653;18375;7417;627123;5472;Number of conflicting loads. 
system.cpu1.memDep0.conflictingStores;141436;32322;13471;2966;385549;1991;Number of conflicting stores. 
system.cpu1.iq.iqInstsAdded;6926883;2009922;770993;198909;21587484;157632;Number of instructions added to the IQ (excludes non-spec) 
system.cpu1.iq.iqNonSpecInstsAdded;466307;43553;9554;8211;968309;6361;Number of non-speculative instructions added to the IQ 
system.cpu1.iq.iqInstsIssued;6662374;1948814;757025;196095;20995680;157746;Number of instructions issued 
system.cpu1.iq.iqSquashedInstsIssued;18045;2599;439;379;2470;207;Number of squashed instructions issued 
system.cpu1.iq.iqSquashedInstsExamined;1473109;270767;77953;39969;9116760;25859;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu1.iq.iqSquashedOperandsExamined;701060;158961;41966;20658;1841196;12881;Number of squashed operands that are examined and possibly removed from graph 
system.cpu1.iq.iqSquashedNonSpecRemoved;367938;23621;6476;5720;960315;4346;Number of squashed non-spec instructions that were removed 
system.cpu1.iq.issued_per_cycle::samples;10425562;2598757;658546;352376;42832204;297680;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::mean;0.639042;0.749902;1.149540;0.556494;0.490184;0.529918;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::stdev;1.323620;1.386520;1.778230;1.241308;1.144287;1.202533;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::0;7548507;1777155;390790;272021;31642944;232365;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::1;1240747;263049;75301;29177;6702873;23417;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::2;620280;302405;62591;16706;2475008;13946;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::3;405999;95086;44846;15094;849075;13056;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::4;320925;74636;42765;13299;262011;10513;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::5;139401;44411;19829;3161;301245;2291;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::6;87513;25423;11066;1744;167657;1298;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::7;40233;10176;5461;633;215773;378;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::8;21957;6416;5897;541;215618;416;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::total;10425562;2598757;658546;352376;42832204;297680;Number of insts issued each cycle 
system.cpu1.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntAlu;11340;3747;778;108;1214;57;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatAdd;0;75;0;0;1;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCmp;0;1;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCvt;0;12;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatMult;0;422;0;0;5;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatDiv;0;450;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemRead;98808;25747;8495;4318;125801;3456;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemWrite;64378;21696;5420;2240;19228;1768;attempts to use FU when none available 
system.cpu1.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.FU_type_0::No_OpClass;1127;454;0;6;7;6;Type of FU issued 
system.cpu1.iq.FU_type_0::IntAlu;4058762;1126417;441511;119018;6743286;97389;Type of FU issued 
system.cpu1.iq.FU_type_0::IntMult;19386;2475;271;251;1128;97;Type of FU issued 
system.cpu1.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatAdd;3505;15486;33;34;3212052;24;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCmp;0;1558;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCvt;0;570;0;0;9;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatMult;0;3380;0;0;3015273;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatDiv;563;1377;0;3;3;3;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::MemRead;1524849;526229;190988;47721;5470311;37270;Type of FU issued 
system.cpu1.iq.FU_type_0::MemWrite;822061;242061;119121;21810;1441258;16460;Type of FU issued 
system.cpu1.iq.FU_type_0::IprAccess;232121;28807;5101;7252;1112353;6497;Type of FU issued 
system.cpu1.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::total;6662374;1948814;757025;196095;20995680;157746;Type of FU issued 
system.cpu1.iq.rate;0.431063;0.461268;0.787451;0.380904;0.481931;0.363255;Inst issue rate 
system.cpu1.iq.fu_busy_cnt;174526;52150;14693;6666;146249;5281;FU busy when requested 
system.cpu1.iq.fu_busy_rate;0.026196;0.026760;0.019409;0.033994;0.006966;0.033478;FU busy rate (busy events/executed inst) 
system.cpu1.iq.int_inst_queue_reads;23890369;6433679;2186715;751050;72250764;617935;Number of integer instruction queue reads 
system.cpu1.iq.int_inst_queue_writes;8852741;2264286;858361;247096;25303137;189676;Number of integer instruction queue writes 
system.cpu1.iq.int_inst_queue_wakeup_accesses;6432726;1846550;738390;183003;14117694;147989;Number of integer instruction queue wakeup accesses 
system.cpu1.iq.fp_inst_queue_reads;52512;117454;1014;561;12721519;725;Number of floating instruction queue reads 
system.cpu1.iq.fp_inst_queue_writes;25430;60838;516;287;6370273;361;Number of floating instruction queue writes 
system.cpu1.iq.fp_inst_queue_wakeup_accesses;24335;55276;454;247;6360417;315;Number of floating instruction queue wakeup accesses 
system.cpu1.iq.int_alu_accesses;6807784;1939271;771163;202457;14780990;162634;Number of integer alu accesses 
system.cpu1.iq.fp_alu_accesses;27989;61239;555;298;6360932;387;Number of floating point alu accesses 
system.cpu1.iew.lsq.thread0.forwLoads;66229;17764;20192;943;10696;539;Number of loads that had data forwarded from stores 
system.cpu1.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.squashedLoads;277946;61011;18389;10159;3374205;6394;Number of loads squashed 
system.cpu1.iew.lsq.thread0.ignoredResponses;287;83;94;18;28;16;Number of memory responses ignored because the instruction is squashed 
system.cpu1.iew.lsq.thread0.memOrderViolation;12001;974;398;302;885;187;Number of memory ordering violations 
system.cpu1.iew.lsq.thread0.squashedStores;136409;26936;7469;3071;947720;1883;Number of stores squashed 
system.cpu1.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu1.iew.lsq.thread0.rescheduledLoads;305;1;7;5;5;0;Number of loads that were rescheduled 
system.cpu1.iew.lsq.thread0.cacheBlocked;37173;14924;9597;7709;22544;6030;Number of times an access to memory failed due to the cache being blocked 
system.cpu1.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu1.iew.iewSquashCycles;116613;19472;5921;3644;228130;2636;Number of cycles IEW is squashing 
system.cpu1.iew.iewBlockCycles;343556;113979;19337;11204;3353303;7423;Number of cycles IEW is blocking 
system.cpu1.iew.iewUnblockCycles;187378;212267;45006;24801;1717842;17212;Number of cycles IEW is unblocking 
system.cpu1.iew.iewDispatchedInsts;7507953;2076745;795378;211510;22832528;167989;Number of instructions dispatched to IQ 
system.cpu1.iew.iewDispSquashedInsts;16474;6203;1957;1176;2764;804;Number of squashed instructions skipped by dispatch 
system.cpu1.iew.iewDispLoadInsts;1541741;520041;186002;41937;5555867;32110;Number of dispatched load instructions 
system.cpu1.iew.iewDispStoreInsts;879164;251534;121875;23034;1628750;17142;Number of dispatched store instructions 
system.cpu1.iew.iewDispNonSpecInsts;431240;32923;7737;6701;964400;5155;Number of dispatched non-speculative instructions 
system.cpu1.iew.iewIQFullEvents;3020;1792;196;183;346206;136;Number of times the IQ has become full, causing a stall 
system.cpu1.iew.iewLSQFullEvents;182735;209413;44739;24570;798878;17042;Number of times the LSQ has become full, causing a stall 
system.cpu1.iew.memOrderViolationEvents;12001;974;398;302;885;187;Number of memory order violations 
system.cpu1.iew.predictedTakenIncorrect;25521;7913;2224;1012;2899;688;Number of branches that were predicted taken incorrectly 
system.cpu1.iew.predictedNotTakenIncorrect;82853;11690;3552;2159;114702;1441;Number of branches that were predicted not taken incorrectly 
system.cpu1.iew.branchMispredicts;108374;19603;5776;3171;117601;2129;Number of branch mispredicts detected at execute 
system.cpu1.iew.iewExecutedInsts;6558158;1930529;751661;193634;20959844;156202;Number of executed instructions 
system.cpu1.iew.iewExecLoadInsts;1480711;511554;188121;45702;5464866;35680;Number of load instructions executed 
system.cpu1.iew.iewExecSquashedInsts;104216;18284;5365;2461;35836;1544;Number of squashed instructions skipped in execute 
system.cpu1.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu1.iew.exec_nop;114763;23270;14831;4390;276735;3996;number of nop insts executed 
system.cpu1.iew.exec_refs;2284713;751370;306385;67239;6903879;51997;number of memory reference insts executed 
system.cpu1.iew.exec_branches;922545;392128;108453;27670;999073;22453;Number of branches executed 
system.cpu1.iew.exec_stores;804002;239816;118264;21537;1439013;16317;Number of stores executed 
system.cpu1.iew.exec_rate;0.424320;0.456940;0.781872;0.376123;0.481108;0.359699;Inst execution rate 
system.cpu1.iew.wb_sent;6490846;1908592;740495;185263;20884979;150006;cumulative count of insts sent to commit 
system.cpu1.iew.wb_count;6457061;1901826;738844;183250;20478111;148304;cumulative count of insts written-back 
system.cpu1.iew.wb_producers;3151001;915188;365850;83080;15504178;66876;num instructions producing a value 
system.cpu1.iew.wb_consumers;4193496;1198642;481332;104520;18664565;83212;num instructions consuming a value 
system.cpu1.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu1.iew.wb_rate;0.417779;0.450146;0.768540;0.355953;0.470051;0.341512;insts written-back per cycle 
system.cpu1.iew.wb_fanout;0.751402;0.763521;0.760078;0.794872;0.830674;0.803682;average fanout of values written-back 
system.cpu1.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu1.commit.commitSquashedInsts;1551790;277370;85154;42314;7645535;26980;The number of squashed insts skipped by commit 
system.cpu1.commit.commitNonSpecStalls;98369;19932;3078;2491;7994;2015;The number of times commit has been forced to stall to communicate backwards 
system.cpu1.commit.branchMispredicts;103412;17839;5329;2902;117049;1978;The number of times a branch was mispredicted 
system.cpu1.commit.committed_per_cycle::samples;10142444;2551955;643891;344487;41718135;292519;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::mean;0.584525;0.700454;1.101663;0.487557;0.328450;0.478711;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::stdev;1.509548;1.560809;2.175024;1.464600;0.880599;1.463629;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::0;7851375;1859976;425176;282741;32981246;240977;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::1;1123656;230889;93585;29761;6310953;25172;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::2;388624;264141;29109;12758;1644801;11062;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::3;231876;58288;17887;3743;161380;2697;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::4;144260;40430;16018;3081;172981;2088;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::5;102430;17306;10560;1936;77742;1497;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::6;56965;15278;9077;1550;203948;1240;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::7;45059;11602;7279;1189;7349;920;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::8;198199;54045;35200;7728;157735;6866;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::total;10142444;2551955;643891;344487;41718135;292519;Number of insts commited each cycle 
system.cpu1.commit.committedInsts;5928517;1787527;709351;167957;13702340;140032;Number of instructions committed 
system.cpu1.commit.committedOps;5928517;1787527;709351;167957;13702340;140032;Number of ops (including micro ops) committed 
system.cpu1.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu1.commit.refs;2006550;683628;282019;51741;2862692;40975;Number of memory references committed 
system.cpu1.commit.loads;1263795;459030;167613;31778;2181662;25716;Number of loads committed 
system.cpu1.commit.membars;28750;9014;1255;1251;3228;1068;Number of memory barriers committed 
system.cpu1.commit.branches;827554;369787;101256;24146;578980;20127;Number of branches committed 
system.cpu1.commit.fp_insts;23555;53210;407;238;6359495;295;Number of committed floating point instructions. 
system.cpu1.commit.int_insts;5678476;1719774;689063;161306;7087808;134292;Number of committed integer instructions. 
system.cpu1.commit.function_calls;109817;21900;10499;1902;6768;1398;Number of function calls committed. 
system.cpu1.commit.op_class_0::No_OpClass;61336;17632;12476;2883;267366;2775;Class of committed instruction 
system.cpu1.commit.op_class_0::IntAlu;3578309;1024439;407946;104540;3228973;88588;Class of committed instruction 
system.cpu1.commit.op_class_0::IntMult;16675;2343;243;230;1043;91;Class of committed instruction 
system.cpu1.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatAdd;3469;14735;30;32;3211628;24;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCmp;0;1498;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCvt;0;462;0;0;5;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatMult;0;3076;0;0;3014860;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatDiv;563;1348;0;3;3;3;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::MemRead;1292545;468044;168868;33029;2184890;26784;Class of committed instruction 
system.cpu1.commit.op_class_0::MemWrite;743499;225143;114687;19988;681219;15270;Class of committed instruction 
system.cpu1.commit.op_class_0::IprAccess;232121;28807;5101;7252;1112353;6497;Class of committed instruction 
system.cpu1.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::total;5928517;1787527;709351;167957;13702340;140032;Class of committed instruction 
system.cpu1.commit.bw_lim_events;198199;54045;35200;7728;157735;6866;number cycles where commit BW limit reached 
system.cpu1.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu1.rob.rob_reads;17336299;4550350;1399387;540230;61473426;446006;The number of ROB reads 
system.cpu1.rob.rob_writes;15241585;4176579;1603728;428508;43809984;339253;The number of ROB writes 
system.cpu1.timesIdled;65530;19862;3947;2014;7630;1503;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu1.idleCycles;5030134;1626148;302815;162439;733550;136577;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu1.quiesceCycles;4898623660;21517495;14453085;14955141;11122442;1540227;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu1.committedInsts;5868308;1770349;696875;165080;13434981;137263;Number of Instructions Simulated 
system.cpu1.committedOps;5868308;1770349;696875;165080;13434981;137263;Number of Ops (including micro ops) Simulated 
system.cpu1.cpi;2.633757;2.386481;1.379531;3.118579;3.242711;3.163686;CPI: Cycles Per Instruction 
system.cpu1.cpi_total;2.633757;2.386481;1.379531;3.118579;3.242711;3.163686;CPI: Total CPI of All Threads 
system.cpu1.ipc;0.379686;0.419027;0.724884;0.320659;0.308384;0.316087;IPC: Instructions Per Cycle 
system.cpu1.ipc_total;0.379686;0.419027;0.724884;0.320659;0.308384;0.316087;IPC: Total IPC of All Threads 
system.cpu1.int_regfile_reads;8336403;2456025;1005781;242203;18557555;195730;number of integer regfile reads 
system.cpu1.int_regfile_writes;4714875;1234201;520945;132188;11542470;107424;number of integer regfile writes 
system.cpu1.fp_regfile_reads;13794;53751;325;121;10816819;174;number of floating regfile reads 
system.cpu1.fp_regfile_writes;13066;42181;102;128;6293877;155;number of floating regfile writes 
system.cpu1.misc_regfile_reads;865492;181214;38111;42723;7360656;15827;number of misc regfile reads 
system.cpu1.misc_regfile_writes;158794;29331;4184;4957;457184;4415;number of misc regfile writes 
system.cpu1.icache.tags.replacements;77251;24209;4861;2542;8402;1859;number of replacements 
system.cpu1.icache.tags.tagsinuse;497.122561;511.997183;512;512;509.421206;510.907022;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;1256259;220972;130665;36753;2353987;461380;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;77251;24209;4861;2542;8402;2371;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;16.262042;9.127680;26.880272;14.458301;280.169841;194.592999;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;1053731571250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;497.122561;511.997183;512;512;509.421206;510.907022;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.970943;0.999994;1;1;0.994963;0.997865;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.970943;0.999994;1;1;0.994963;0.997865;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;512;512;512;512;507;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;510;415;8;1;13;470;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;2;;504;502;315;17;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;1;1;1;1;0.990234;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;2781329;551559;245341;74216;5596133;59482;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;2781329;551559;245341;74216;5596133;59482;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;1264156;236999;114548;32933;2784653;26727;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;1264156;236999;114548;32933;2784653;26727;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;1264156;236999;114548;32933;2784653;26727;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;1264156;236999;114548;32933;2784653;26727;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;1264156;236999;114548;32933;2784653;26727;number of overall hits 
system.cpu1.icache.overall_hits::total;1264156;236999;114548;32933;2784653;26727;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;87592;26675;5692;2904;9203;2082;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;87592;26675;5692;2904;9203;2082;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;87592;26675;5692;2904;9203;2082;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;87592;26675;5692;2904;9203;2082;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;87592;26675;5692;2904;9203;2082;number of overall misses 
system.cpu1.icache.overall_misses::total;87592;26675;5692;2904;9203;2082;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;4910049004;1559294513;312537220;169206697;676302484;131717432;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;4910049004;1559294513;312537220;169206697;676302484;131717432;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;4910049004;1559294513;312537220;169206697;676302484;131717432;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;4910049004;1559294513;312537220;169206697;676302484;131717432;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;4910049004;1559294513;312537220;169206697;676302484;131717432;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;4910049004;1559294513;312537220;169206697;676302484;131717432;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;1351748;263674;120240;35837;2793856;28809;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;1351748;263674;120240;35837;2793856;28809;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;1351748;263674;120240;35837;2793856;28809;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;1351748;263674;120240;35837;2793856;28809;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;1351748;263674;120240;35837;2793856;28809;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;1351748;263674;120240;35837;2793856;28809;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.064799;0.101167;0.047339;0.081034;0.003294;0.072269;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;56055.906978;58455.276963;54908.155306;58266.768939;73487.176356;63264.856868;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;3315;1351;406;306;604;67;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;62;21;10;6;6;1;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;53.467742;64.333333;40.600000;51;100.666667;67;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst;9759;2462;833;362;782;218;number of ReadReq MSHR hits 
system.cpu1.icache.ReadReq_mshr_hits::total;9759;2462;833;362;782;218;number of ReadReq MSHR hits 
system.cpu1.icache.demand_mshr_hits::cpu1.inst;9759;2462;833;362;782;218;number of demand (read+write) MSHR hits 
system.cpu1.icache.demand_mshr_hits::total;9759;2462;833;362;782;218;number of demand (read+write) MSHR hits 
system.cpu1.icache.overall_mshr_hits::cpu1.inst;9759;2462;833;362;782;218;number of overall MSHR hits 
system.cpu1.icache.overall_mshr_hits::total;9759;2462;833;362;782;218;number of overall MSHR hits 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;77833;24213;4859;2542;8421;1864;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;77833;24213;4859;2542;8421;1864;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;77833;24213;4859;2542;8421;1864;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;77833;24213;4859;2542;8421;1864;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;77833;24213;4859;2542;8421;1864;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;77833;24213;4859;2542;8421;1864;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;4214672707;1363485463;260380773;144362048;605228978;114120806;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;4214672707;1363485463;260380773;144362048;605228978;114120806;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;4214672707;1363485463;260380773;144362048;605228978;114120806;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;4214672707;1363485463;260380773;144362048;605228978;114120806;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;4214672707;1363485463;260380773;144362048;605228978;114120806;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;4214672707;1363485463;260380773;144362048;605228978;114120806;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.057580;0.091829;0.040411;0.070932;0.003014;0.064702;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;54150.202446;56312.124189;53587.316938;56790.734854;71871.390334;61223.608369;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;31180;14105;4953;2389;114128;2161;number of replacements 
system.cpu1.dcache.tags.tagsinuse;877.884135;792.306694;789.396819;876.926781;997.296315;923.317022;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;1937783;603769;254612;28418;4749778;681097;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;31180;14105;4953;2389;114128;3049;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;62.148268;42.805317;51.405613;11.895354;41.617990;223.383732;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;2454560774750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;877.884135;792.306694;789.396819;876.926781;997.296315;923.317022;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.857309;0.773737;0.770895;0.856374;0.973922;0.901677;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.857309;0.773737;0.770895;0.856374;0.973922;0.901677;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;834;1024;644;850;879;888;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;830;53;2;1;2;848;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;4;1;641;818;877;40;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.814453;1;0.628906;0.830078;0.858398;0.867188;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;4249105;1429995;551822;116084;12245951;90367;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;4249105;1429995;551822;116084;12245951;90367;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;1280468;445446;147831;28721;5229302;22165;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;1280468;445446;147831;28721;5229302;22165;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;636491;147949;98468;11998;467158;9297;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;636491;147949;98468;11998;467158;9297;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;15191;3812;696;568;1516;499;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;15191;3812;696;568;1516;499;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;12721;2722;721;511;1441;459;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;12721;2722;721;511;1441;459;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;1916959;593395;246299;40719;5696460;31462;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;1916959;593395;246299;40719;5696460;31462;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;1916959;593395;246299;40719;5696460;31462;number of overall hits 
system.cpu1.dcache.overall_hits::total;1916959;593395;246299;40719;5696460;31462;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;68729;28469;10334;7387;152387;6079;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;68729;28469;10334;7387;152387;6079;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;85508;70575;15104;7302;211310;5399;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;85508;70575;15104;7302;211310;5399;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;1979;2415;177;98;897;80;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;1979;2415;177;98;897;80;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;2137;2429;50;44;758;30;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;2137;2429;50;44;758;30;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;154237;99044;25438;14689;363697;11478;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;154237;99044;25438;14689;363697;11478;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;154237;99044;25438;14689;363697;11478;number of overall misses 
system.cpu1.dcache.overall_misses::total;154237;99044;25438;14689;363697;11478;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;3480409371;1135632643;607172663;415121928;10065899283;344410978;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;3480409371;1135632643;607172663;415121928;10065899283;344410978;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;4623886401;4352135662;1007913354;478755817;19047113942;334911607;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;4623886401;4352135662;1007913354;478755817;19047113942;334911607;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;69438494;30175721;9521500;5521748;24786980;4710499;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;69438494;30175721;9521500;5521748;24786980;4710499;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;12146192;13519744;295487;267488;5480447;185495;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;12146192;13519744;295487;267488;5480447;185495;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data;17500;44999;;;68000;;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::total;17500;44999;;;68000;;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;8104295772;5487768305;1615086017;893877745;29113013225;679322585;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;8104295772;5487768305;1615086017;893877745;29113013225;679322585;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;8104295772;5487768305;1615086017;893877745;29113013225;679322585;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;8104295772;5487768305;1615086017;893877745;29113013225;679322585;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;1349197;473915;158165;36108;5381689;28244;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;1349197;473915;158165;36108;5381689;28244;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;721999;218524;113572;19300;678468;14696;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;721999;218524;113572;19300;678468;14696;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;17170;6227;873;666;2413;579;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;17170;6227;873;666;2413;579;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;14858;5151;771;555;2199;489;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;14858;5151;771;555;2199;489;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;2071196;692439;271737;55408;6060157;42940;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;2071196;692439;271737;55408;6060157;42940;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;2071196;692439;271737;55408;6060157;42940;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;2071196;692439;271737;55408;6060157;42940;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.050941;0.060072;0.065337;0.204581;0.028316;0.215232;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.050941;0.060072;0.065337;0.204581;0.028316;0.215232;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.118432;0.322962;0.132991;0.378342;0.311452;0.367379;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.118432;0.322962;0.132991;0.378342;0.311452;0.367379;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.115259;0.387827;0.202749;0.147147;0.371736;0.138169;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.115259;0.387827;0.202749;0.147147;0.371736;0.138169;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.143828;0.471559;0.064851;0.079279;0.344702;0.061350;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.143828;0.471559;0.064851;0.079279;0.344702;0.061350;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.074468;0.143036;0.093613;0.265106;0.060014;0.267303;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.074468;0.143036;0.093613;0.265106;0.060014;0.267303;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.074468;0.143036;0.093613;0.265106;0.060014;0.267303;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.074468;0.143036;0.093613;0.265106;0.060014;0.267303;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;50639.604403;39890.148688;58754.854171;56196.281034;66054.842493;56655.860832;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;50639.604403;39890.148688;58754.854171;56196.281034;66054.842493;56655.860832;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;54075.483007;61666.817740;66731.551510;65565.025609;90138.251583;62032.155399;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;54075.483007;61666.817740;66731.551510;65565.025609;90138.251583;62032.155399;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;35087.667509;12495.122567;53793.785311;56344.367347;27633.199554;58881.237500;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;35087.667509;12495.122567;53793.785311;56344.367347;27633.199554;58881.237500;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;5683.758540;5565.971182;5909.740000;6079.272727;7230.141161;6183.166667;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;5683.758540;5565.971182;5909.740000;6079.272727;7230.141161;6183.166667;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;52544.433385;55407.377580;63491.077011;60853.546531;80047.438458;59184.752135;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;52544.433385;55407.377580;63491.077011;60853.546531;80047.438458;59184.752135;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;52544.433385;55407.377580;63491.077011;60853.546531;80047.438458;59184.752135;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;52544.433385;55407.377580;63491.077011;60853.546531;80047.438458;59184.752135;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;319483;246422;79039;42162;908294;31611;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;2265;1811;130;927;2178;131;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;11812;8942;2621;1449;20527;1176;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;25;20;1;10;26;1;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;27.047325;27.557817;30.156047;29.097308;44.248746;26.880102;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;90.600000;90.550000;130;92.700000;83.769231;131;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;14456;9041;3009;1214;75788;927;number of writebacks 
system.cpu1.dcache.writebacks::total;14456;9041;3009;1214;75788;927;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data;39361;16797;7467;5596;107947;4482;number of ReadReq MSHR hits 
system.cpu1.dcache.ReadReq_mshr_hits::total;39361;16797;7467;5596;107947;4482;number of ReadReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data;69748;58046;12915;6263;139419;4637;number of WriteReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::total;69748;58046;12915;6263;139419;4637;number of WriteReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data;479;337;55;43;136;35;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::total;479;337;55;43;136;35;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.demand_mshr_hits::cpu1.data;109109;74843;20382;11859;247366;9119;number of demand (read+write) MSHR hits 
system.cpu1.dcache.demand_mshr_hits::total;109109;74843;20382;11859;247366;9119;number of demand (read+write) MSHR hits 
system.cpu1.dcache.overall_mshr_hits::cpu1.data;109109;74843;20382;11859;247366;9119;number of overall MSHR hits 
system.cpu1.dcache.overall_mshr_hits::total;109109;74843;20382;11859;247366;9119;number of overall MSHR hits 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;29368;11672;2867;1791;44440;1597;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;29368;11672;2867;1791;44440;1597;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;15760;12529;2189;1039;71891;762;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;15760;12529;2189;1039;71891;762;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;1500;2078;122;55;761;45;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;1500;2078;122;55;761;45;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;2136;2398;50;44;753;30;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;2136;2398;50;44;753;30;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;45128;24201;5056;2830;116331;2359;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;45128;24201;5056;2830;116331;2359;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;45128;24201;5056;2830;116331;2359;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;45128;24201;5056;2830;116331;2359;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;1344499437;385258825;170607763;106795769;3229723154;94573270;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;1344499437;385258825;170607763;106795769;3229723154;94573270;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;690293044;614995174;146937976;69045974;6371097902;46646232;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;690293044;614995174;146937976;69045974;6371097902;46646232;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;37174256;12556028;6097500;2558752;12424507;1815501;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;37174256;12556028;6097500;2558752;12424507;1815501;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;4513308;5803256;124513;116512;3146553;86505;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;4513308;5803256;124513;116512;3146553;86505;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data;14000;29001;;;53000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total;14000;29001;;;53000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;2034792481;1000253999;317545739;175841743;9600821056;141219502;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;2034792481;1000253999;317545739;175841743;9600821056;141219502;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;2034792481;1000253999;317545739;175841743;9600821056;141219502;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;2034792481;1000253999;317545739;175841743;9600821056;141219502;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;1252000;;;525500;525500;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;1252000;;;525500;525500;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;589409000;64394000;3025500;4527500;12776000;804500;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;589409000;64394000;3025500;4527500;12776000;804500;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;590661000;64394000;3025500;5053000;13301500;804500;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;590661000;64394000;3025500;5053000;13301500;804500;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.021767;0.024629;0.018127;0.049601;0.008258;0.056543;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.021767;0.024629;0.018127;0.049601;0.008258;0.056543;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.021828;0.057335;0.019274;0.053834;0.105961;0.051851;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.021828;0.057335;0.019274;0.053834;0.105961;0.051851;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.087362;0.333708;0.139748;0.082583;0.315375;0.077720;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.087362;0.333708;0.139748;0.082583;0.315375;0.077720;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.143761;0.465541;0.064851;0.079279;0.342428;0.061350;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.143761;0.465541;0.064851;0.079279;0.342428;0.061350;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.021788;0.034950;0.018606;0.051076;0.019196;0.054937;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.021788;0.034950;0.018606;0.051076;0.019196;0.054937;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.021788;0.034950;0.018606;0.051076;0.019196;0.054937;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.021788;0.034950;0.018606;0.051076;0.019196;0.054937;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;45781.103139;33007.096042;59507.416463;59629.128420;72676.038569;59219.329994;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;45781.103139;33007.096042;59507.416463;59629.128420;72676.038569;59219.329994;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;43800.320051;49085.735015;67125.617177;66454.257940;88621.634168;61215.527559;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;43800.320051;49085.735015;67125.617177;66454.257940;88621.634168;61215.527559;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;24782.837333;6042.361886;49979.508197;46522.763636;16326.553219;40344.466667;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;24782.837333;6042.361886;49979.508197;46522.763636;16326.553219;40344.466667;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;2112.971910;2420.040033;2490.260000;2648;4178.689243;2883.500000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;2112.971910;2420.040033;2490.260000;2648;4178.689243;2883.500000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;45089.356519;41331.101979;62805.723695;62134.891519;82530.203093;59864.138194;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;45089.356519;41331.101979;62805.723695;62134.891519;82530.203093;59864.138194;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;45089.356519;41331.101979;62805.723695;62134.891519;82530.203093;59864.138194;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;45089.356519;41331.101979;62805.723695;62134.891519;82530.203093;59864.138194;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.branchPred.lookups;8140108;650770;574818;122544;4178469;114296;Number of BP lookups 
system.cpu2.branchPred.condPredicted;6889244;546533;473629;101991;4101321;92981;Number of conditional branches predicted 
system.cpu2.branchPred.condIncorrect;205270;21443;19685;4326;15268;5995;Number of conditional branches incorrect 
system.cpu2.branchPred.BTBLookups;4040811;521439;438766;93900;1646491;78394;Number of BTB lookups 
system.cpu2.branchPred.BTBHits;2502249;407092;323293;66899;1310084;54902;Number of BTB hits 
system.cpu2.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu2.branchPred.BTBHitPct;61.924426;78.070877;73.682327;71.244941;79.568245;70.033421;BTB Hit Percentage 
system.cpu2.branchPred.usedRAS;476410;38247;38272;7959;26672;7253;Number of times the RAS was used to get a target. 
system.cpu2.branchPred.RASInCorrect;16104;1202;946;297;649;156;Number of incorrect RAS predictions. 
system.cpu2.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu2.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu2.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu2.dtb.read_hits;5415123;616952;539486;114295;5733673;112597;DTB read hits 
system.cpu2.dtb.read_misses;29284;2068;2815;454;54687;1410;DTB read misses 
system.cpu2.dtb.read_acv;75;2;27;3;7;1;DTB read access violations 
system.cpu2.dtb.read_accesses;498135;51397;139000;11591;5338624;44943;DTB read accesses 
system.cpu2.dtb.write_hits;3259064;276911;233351;45234;1207663;93396;DTB write hits 
system.cpu2.dtb.write_misses;9400;831;694;58;321579;939;DTB write misses 
system.cpu2.dtb.write_acv;201;21;37;23;19;9;DTB write access violations 
system.cpu2.dtb.write_accesses;194962;22147;66441;5986;1244717;18377;DTB write accesses 
system.cpu2.dtb.data_hits;8674187;893863;772837;159529;6941336;205993;DTB hits 
system.cpu2.dtb.data_misses;38684;2899;3509;512;376266;2349;DTB misses 
system.cpu2.dtb.data_acv;276;23;64;26;26;10;DTB access violations 
system.cpu2.dtb.data_accesses;693097;73544;205441;17577;6583341;63320;DTB accesses 
system.cpu2.itb.fetch_hits;996491;66443;133568;13089;2723051;36173;ITB hits 
system.cpu2.itb.fetch_misses;12931;4931;4070;1124;4660;758;ITB misses 
system.cpu2.itb.fetch_acv;360;82;46;15;39;5;ITB acv 
system.cpu2.itb.fetch_accesses;1009422;71374;137638;14213;2727711;36931;ITB accesses 
system.cpu2.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu2.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu2.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu2.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu2.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu2.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu2.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu2.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu2.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu2.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu2.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu2.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu2.numCycles;77030120;6101858;5005633;1234724;47002202;1317721;number of cpu cycles simulated 
system.cpu2.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu2.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu2.fetch.icacheStallCycles;20828914;1538762;1227147;270144;3866553;277360;Number of cycles fetch is stalled on an Icache miss 
system.cpu2.fetch.Insts;35070770;2923887;2819308;540163;33740256;710068;Number of instructions fetch has processed 
system.cpu2.fetch.Branches;8140108;650770;574818;122544;4178469;114296;Number of branches that fetch encountered 
system.cpu2.fetch.predictedBranches;2978659;445339;361565;74858;1336756;62155;Number of branches that fetch has predicted taken 
system.cpu2.fetch.Cycles;19685571;1510336;1354202;345468;40878282;637513;Number of cycles fetch has run and was not squashing or blocked 
system.cpu2.fetch.SquashCycles;671416;61104;56118;12558;485240;16462;Number of cycles fetch has spent squashing 
system.cpu2.fetch.TlbCycles;767;181;476;;221;;Number of cycles fetch has spent waiting for tlb 
system.cpu2.fetch.MiscStallCycles;72034;4185;1296;473;4082;347;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu2.fetch.PendingTrapStallCycles;722091;337976;256039;109212;375338;37686;Number of stall cycles due to pending traps 
system.cpu2.fetch.PendingQuiesceStallCycles;180201;6338;6554;694;1823;1;Number of stall cycles due to pending quiesce instructions 
system.cpu2.fetch.IcacheWaitRetryStallCycles;285;123;96;;35;51;Number of stall cycles due to full MSHR 
system.cpu2.fetch.CacheLines;4975241;326692;333980;63771;2947402;93120;Number of cache lines fetched 
system.cpu2.fetch.IcacheSquashes;154484;15878;14199;3064;10762;3994;Number of outstanding Icache misses that were squashed 
system.cpu2.fetch.ItlbSquashes;3;;;;1;;Number of outstanding ITLB misses that were squashed 
system.cpu2.fetch.rateDist::samples;41825571;3428453;2873869;732270;45368954;961189;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::mean;0.838501;0.852830;0.981015;0.737656;0.743686;0.738739;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::stdev;2.151081;2.050679;2.225686;1.963847;2.166518;2.031844;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::0;34964587;2733233;2251783;609940;39776519;822682;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::1;436631;36291;33721;6969;171710;9814;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::2;1094537;282294;206807;43707;492342;17864;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::3;541525;40933;41232;7280;917979;11925;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::4;1310280;74561;70197;14493;234667;29438;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::5;449748;37596;30090;5920;274497;6450;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::6;333282;26598;40580;5842;156452;9761;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::7;228910;21179;22113;3636;178244;5857;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::8;2466071;175768;177346;34483;3166544;47398;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::total;41825571;3428453;2873869;732270;45368954;961189;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.branchRate;0.105674;0.106651;0.114834;0.099248;0.088899;0.086738;Number of branch fetches per cycle 
system.cpu2.fetch.rate;0.455286;0.479180;0.563227;0.437477;0.717844;0.538861;Number of inst fetches per cycle 
system.cpu2.decode.IdleCycles;15926933;1146609;990615;217975;2848239;196784;Number of cycles decode is idle 
system.cpu2.decode.BlockedCycles;19872428;1626082;1302697;401207;38348999;648238;Number of cycles decode is blocked 
system.cpu2.decode.RunCycles;5156481;583946;509206;97682;2405867;84022;Number of cycles decode is running 
system.cpu2.decode.UnblockCycles;561935;44353;45963;9666;1524925;24514;Number of cycles decode is unblocking 
system.cpu2.decode.SquashCycles;307793;27463;25388;5740;240924;7631;Number of cycles decode is squashing 
system.cpu2.decode.BranchResolved;318757;30118;36675;5559;22790;6652;Number of times decode resolved a branch 
system.cpu2.decode.BranchMispred;28218;3142;2713;546;1726;612;Number of times decode detected a branch misprediction 
system.cpu2.decode.DecodedInsts;30055073;2704607;2594352;496625;26182498;632007;Number of instructions handled by decode 
system.cpu2.decode.SquashedInsts;96008;8984;8497;1527;4847;1835;Number of squashed instructions handled by decode 
system.cpu2.rename.SquashCycles;307793;27463;25388;5740;240924;7631;Number of cycles rename is squashing 
system.cpu2.rename.IdleCycles;16273085;1175888;1018106;224170;3225760;208142;Number of cycles rename is idle 
system.cpu2.rename.BlockCycles;3530546;363515;328440;95751;10437958;286081;Number of cycles rename is blocking 
system.cpu2.rename.serializeStallCycles;13650764;1023201;740163;235141;10470632;226626;count of cycles rename stalled for serializing inst 
system.cpu2.rename.RunCycles;5347029;598718;525905;100564;3072087;96264;Number of cycles rename is running 
system.cpu2.rename.UnblockCycles;2716352;239668;235867;70904;17921593;136445;Number of cycles rename is unblocking 
system.cpu2.rename.RenamedInsts;28796617;2617257;2521587;481049;25082202;608172;Number of instructions processed by rename 
system.cpu2.rename.ROBFullEvents;149616;5688;7846;4315;5223;405;Number of times rename has blocked due to ROB full 
system.cpu2.rename.IQFullEvents;279048;18456;25697;5512;4717501;22402;Number of times rename has blocked due to IQ full 
system.cpu2.rename.LQFullEvents;482084;16350;14513;9570;10882375;4466;Number of times rename has blocked due to LQ full 
system.cpu2.rename.SQFullEvents;1083421;138541;137914;44740;438957;91750;Number of times rename has blocked due to SQ full 
system.cpu2.rename.RenamedOperands;20178239;1712595;1734139;325086;19361641;400890;Number of destination operands rename has renamed 
system.cpu2.rename.RenameLookups;36879373;3267657;3145447;588010;32222628;805684;Number of register rename lookups that rename has made 
system.cpu2.rename.int_rename_lookups;36716035;3210071;2777118;587601;21396191;802783;Number of integer rename lookups 
system.cpu2.rename.fp_rename_lookups;151870;56632;367897;355;10826080;2572;Number of floating rename lookups 
system.cpu2.rename.CommittedMaps;17294656;1439865;1401268;266400;12417322;296877;Number of HB maps that are committed 
system.cpu2.rename.UndoneMaps;2883583;272730;332871;58686;6944319;104005;Number of HB maps that are undone due to squashing 
system.cpu2.rename.serializingInsts;857459;62093;49442;10374;1380302;15032;count of serializing insts renamed 
system.cpu2.rename.tempSerializingInsts;82016;8902;6383;1634;6794;1833;count of temporary serializing insts renamed 
system.cpu2.rename.skidInsts;4536158;333893;313631;70684;10286108;152606;count of insts added to the skid buffer 
system.cpu2.memDep0.insertedLoads;5584100;635874;552937;113802;5900124;113408;Number of loads inserted to the mem dependence unit. 
system.cpu2.memDep0.insertedStores;3446685;294340;247095;48210;1730663;98937;Number of stores inserted to the mem dependence unit. 
system.cpu2.memDep0.conflictingLoads;823318;59295;64000;15782;676997;21894;Number of conflicting loads. 
system.cpu2.memDep0.conflictingStores;518724;31080;43488;8107;410154;13069;Number of conflicting stores. 
system.cpu2.iq.iqInstsAdded;26824993;2461754;2345975;448944;22900524;563678;Number of instructions added to the IQ (excludes non-spec) 
system.cpu2.iq.iqNonSpecInstsAdded;1060168;65264;57427;14416;1004010;12112;Number of non-speculative instructions added to the IQ 
system.cpu2.iq.iqInstsIssued;26230704;2397507;2260255;438866;22259827;532944;Number of instructions issued 
system.cpu2.iq.iqSquashedInstsIssued;37189;3848;2077;570;3468;849;Number of squashed instructions issued 
system.cpu2.iq.iqSquashedInstsExamined;3807100;334001;390853;72436;9298498;122443;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu2.iq.iqSquashedOperandsExamined;1856874;172627;213101;36872;1949131;78391;Number of squashed operands that are examined and possibly removed from graph 
system.cpu2.iq.iqSquashedNonSpecRemoved;708818;38686;37636;9220;983535;7443;Number of squashed non-spec instructions that were removed 
system.cpu2.iq.issued_per_cycle::samples;41825571;3428453;2873869;732270;45368954;961189;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::mean;0.627145;0.699297;0.786485;0.599323;0.490640;0.554463;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::stdev;1.317286;1.352938;1.451314;1.276289;1.153095;1.274261;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::0;30702929;2414405;1966778;546129;33735337;741649;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::1;4605565;329628;278237;65805;6788899;88695;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::2;2391896;371994;295626;58951;2659354;43880;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::3;1699409;114161;131875;22997;886909;35843;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::4;1236956;92306;97390;19722;308060;25230;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::5;611367;53058;49823;9419;348261;12974;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::6;372463;31399;32169;5637;195831;8622;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::7;136205;13516;12316;2517;227462;2930;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::8;68781;7986;9655;1093;218841;1366;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::total;41825571;3428453;2873869;732270;45368954;961189;Number of insts issued each cycle 
system.cpu2.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntAlu;53097;5704;3420;1347;7350;833;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntMult;2;0;2;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatAdd;0;50;592;0;2;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCmp;0;1;138;0;1;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCvt;0;19;189;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatMult;0;493;6331;0;1;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatDiv;0;396;238;0;15;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemRead;337708;28105;24894;5908;133678;8498;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemWrite;226348;24024;15397;3379;24676;7407;attempts to use FU when none available 
system.cpu2.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.FU_type_0::No_OpClass;4072;82;230;0;59;455;Type of FU issued 
system.cpu2.iq.FU_type_0::IntAlu;16626614;1413318;1279932;266847;7556617;307084;Type of FU issued 
system.cpu2.iq.FU_type_0::IntMult;52861;2958;4237;388;3662;549;Type of FU issued 
system.cpu2.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatAdd;24173;14418;83468;123;3212390;1174;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCmp;0;1550;7032;0;49;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCvt;0;665;11449;0;120;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatMult;0;3391;43118;0;3015257;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatDiv;2027;1187;2995;0;26;227;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatSqrt;0;1;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::MemRead;5647337;640434;560586;118960;5814633;119216;Type of FU issued 
system.cpu2.iq.FU_type_0::MemWrite;3372374;282157;236798;46186;1533341;95209;Type of FU issued 
system.cpu2.iq.FU_type_0::IprAccess;501246;37346;30410;6362;1123673;9030;Type of FU issued 
system.cpu2.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::total;26230704;2397507;2260255;438866;22259827;532944;Type of FU issued 
system.cpu2.iq.rate;0.340525;0.392914;0.451542;0.355437;0.473591;0.404444;Inst issue rate 
system.cpu2.iq.fu_busy_cnt;617155;58792;51201;10634;165723;16738;FU busy when requested 
system.cpu2.iq.fu_busy_rate;0.023528;0.024522;0.022653;0.024231;0.007445;0.031407;FU busy rate (busy events/executed inst) 
system.cpu2.iq.int_inst_queue_reads;94290813;8168551;6942942;1619622;77332465;2036779;Number of integer instruction queue reads 
system.cpu2.iq.int_inst_queue_writes;31406202;2800119;2433864;535335;26832433;694786;Number of integer instruction queue writes 
system.cpu2.iq.int_inst_queue_wakeup_accesses;25297429;2286531;1959262;421356;15354740;504345;Number of integer instruction queue wakeup accesses 
system.cpu2.iq.fp_inst_queue_reads;650510;117556;504715;1584;12725334;7884;Number of floating instruction queue reads 
system.cpu2.iq.fp_inst_queue_writes;303054;62153;361909;900;6372561;3927;Number of floating instruction queue writes 
system.cpu2.iq.fp_inst_queue_wakeup_accesses;299444;54873;241739;738;6362195;3770;Number of floating instruction queue wakeup accesses 
system.cpu2.iq.int_alu_accesses;26493023;2394976;2053037;448656;16062561;545117;Number of integer alu accesses 
system.cpu2.iq.fp_alu_accesses;350764;61241;258189;844;6362930;4110;Number of floating point alu accesses 
system.cpu2.iew.lsq.thread0.forwLoads;320735;20690;31275;3548;18831;4618;Number of loads that had data forwarded from stores 
system.cpu2.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.squashedLoads;781752;78150;86778;18192;3414878;28905;Number of loads squashed 
system.cpu2.iew.lsq.thread0.ignoredResponses;922;123;263;49;115;48;Number of memory responses ignored because the instruction is squashed 
system.cpu2.iew.lsq.thread0.memOrderViolation;17376;1377;1562;455;2037;501;Number of memory ordering violations 
system.cpu2.iew.lsq.thread0.squashedStores;370421;33625;29232;5722;963645;9773;Number of stores squashed 
system.cpu2.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu2.iew.lsq.thread0.rescheduledLoads;2399;191;300;113;385;7;Number of loads that were rescheduled 
system.cpu2.iew.lsq.thread0.cacheBlocked;162762;14336;21112;8458;27085;13024;Number of times an access to memory failed due to the cache being blocked 
system.cpu2.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu2.iew.iewSquashCycles;307793;27463;25388;5740;240924;7631;Number of cycles IEW is squashing 
system.cpu2.iew.iewBlockCycles;1807446;90725;108396;31953;3402839;102222;Number of cycles IEW is blocking 
system.cpu2.iew.iewUnblockCycles;1214424;232098;176407;43397;1771986;165346;Number of cycles IEW is unblocking 
system.cpu2.iew.iewDispatchedInsts;28185237;2558286;2460675;468810;24191718;587021;Number of instructions dispatched to IQ 
system.cpu2.iew.iewDispSquashedInsts;83352;8310;8138;2131;6812;2109;Number of squashed instructions skipped by dispatch 
system.cpu2.iew.iewDispLoadInsts;5584100;635874;552937;113802;5900124;113408;Number of dispatched load instructions 
system.cpu2.iew.iewDispStoreInsts;3446685;294340;247095;48210;1730663;98937;Number of dispatched store instructions 
system.cpu2.iew.iewDispNonSpecInsts;875552;50642;45810;11251;992965;9143;Number of dispatched non-speculative instructions 
system.cpu2.iew.iewIQFullEvents;24508;1331;1336;462;346628;1243;Number of times the IQ has become full, causing a stall 
system.cpu2.iew.iewLSQFullEvents;1180970;229977;174443;42817;852461;163412;Number of times the LSQ has become full, causing a stall 
system.cpu2.iew.memOrderViolationEvents;17376;1377;1562;455;2037;501;Number of memory order violations 
system.cpu2.iew.predictedTakenIncorrect;94639;10512;9201;2124;7660;2911;Number of branches that were predicted taken incorrectly 
system.cpu2.iew.predictedNotTakenIncorrect;209856;16863;15146;3488;122904;4332;Number of branches that were predicted not taken incorrectly 
system.cpu2.iew.branchMispredicts;304495;27375;24347;5612;130564;7243;Number of branch mispredicts detected at execute 
system.cpu2.iew.iewExecutedInsts;25930814;2373503;2238920;434280;22214699;526608;Number of executed instructions 
system.cpu2.iew.iewExecLoadInsts;5465298;621235;544038;114946;5799130;114495;Number of load instructions executed 
system.cpu2.iew.iewExecSquashedInsts;299890;24004;21335;4586;45128;6335;Number of squashed instructions skipped in execute 
system.cpu2.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu2.iew.exec_nop;300076;31268;57273;5450;287184;11231;number of nop insts executed 
system.cpu2.iew.exec_refs;8750287;900356;778676;160341;7328672;209012;number of memory reference insts executed 
system.cpu2.iew.exec_branches;3761312;501645;410148;84481;1288460;70680;Number of branches executed 
system.cpu2.iew.exec_stores;3284989;279121;234638;45395;1529542;94517;Number of stores executed 
system.cpu2.iew.exec_rate;0.336632;0.388980;0.447280;0.351722;0.472631;0.399635;Inst execution rate 
system.cpu2.iew.wb_sent;25674542;2348499;2208936;423691;22123039;512122;cumulative count of insts sent to commit 
system.cpu2.iew.wb_count;25596873;2341404;2201001;422094;21716935;508115;cumulative count of insts written-back 
system.cpu2.iew.wb_producers;12193207;1106412;1155815;211866;16234855;250488;num instructions producing a value 
system.cpu2.iew.wb_consumers;15997780;1407852;1467200;264554;19577577;343182;num instructions consuming a value 
system.cpu2.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu2.iew.wb_rate;0.332297;0.383720;0.439705;0.341853;0.462041;0.385601;insts written-back per cycle 
system.cpu2.iew.wb_fanout;0.762181;0.785887;0.787769;0.800842;0.829258;0.729898;average fanout of values written-back 
system.cpu2.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu2.commit.commitSquashedInsts;4032653;351745;416403;78166;7887773;124794;The number of squashed insts skipped by commit 
system.cpu2.commit.commitNonSpecStalls;351350;26578;19791;5196;20475;4669;The number of times commit has been forced to stall to communicate backwards 
system.cpu2.commit.branchMispredicts;284316;25242;22682;5139;128817;6610;The number of times a branch was mispredicted 
system.cpu2.commit.committed_per_cycle::samples;41098425;3367307;2805238;718933;44217476;940186;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::mean;0.585165;0.651960;0.727045;0.542489;0.336195;0.486139;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::stdev;1.553810;1.522410;1.707915;1.486356;0.919488;1.412498;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::0;32510258;2517020;2080754;575465;35113702;772283;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::1;3909262;287136;258473;54089;6363670;76892;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::2;1368645;325935;238401;46775;1853277;29182;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::3;858210;68316;52532;9575;141874;14503;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::4;564022;46032;36032;7406;193148;17039;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::5;646228;21779;19838;3619;125777;5572;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::6;218442;17238;16884;3410;212640;5887;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::7;156585;15863;16550;3282;14568;3666;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::8;866773;67988;85774;15312;198820;15162;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::total;41098425;3367307;2805238;718933;44217476;940186;Number of insts commited each cycle 
system.cpu2.commit.committedInsts;24049341;2195350;2039535;390013;14865699;457061;Number of instructions committed 
system.cpu2.commit.committedOps;24049341;2195350;2039535;390013;14865699;457061;Number of ops (including micro ops) committed 
system.cpu2.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu2.commit.refs;7878612;818439;684022;138098;3252264;173667;Number of memory references committed 
system.cpu2.commit.loads;4802348;557724;466159;95610;2485246;84503;Number of loads committed 
system.cpu2.commit.membars;113023;11877;9401;2314;9101;2531;Number of memory barriers committed 
system.cpu2.commit.branches;3490283;473763;379497;78052;854839;59122;Number of branches committed 
system.cpu2.commit.fp_insts;296816;52650;203275;719;6361204;3618;Number of committed floating point instructions. 
system.cpu2.commit.int_insts;23289362;2115159;1845073;379286;8226820;439284;Number of committed integer instructions. 
system.cpu2.commit.function_calls;383080;29040;28058;5549;20193;4358;Number of function calls committed. 
system.cpu2.commit.op_class_0::No_OpClass;184990;22064;45714;3410;273907;9736;Class of committed instruction 
system.cpu2.commit.op_class_0::IntAlu;15238225;1282108;1138870;238956;3975785;260103;Class of committed instruction 
system.cpu2.commit.op_class_0::IntMult;49518;2761;4082;348;3392;528;Class of committed instruction 
system.cpu2.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatAdd;24024;13579;72192;114;3211941;1172;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCmp;0;1493;5957;0;39;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCvt;0;544;8909;0;112;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatMult;0;3024;37135;0;3014850;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatDiv;2027;1164;2225;0;24;227;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatSqrt;0;1;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::MemRead;4915371;569601;475560;97924;2494347;87034;Class of committed instruction 
system.cpu2.commit.op_class_0::MemWrite;3133941;261665;218481;42899;767630;89231;Class of committed instruction 
system.cpu2.commit.op_class_0::IprAccess;501245;37346;30410;6362;1123672;9030;Class of committed instruction 
system.cpu2.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::total;24049341;2195350;2039535;390013;14865699;457061;Class of committed instruction 
system.cpu2.commit.bw_lim_events;866773;67988;85774;15312;198820;15162;number cycles where commit BW limit reached 
system.cpu2.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu2.rob.rob_reads;68150651;5831049;5156822;1168859;65337108;1498607;The number of ROB reads 
system.cpu2.rob.rob_writes;56886799;5155221;4980737;949693;46658636;1184923;The number of ROB writes 
system.cpu2.timesIdled;461619;33435;27141;6350;18828;4863;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu2.idleCycles;35204549;2673405;2131764;502454;1633248;356532;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu2.quiesceCycles;4837048592;19289891;10761818;14265246;7665845;928175;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu2.committedInsts;23868406;2173368;1994051;386603;14591851;447779;Number of Instructions Simulated 
system.cpu2.committedOps;23868406;2173368;1994051;386603;14591851;447779;Number of Ops (including micro ops) Simulated 
system.cpu2.cpi;3.227284;2.807559;2.510283;3.193778;3.221127;2.942793;CPI: Cycles Per Instruction 
system.cpu2.cpi_total;3.227284;2.807559;2.510283;3.193778;3.221127;2.942793;CPI: Total CPI of All Threads 
system.cpu2.ipc;0.309858;0.356181;0.398361;0.313109;0.310450;0.339813;IPC: Instructions Per Cycle 
system.cpu2.ipc_total;0.309858;0.356181;0.398361;0.313109;0.310450;0.339813;IPC: Total IPC of All Threads 
system.cpu2.int_regfile_reads;34132202;2982961;2588665;545769;20143843;715864;number of integer regfile reads 
system.cpu2.int_regfile_writes;18457982;1528004;1367152;293949;12405340;341382;number of integer regfile writes 
system.cpu2.fp_regfile_reads;151032;53331;294682;328;10817981;2516;number of floating regfile reads 
system.cpu2.fp_regfile_writes;152197;40800;201610;306;6294728;2353;number of floating regfile writes 
system.cpu2.misc_regfile_reads;1710923;192096;453785;47421;7379249;17563;number of misc regfile reads 
system.cpu2.misc_regfile_writes;425252;36526;26547;5763;469448;7507;number of misc regfile writes 
system.cpu2.icache.tags.replacements;502720;39500;32147;7143;21548;6046;number of replacements 
system.cpu2.icache.tags.tagsinuse;490.764721;511.659600;511.999883;512;507.059285;511.974703;Cycle average of tags in use 
system.cpu2.icache.tags.total_refs;4432532;281574;296834;57748;2922582;91449;Total number of references to valid blocks. 
system.cpu2.icache.tags.sampled_refs;502720;39500;32147;7143;21548;6558;Sample count of references to valid blocks. 
system.cpu2.icache.tags.avg_refs;8.817099;7.128456;9.233645;8.084558;135.631242;13.944648;Average number of references to valid blocks. 
system.cpu2.icache.tags.warmup_cycle;2416066843750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.icache.tags.occ_blocks::cpu2.inst;490.764721;511.659600;511.999883;512;507.059285;511.974703;Average occupied blocks per requestor 
system.cpu2.icache.tags.occ_percent::cpu2.inst;0.958525;0.999335;1.000000;1;0.990350;0.999951;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_percent::total;0.958525;0.999335;1.000000;1;0.990350;0.999951;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::2;455;509;33;339;318;377;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::3;57;3;479;2;86;1;Occupied blocks per task id 
system.cpu2.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu2.icache.tags.tag_accesses;10453894;692884;700104;134685;5916378;192288;Number of tag accesses 
system.cpu2.icache.tags.data_accesses;10453894;692884;700104;134685;5916378;192288;Number of data accesses 
system.cpu2.icache.ReadReq_hits::cpu2.inst;4436222;283109;298304;55799;2923267;86018;number of ReadReq hits 
system.cpu2.icache.ReadReq_hits::total;4436222;283109;298304;55799;2923267;86018;number of ReadReq hits 
system.cpu2.icache.demand_hits::cpu2.inst;4436222;283109;298304;55799;2923267;86018;number of demand (read+write) hits 
system.cpu2.icache.demand_hits::total;4436222;283109;298304;55799;2923267;86018;number of demand (read+write) hits 
system.cpu2.icache.overall_hits::cpu2.inst;4436222;283109;298304;55799;2923267;86018;number of overall hits 
system.cpu2.icache.overall_hits::total;4436222;283109;298304;55799;2923267;86018;number of overall hits 
system.cpu2.icache.ReadReq_misses::cpu2.inst;539016;43581;35674;7972;24135;7102;number of ReadReq misses 
system.cpu2.icache.ReadReq_misses::total;539016;43581;35674;7972;24135;7102;number of ReadReq misses 
system.cpu2.icache.demand_misses::cpu2.inst;539016;43581;35674;7972;24135;7102;number of demand (read+write) misses 
system.cpu2.icache.demand_misses::total;539016;43581;35674;7972;24135;7102;number of demand (read+write) misses 
system.cpu2.icache.overall_misses::cpu2.inst;539016;43581;35674;7972;24135;7102;number of overall misses 
system.cpu2.icache.overall_misses::total;539016;43581;35674;7972;24135;7102;number of overall misses 
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of ReadReq miss cycles 
system.cpu2.icache.ReadReq_miss_latency::total;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of ReadReq miss cycles 
system.cpu2.icache.demand_miss_latency::cpu2.inst;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of demand (read+write) miss cycles 
system.cpu2.icache.demand_miss_latency::total;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of demand (read+write) miss cycles 
system.cpu2.icache.overall_miss_latency::cpu2.inst;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of overall miss cycles 
system.cpu2.icache.overall_miss_latency::total;30365501716;2502572098;1975911320;466063200;1516285388;384677222;number of overall miss cycles 
system.cpu2.icache.ReadReq_accesses::cpu2.inst;4975238;326690;333978;63771;2947402;93120;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.ReadReq_accesses::total;4975238;326690;333978;63771;2947402;93120;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.demand_accesses::cpu2.inst;4975238;326690;333978;63771;2947402;93120;number of demand (read+write) accesses 
system.cpu2.icache.demand_accesses::total;4975238;326690;333978;63771;2947402;93120;number of demand (read+write) accesses 
system.cpu2.icache.overall_accesses::cpu2.inst;4975238;326690;333978;63771;2947402;93120;number of overall (read+write) accesses 
system.cpu2.icache.overall_accesses::total;4975238;326690;333978;63771;2947402;93120;number of overall (read+write) accesses 
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_miss_rate::total;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for ReadReq accesses 
system.cpu2.icache.demand_miss_rate::cpu2.inst;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for demand accesses 
system.cpu2.icache.demand_miss_rate::total;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for demand accesses 
system.cpu2.icache.overall_miss_rate::cpu2.inst;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for overall accesses 
system.cpu2.icache.overall_miss_rate::total;0.108340;0.133402;0.106815;0.125010;0.008189;0.076267;miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average ReadReq miss latency 
system.cpu2.icache.ReadReq_avg_miss_latency::total;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average ReadReq miss latency 
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average overall miss latency 
system.cpu2.icache.demand_avg_miss_latency::total;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::total;56335.065594;57423.466602;55387.994618;58462.518816;62825.166273;54164.632779;average overall miss latency 
system.cpu2.icache.blocked_cycles::no_mshrs;14912;3105;2707;112;1090;1455;number of cycles access was blocked 
system.cpu2.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_mshrs;215;49;43;7;21;13;number of cycles access was blocked 
system.cpu2.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_mshrs;69.358140;63.367347;62.953488;16;51.904762;111.923077;average number of cycles each access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst;35598;4077;3526;829;2561;1054;number of ReadReq MSHR hits 
system.cpu2.icache.ReadReq_mshr_hits::total;35598;4077;3526;829;2561;1054;number of ReadReq MSHR hits 
system.cpu2.icache.demand_mshr_hits::cpu2.inst;35598;4077;3526;829;2561;1054;number of demand (read+write) MSHR hits 
system.cpu2.icache.demand_mshr_hits::total;35598;4077;3526;829;2561;1054;number of demand (read+write) MSHR hits 
system.cpu2.icache.overall_mshr_hits::cpu2.inst;35598;4077;3526;829;2561;1054;number of overall MSHR hits 
system.cpu2.icache.overall_mshr_hits::total;35598;4077;3526;829;2561;1054;number of overall MSHR hits 
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst;503418;39504;32148;7143;21574;6048;number of ReadReq MSHR misses 
system.cpu2.icache.ReadReq_mshr_misses::total;503418;39504;32148;7143;21574;6048;number of ReadReq MSHR misses 
system.cpu2.icache.demand_mshr_misses::cpu2.inst;503418;39504;32148;7143;21574;6048;number of demand (read+write) MSHR misses 
system.cpu2.icache.demand_mshr_misses::total;503418;39504;32148;7143;21574;6048;number of demand (read+write) MSHR misses 
system.cpu2.icache.overall_mshr_misses::cpu2.inst;503418;39504;32148;7143;21574;6048;number of overall MSHR misses 
system.cpu2.icache.overall_mshr_misses::total;503418;39504;32148;7143;21574;6048;number of overall MSHR misses 
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of ReadReq MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_latency::total;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of ReadReq MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::total;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of overall MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::total;27009635915;2185115849;1715019891;400278543;1319709782;320242523;number of overall MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_mshr_miss_rate::total;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for ReadReq accesses 
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for demand accesses 
system.cpu2.icache.demand_mshr_miss_rate::total;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for demand accesses 
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for overall accesses 
system.cpu2.icache.overall_mshr_miss_rate::total;0.101185;0.120922;0.096258;0.112010;0.007320;0.064948;mshr miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average ReadReq mshr miss latency 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average ReadReq mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average overall mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::total;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::total;53652.503317;55313.787186;53347.638764;56037.875262;61171.307222;52950.152612;average overall mshr miss latency 
system.cpu2.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dcache.tags.replacements;178805;18512;17697;5925;133895;11359;number of replacements 
system.cpu2.dcache.tags.tagsinuse;717.947377;948.710373;988.482191;921.141917;1000.103461;895.492224;Cycle average of tags in use 
system.cpu2.dcache.tags.total_refs;6951052;758929;613830;116052;6064620;134610;Total number of references to valid blocks. 
system.cpu2.dcache.tags.sampled_refs;178805;18512;17697;5925;133895;12383;Sample count of references to valid blocks. 
system.cpu2.dcache.tags.avg_refs;38.875043;40.996597;34.685540;19.586835;45.293850;10.870548;Average number of references to valid blocks. 
system.cpu2.dcache.tags.warmup_cycle;2418881861500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.dcache.tags.occ_blocks::cpu2.data;717.947377;948.710373;988.482191;921.141917;1000.103461;895.492224;Average occupied blocks per requestor 
system.cpu2.dcache.tags.occ_percent::cpu2.data;0.701120;0.926475;0.965315;0.899553;0.976664;0.874504;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_percent::total;0.701120;0.926475;0.965315;0.899553;0.976664;0.874504;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_task_id_blocks::1024;891;681;1002;854;810;1024;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::2;848;674;6;714;697;52;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::3;43;5;996;6;68;;Occupied blocks per task id 
system.cpu2.dcache.tags.occ_task_id_percent::1024;0.870117;0.665039;0.978516;0.833984;0.791016;1;Percentage of cache occupancy per task id 
system.cpu2.dcache.tags.tag_accesses;16361562;1720963;1437602;298333;13081166;385853;Number of tag accesses 
system.cpu2.dcache.tags.data_accesses;16361562;1720963;1437602;298333;13081166;385853;Number of data accesses 
system.cpu2.dcache.ReadReq_hits::cpu2.data;4558592;543897;453660;87153;5517866;80124;number of ReadReq hits 
system.cpu2.dcache.ReadReq_hits::total;4558592;543897;453660;87153;5517866;80124;number of ReadReq hits 
system.cpu2.dcache.WriteReq_hits::cpu2.data;2254918;172254;151041;26767;535516;36231;number of WriteReq hits 
system.cpu2.dcache.WriteReq_hits::total;2254918;172254;151041;26767;535516;36231;number of WriteReq hits 
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data;55425;5023;4709;1006;4346;1255;number of LoadLockedReq hits 
system.cpu2.dcache.LoadLockedReq_hits::total;55425;5023;4709;1006;4346;1255;number of LoadLockedReq hits 
system.cpu2.dcache.StoreCondReq_hits::cpu2.data;46611;3822;4418;961;4106;1232;number of StoreCondReq hits 
system.cpu2.dcache.StoreCondReq_hits::total;46611;3822;4418;961;4106;1232;number of StoreCondReq hits 
system.cpu2.dcache.demand_hits::cpu2.data;6813510;716151;604701;113920;6053382;116355;number of demand (read+write) hits 
system.cpu2.dcache.demand_hits::total;6813510;716151;604701;113920;6053382;116355;number of demand (read+write) hits 
system.cpu2.dcache.overall_hits::cpu2.data;6813510;716151;604701;113920;6053382;116355;number of overall hits 
system.cpu2.dcache.overall_hits::total;6813510;716151;604701;113920;6053382;116355;number of overall hits 
system.cpu2.dcache.ReadReq_misses::cpu2.data;339897;35689;32533;14911;181746;16419;number of ReadReq misses 
system.cpu2.dcache.ReadReq_misses::total;339897;35689;32533;14911;181746;16419;number of ReadReq misses 
system.cpu2.dcache.WriteReq_misses::cpu2.data;739414;80757;61362;14352;225760;51538;number of WriteReq misses 
system.cpu2.dcache.WriteReq_misses::total;739414;80757;61362;14352;225760;51538;number of WriteReq misses 
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data;19647;2664;857;368;1509;195;number of LoadLockedReq misses 
system.cpu2.dcache.LoadLockedReq_misses::total;19647;2664;857;368;1509;195;number of LoadLockedReq misses 
system.cpu2.dcache.StoreCondReq_misses::cpu2.data;21804;2716;429;257;1142;57;number of StoreCondReq misses 
system.cpu2.dcache.StoreCondReq_misses::total;21804;2716;429;257;1142;57;number of StoreCondReq misses 
system.cpu2.dcache.demand_misses::cpu2.data;1079311;116446;93895;29263;407506;67957;number of demand (read+write) misses 
system.cpu2.dcache.demand_misses::total;1079311;116446;93895;29263;407506;67957;number of demand (read+write) misses 
system.cpu2.dcache.overall_misses::cpu2.data;1079311;116446;93895;29263;407506;67957;number of overall misses 
system.cpu2.dcache.overall_misses::total;1079311;116446;93895;29263;407506;67957;number of overall misses 
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data;17131827140;1653949621;1875553005;884442927;12224992559;988647497;number of ReadReq miss cycles 
system.cpu2.dcache.ReadReq_miss_latency::total;17131827140;1653949621;1875553005;884442927;12224992559;988647497;number of ReadReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data;40819164828;4989921459;3851503865;856238427;19985791180;3354689949;number of WriteReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::total;40819164828;4989921459;3851503865;856238427;19985791180;3354689949;number of WriteReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data;527370984;40549229;36262997;14093499;45993229;10711500;number of LoadLockedReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::total;527370984;40549229;36262997;14093499;45993229;10711500;number of LoadLockedReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data;124212724;15334675;2374953;1449954;7607423;340492;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::total;124212724;15334675;2374953;1449954;7607423;340492;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data;5500;40000;;8500;40000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::total;5500;40000;;8500;40000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.demand_miss_latency::cpu2.data;57950991968;6643871080;5727056870;1740681354;32210783739;4343337446;number of demand (read+write) miss cycles 
system.cpu2.dcache.demand_miss_latency::total;57950991968;6643871080;5727056870;1740681354;32210783739;4343337446;number of demand (read+write) miss cycles 
system.cpu2.dcache.overall_miss_latency::cpu2.data;57950991968;6643871080;5727056870;1740681354;32210783739;4343337446;number of overall miss cycles 
system.cpu2.dcache.overall_miss_latency::total;57950991968;6643871080;5727056870;1740681354;32210783739;4343337446;number of overall miss cycles 
system.cpu2.dcache.ReadReq_accesses::cpu2.data;4898489;579586;486193;102064;5699612;96543;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.ReadReq_accesses::total;4898489;579586;486193;102064;5699612;96543;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::cpu2.data;2994332;253011;212403;41119;761276;87769;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::total;2994332;253011;212403;41119;761276;87769;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data;75072;7687;5566;1374;5855;1450;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::total;75072;7687;5566;1374;5855;1450;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data;68415;6538;4847;1218;5248;1289;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::total;68415;6538;4847;1218;5248;1289;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.demand_accesses::cpu2.data;7892821;832597;698596;143183;6460888;184312;number of demand (read+write) accesses 
system.cpu2.dcache.demand_accesses::total;7892821;832597;698596;143183;6460888;184312;number of demand (read+write) accesses 
system.cpu2.dcache.overall_accesses::cpu2.data;7892821;832597;698596;143183;6460888;184312;number of overall (read+write) accesses 
system.cpu2.dcache.overall_accesses::total;7892821;832597;698596;143183;6460888;184312;number of overall (read+write) accesses 
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data;0.069388;0.061577;0.066914;0.146095;0.031887;0.170069;miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_miss_rate::total;0.069388;0.061577;0.066914;0.146095;0.031887;0.170069;miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data;0.246938;0.319184;0.288894;0.349036;0.296555;0.587200;miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::total;0.246938;0.319184;0.288894;0.349036;0.296555;0.587200;miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data;0.261709;0.346559;0.153971;0.267831;0.257728;0.134483;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::total;0.261709;0.346559;0.153971;0.267831;0.257728;0.134483;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data;0.318702;0.415418;0.088508;0.211002;0.217607;0.044220;miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::total;0.318702;0.415418;0.088508;0.211002;0.217607;0.044220;miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_miss_rate::cpu2.data;0.136746;0.139859;0.134405;0.204375;0.063073;0.368706;miss rate for demand accesses 
system.cpu2.dcache.demand_miss_rate::total;0.136746;0.139859;0.134405;0.204375;0.063073;0.368706;miss rate for demand accesses 
system.cpu2.dcache.overall_miss_rate::cpu2.data;0.136746;0.139859;0.134405;0.204375;0.063073;0.368706;miss rate for overall accesses 
system.cpu2.dcache.overall_miss_rate::total;0.136746;0.139859;0.134405;0.204375;0.063073;0.368706;miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data;50402.996025;46343.400516;57650.785510;59314.796258;67264.162947;60213.624277;average ReadReq miss latency 
system.cpu2.dcache.ReadReq_avg_miss_latency::total;50402.996025;46343.400516;57650.785510;59314.796258;67264.162947;60213.624277;average ReadReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data;55204.749745;61789.336640;62766.921955;59659.868102;88526.715007;65091.581920;average WriteReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::total;55204.749745;61789.336640;62766.921955;59659.868102;88526.715007;65091.581920;average WriteReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data;26842.316079;15221.182057;42313.882147;38297.551630;30479.277005;54930.769231;average LoadLockedReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total;26842.316079;15221.182057;42313.882147;38297.551630;30479.277005;54930.769231;average LoadLockedReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data;5696.786094;5646.051178;5536.020979;5641.844358;6661.491243;5973.543860;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total;5696.786094;5646.051178;5536.020979;5641.844358;6661.491243;5973.543860;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data;inf;inf;;inf;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;inf;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data;53692.579774;57055.382581;60994.268811;59484.036292;79043.704237;63913.025089;average overall miss latency 
system.cpu2.dcache.demand_avg_miss_latency::total;53692.579774;57055.382581;60994.268811;59484.036292;79043.704237;63913.025089;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data;53692.579774;57055.382581;60994.268811;59484.036292;79043.704237;63913.025089;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::total;53692.579774;57055.382581;60994.268811;59484.036292;79043.704237;63913.025089;average overall miss latency 
system.cpu2.dcache.blocked_cycles::no_mshrs;1509263;278568;238637;72668;983507;197688;number of cycles access was blocked 
system.cpu2.dcache.blocked_cycles::no_targets;23181;3562;5011;2300;5252;1467;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_mshrs;54500;9770;8785;2373;22162;7273;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_targets;226;44;37;25;58;13;number of cycles access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_mshrs;27.692899;28.512590;27.164143;30.622840;44.378080;27.181081;average number of cycles each access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_targets;102.570796;80.954545;135.432432;92;90.551724;112.846154;average number of cycles each access was blocked 
system.cpu2.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.dcache.writebacks::writebacks;87457;12297;10471;2772;86914;7106;number of writebacks 
system.cpu2.dcache.writebacks::total;87457;12297;10471;2772;86914;7106;number of writebacks 
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data;176485;21244;21983;10574;121033;11451;number of ReadReq MSHR hits 
system.cpu2.dcache.ReadReq_mshr_hits::total;176485;21244;21983;10574;121033;11451;number of ReadReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data;599989;65652;52183;11729;148798;44795;number of WriteReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::total;599989;65652;52183;11729;148798;44795;number of WriteReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data;3251;313;227;77;223;99;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::total;3251;313;227;77;223;99;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.demand_mshr_hits::cpu2.data;776474;86896;74166;22303;269831;56246;number of demand (read+write) MSHR hits 
system.cpu2.dcache.demand_mshr_hits::total;776474;86896;74166;22303;269831;56246;number of demand (read+write) MSHR hits 
system.cpu2.dcache.overall_mshr_hits::cpu2.data;776474;86896;74166;22303;269831;56246;number of overall MSHR hits 
system.cpu2.dcache.overall_mshr_hits::total;776474;86896;74166;22303;269831;56246;number of overall MSHR hits 
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data;163412;14445;10550;4337;60713;4968;number of ReadReq MSHR misses 
system.cpu2.dcache.ReadReq_mshr_misses::total;163412;14445;10550;4337;60713;4968;number of ReadReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data;139425;15105;9179;2623;76962;6743;number of WriteReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::total;139425;15105;9179;2623;76962;6743;number of WriteReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data;16396;2351;630;291;1286;96;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::total;16396;2351;630;291;1286;96;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data;21797;2703;428;256;1136;57;number of StoreCondReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::total;21797;2703;428;256;1136;57;number of StoreCondReq MSHR misses 
system.cpu2.dcache.demand_mshr_misses::cpu2.data;302837;29550;19729;6960;137675;11711;number of demand (read+write) MSHR misses 
system.cpu2.dcache.demand_mshr_misses::total;302837;29550;19729;6960;137675;11711;number of demand (read+write) MSHR misses 
system.cpu2.dcache.overall_mshr_misses::cpu2.data;302837;29550;19729;6960;137675;11711;number of overall MSHR misses 
system.cpu2.dcache.overall_mshr_misses::total;302837;29550;19729;6960;137675;11711;number of overall MSHR misses 
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data;7410215965;553308336;610085561;245902019;4305664929;303293753;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_miss_latency::total;7410215965;553308336;610085561;245902019;4305664929;303293753;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data;6325104005;732589864;556186406;129704469;6651789506;460570930;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::total;6325104005;732589864;556186406;129704469;6651789506;460570930;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data;312028763;21176771;20778251;8921001;27508512;4543750;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total;312028763;21176771;20778251;8921001;27508512;4543750;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data;52120776;6570325;993547;592546;4053577;150508;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total;52120776;6570325;993547;592546;4053577;150508;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data;2500;24500;;5500;31000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total;2500;24500;;5500;31000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data;13735319970;1285898200;1166271967;375606488;10957454435;763864683;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::total;13735319970;1285898200;1166271967;375606488;10957454435;763864683;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data;13735319970;1285898200;1166271967;375606488;10957454435;763864683;number of overall MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::total;13735319970;1285898200;1166271967;375606488;10957454435;763864683;number of overall MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data;287470500;21270000;24402000;15460500;18628000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total;287470500;21270000;24402000;15460500;18628000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data;1506141000;93838000;49866500;17982000;33592500;1006000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total;1506141000;93838000;49866500;17982000;33592500;1006000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data;1793611500;115108000;74268500;33442500;52220500;1006000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::total;1793611500;115108000;74268500;33442500;52220500;1006000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data;0.033360;0.024923;0.021699;0.042493;0.010652;0.051459;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_mshr_miss_rate::total;0.033360;0.024923;0.021699;0.042493;0.010652;0.051459;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data;0.046563;0.059701;0.043215;0.063790;0.101096;0.076827;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::total;0.046563;0.059701;0.043215;0.063790;0.101096;0.076827;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data;0.218404;0.305841;0.113187;0.211790;0.219641;0.066207;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total;0.218404;0.305841;0.113187;0.211790;0.219641;0.066207;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data;0.318600;0.413429;0.088302;0.210181;0.216463;0.044220;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total;0.318600;0.413429;0.088302;0.210181;0.216463;0.044220;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data;0.038369;0.035491;0.028241;0.048609;0.021309;0.063539;mshr miss rate for demand accesses 
system.cpu2.dcache.demand_mshr_miss_rate::total;0.038369;0.035491;0.028241;0.048609;0.021309;0.063539;mshr miss rate for demand accesses 
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data;0.038369;0.035491;0.028241;0.048609;0.021309;0.063539;mshr miss rate for overall accesses 
system.cpu2.dcache.overall_mshr_miss_rate::total;0.038369;0.035491;0.028241;0.048609;0.021309;0.063539;mshr miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data;45346.828660;38304.488474;57828.015261;56698.643994;70918.335925;61049.467190;average ReadReq mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total;45346.828660;38304.488474;57828.015261;56698.643994;70918.335925;61049.467190;average ReadReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data;45365.637475;48499.825488;60593.355050;49448.901639;86429.530236;68303.563696;average WriteReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total;45365.637475;48499.825488;60593.355050;49448.901639;86429.530236;68303.563696;average WriteReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data;19030.785740;9007.558911;32981.350794;30656.360825;21390.755832;47330.729167;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total;19030.785740;9007.558911;32981.350794;30656.360825;21390.755832;47330.729167;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data;2391.190347;2430.752867;2321.371495;2314.632812;3568.289613;2640.491228;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total;2391.190347;2430.752867;2321.371495;2314.632812;3568.289613;2640.491228;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data;inf;inf;;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data;45355.488167;43516.013536;59114.601196;53966.449425;79589.282259;65226.255913;average overall mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::total;45355.488167;43516.013536;59114.601196;53966.449425;79589.282259;65226.255913;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data;45355.488167;43516.013536;59114.601196;53966.449425;79589.282259;65226.255913;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::total;45355.488167;43516.013536;59114.601196;53966.449425;79589.282259;65226.255913;average overall mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.branchPred.lookups;6175306;610076;117527;879510;3950608;847;Number of BP lookups 
system.cpu3.branchPred.condPredicted;5368875;488085;95938;713279;3888647;637;Number of conditional branches predicted 
system.cpu3.branchPred.condIncorrect;125099;21322;5003;26694;11881;56;Number of conditional branches incorrect 
system.cpu3.branchPred.BTBLookups;2819098;463038;81857;694388;1428106;672;Number of BTB lookups 
system.cpu3.branchPred.BTBHits;1285349;359759;56624;591235;1142864;288;Number of BTB hits 
system.cpu3.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu3.branchPred.BTBHitPct;45.594335;77.695351;69.174292;85.144761;80.026553;42.857143;BTB Hit Percentage 
system.cpu3.branchPred.usedRAS;296342;44510;7344;74125;20796;78;Number of times the RAS was used to get a target. 
system.cpu3.branchPred.RASInCorrect;10066;1120;289;651;565;3;Number of incorrect RAS predictions. 
system.cpu3.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu3.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu3.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu3.dtb.read_hits;2876786;654707;118198;1124979;5506397;654;DTB read hits 
system.cpu3.dtb.read_misses;18636;2599;1313;2452;55357;2;DTB read misses 
system.cpu3.dtb.read_acv;96;19;23;22;31;0;DTB read access violations 
system.cpu3.dtb.read_accesses;100782;149973;42864;767963;5294181;2;DTB read accesses 
system.cpu3.dtb.write_hits;1842206;327279;70633;520344;1208344;356;DTB write hits 
system.cpu3.dtb.write_misses;6895;736;291;647;322588;0;DTB write misses 
system.cpu3.dtb.write_acv;128;60;18;21;20;0;DTB write access violations 
system.cpu3.dtb.write_accesses;35399;85461;27511;361374;1233125;0;DTB write accesses 
system.cpu3.dtb.data_hits;4718992;981986;188831;1645323;6714741;1010;DTB hits 
system.cpu3.dtb.data_misses;25531;3335;1604;3099;377945;2;DTB misses 
system.cpu3.dtb.data_acv;224;79;41;43;51;0;DTB access violations 
system.cpu3.dtb.data_accesses;136181;235434;70375;1129337;6527306;2;DTB accesses 
system.cpu3.itb.fetch_hits;615593;122644;49158;657639;2683554;84;ITB hits 
system.cpu3.itb.fetch_misses;2539;5027;1369;3838;2899;31;ITB misses 
system.cpu3.itb.fetch_acv;83;77;47;50;37;0;ITB acv 
system.cpu3.itb.fetch_accesses;618132;127671;50527;661477;2686453;115;ITB accesses 
system.cpu3.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu3.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu3.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu3.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu3.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu3.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu3.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu3.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu3.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu3.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu3.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu3.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu3.numCycles;50166528;5861405;1302138;5799976;46478166;15961;number of cpu cycles simulated 
system.cpu3.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu3.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu3.fetch.icacheStallCycles;13047728;1516018;320143;1605521;3855025;3716;Number of cycles fetch is stalled on an Icache miss 
system.cpu3.fetch.Insts;20907330;3203643;786640;5816280;32865309;4360;Number of instructions fetch has processed 
system.cpu3.fetch.Branches;6175306;610076;117527;879510;3950608;847;Number of branches that fetch encountered 
system.cpu3.fetch.predictedBranches;1581691;404269;63968;665360;1163660;366;Number of branches that fetch has predicted taken 
system.cpu3.fetch.Cycles;12317818;1449141;401720;2138154;40412472;2121;Number of cycles fetch has run and was not squashing or blocked 
system.cpu3.fetch.SquashCycles;468074;61454;15496;67926;474090;188;Number of cycles fetch has spent squashing 
system.cpu3.fetch.TlbCycles;2;142;28;166;13;;Number of cycles fetch has spent waiting for tlb 
system.cpu3.fetch.MiscStallCycles;51830;4803;847;2090;5408;26;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu3.fetch.PendingTrapStallCycles;64768;308386;99258;219169;252509;2905;Number of stall cycles due to pending traps 
system.cpu3.fetch.PendingQuiesceStallCycles;69777;6487;642;5192;4743;46;Number of stall cycles due to pending quiesce instructions 
system.cpu3.fetch.IcacheWaitRetryStallCycles;135;32;26;9;25;;Number of stall cycles due to full MSHR 
system.cpu3.fetch.CacheLines;2555099;389774;103382;836290;2880426;628;Number of cache lines fetched 
system.cpu3.fetch.IcacheSquashes;102763;15350;3248;12256;8920;40;Number of outstanding Icache misses that were squashed 
system.cpu3.fetch.rateDist::samples;25786095;3315736;830412;4004264;44767240;8908;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::mean;0.810799;0.966194;0.947289;1.452522;0.734137;0.489448;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::stdev;2.186659;2.211864;2.276952;2.534528;2.161130;1.721094;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::0;22005659;2611455;682377;2779727;39407274;8096;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::1;280791;50357;7888;56993;169024;66;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::2;421304;204099;16515;247143;347704;82;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::3;274639;54643;15011;98548;908229;71;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::4;548147;83183;28683;254608;233123;128;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::5;223109;49563;8312;44568;264320;49;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::6;250114;37869;9888;199604;156290;54;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::7;107459;23138;8835;54123;165850;60;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::8;1674873;201429;52903;268950;3115426;302;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::total;25786095;3315736;830412;4004264;44767240;8908;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.branchRate;0.123096;0.104084;0.090257;0.151640;0.084999;0.053067;Number of branch fetches per cycle 
system.cpu3.fetch.rate;0.416759;0.546566;0.604114;1.002811;0.707113;0.273166;Number of inst fetches per cycle 
system.cpu3.decode.IdleCycles;9872530;1153792;248488;1276110;2810153;2141;Number of cycles decode is idle 
system.cpu3.decode.BlockedCycles;12689641;1497883;444739;1617599;38016863;5967;Number of cycles decode is blocked 
system.cpu3.decode.RunCycles;2715986;596281;118735;953571;2171093;661;Number of cycles decode is running 
system.cpu3.decode.UnblockCycles;294826;39813;11239;124946;1533537;48;Number of cycles decode is unblocking 
system.cpu3.decode.SquashCycles;213111;27967;7211;32038;235594;91;Number of cycles decode is squashing 
system.cpu3.decode.BranchResolved;218448;36406;7731;70925;16828;43;Number of times decode resolved a branch 
system.cpu3.decode.BranchMispred;20992;2808;541;1956;1478;3;Number of times decode detected a branch misprediction 
system.cpu3.decode.DecodedInsts;16483163;2975852;720730;5547633;25344023;3871;Number of instructions handled by decode 
system.cpu3.decode.SquashedInsts;57470;8110;1485;5952;4268;7;Number of squashed instructions handled by decode 
system.cpu3.rename.SquashCycles;213111;27967;7211;32038;235594;91;Number of cycles rename is squashing 
system.cpu3.rename.IdleCycles;10076694;1181418;256092;1340327;3188271;2204;Number of cycles rename is idle 
system.cpu3.rename.BlockCycles;846061;250071;73447;314929;10442824;60;Number of cycles rename is blocking 
system.cpu3.rename.serializeStallCycles;10564261;1024186;304958;671140;10146556;5697;count of cycles rename stalled for serializing inst 
system.cpu3.rename.RunCycles;2810647;608369;122264;1010762;2845885;647;Number of cycles rename is running 
system.cpu3.rename.UnblockCycles;1275319;223725;66440;635068;17908110;209;Number of cycles rename is unblocking 
system.cpu3.rename.RenamedInsts;15499141;2883289;695333;5426804;24257095;3626;Number of instructions processed by rename 
system.cpu3.rename.ROBFullEvents;2508;1511;522;8338;400;;Number of times rename has blocked due to ROB full 
system.cpu3.rename.IQFullEvents;46833;19565;4478;31071;4704258;2;Number of times rename has blocked due to IQ full 
system.cpu3.rename.LQFullEvents;87146;16545;2292;427756;10839779;;Number of times rename has blocked due to LQ full 
system.cpu3.rename.SQFullEvents;515373;123950;39240;105084;498987;6;Number of times rename has blocked due to SQ full 
system.cpu3.rename.RenamedOperands;10476227;1957583;502131;3939995;18764061;2484;Number of destination operands rename has renamed 
system.cpu3.rename.RenameLookups;18967426;3670710;926279;7064175;31208249;4214;Number of register rename lookups that rename has made 
system.cpu3.rename.int_rename_lookups;18915606;3614409;796785;5936672;20382368;4212;Number of integer rename lookups 
system.cpu3.rename.fp_rename_lookups;46001;55329;128997;1126777;10825452;;Number of floating rename lookups 
system.cpu3.rename.CommittedMaps;9023931;1674350;439474;3580183;11922468;1936;Number of HB maps that are committed 
system.cpu3.rename.UndoneMaps;1452288;283241;62657;359812;6841593;548;Number of HB maps that are undone due to squashing 
system.cpu3.rename.serializingInsts;709198;64981;19974;46469;1372177;214;count of serializing insts renamed 
system.cpu3.rename.tempSerializingInsts;66473;9575;1885;5492;5557;25;count of temporary serializing insts renamed 
system.cpu3.rename.skidInsts;2831232;303132;87578;807928;10372096;745;count of insts added to the skid buffer 
system.cpu3.memDep0.insertedLoads;3005014;669736;118280;1154917;5664022;722;Number of loads inserted to the mem dependence unit. 
system.cpu3.memDep0.insertedStores;1964447;345473;74621;540784;1720473;405;Number of stores inserted to the mem dependence unit. 
system.cpu3.memDep0.conflictingLoads;486339;74617;13886;295711;662186;142;Number of conflicting loads. 
system.cpu3.memDep0.conflictingStores;233373;39072;7702;250626;374383;74;Number of conflicting stores. 
system.cpu3.iq.iqInstsAdded;14137517;2718029;647676;5074994;22115015;3160;Number of instructions added to the IQ (excludes non-spec) 
system.cpu3.iq.iqNonSpecInstsAdded;919259;63636;15645;46969;983906;293;Number of non-speculative instructions added to the IQ 
system.cpu3.iq.iqInstsIssued;13901692;2656776;640788;4980803;21517387;3048;Number of instructions issued 
system.cpu3.iq.iqSquashedInstsIssued;30621;3135;742;1781;3536;22;Number of squashed instructions issued 
system.cpu3.iq.iqSquashedInstsExamined;2277667;338120;73163;362572;9171577;765;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu3.iq.iqSquashedOperandsExamined;927535;178954;36342;218320;1870636;323;Number of squashed operands that are examined and possibly removed from graph 
system.cpu3.iq.iqSquashedNonSpecRemoved;659688;35838;10067;29904;968634;213;Number of squashed non-spec instructions that were removed 
system.cpu3.iq.issued_per_cycle::samples;25786095;3315736;830412;4004264;44767240;8908;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::mean;0.539116;0.801263;0.771651;1.243875;0.480650;0.342164;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::stdev;1.233611;1.475969;1.539765;1.576140;1.137484;0.971185;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::0;19699448;2252404;594611;2000019;33354462;7443;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::1;2757165;346017;80222;553394;6789630;743;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::2;1230059;325507;43068;593339;2548713;308;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::3;791224;143960;45631;449072;876734;161;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::4;692854;117411;28888;251926;264902;139;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::5;306642;64510;19287;90695;321371;61;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::6;190674;36946;9970;38596;176274;32;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::7;82165;17853;4150;17024;205210;15;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::8;35864;11128;4585;10199;229944;6;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::total;25786095;3315736;830412;4004264;44767240;8908;Number of insts issued each cycle 
system.cpu3.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntAlu;20232;5193;475;2674;2691;2;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatAdd;0;34;538;5;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCvt;0;9;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatMult;0;274;1774;7584;2;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatDiv;0;352;0;227;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemRead;212545;35607;10649;17968;130725;56;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemWrite;142062;25520;4581;14535;27136;36;attempts to use FU when none available 
system.cpu3.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.FU_type_0::No_OpClass;640;20;552;577;36;0;Type of FU issued 
system.cpu3.iq.FU_type_0::IntAlu;8530585;1580174;378624;2794336;7051986;1826;Type of FU issued 
system.cpu3.iq.FU_type_0::IntMult;31361;3475;741;52628;2508;8;Type of FU issued 
system.cpu3.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatAdd;6145;14049;27729;222305;3212050;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCmp;0;1563;0;98;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCvt;0;611;906;17346;32;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatMult;0;3314;23040;178022;3015108;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatDiv;320;1160;276;18716;10;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatSqrt;0;0;0;1;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::MemRead;3033550;680551;124933;1145419;5583339;703;Type of FU issued 
system.cpu3.iq.FU_type_0::MemWrite;1880913;332901;71893;523396;1534273;369;Type of FU issued 
system.cpu3.iq.FU_type_0::IprAccess;418178;38958;12094;27959;1118045;142;Type of FU issued 
system.cpu3.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::total;13901692;2656776;640788;4980803;21517387;3048;Type of FU issued 
system.cpu3.iq.rate;0.277111;0.453266;0.492105;0.858763;0.462957;0.190965;Inst issue rate 
system.cpu3.iq.fu_busy_cnt;374839;66989;18017;42993;160554;94;FU busy when requested 
system.cpu3.iq.fu_busy_rate;0.026964;0.025214;0.028117;0.008632;0.007462;0.030840;FU busy rate (busy events/executed inst) 
system.cpu3.iq.int_inst_queue_reads;53792268;8582707;1886784;11857152;75242503;15120;Number of integer instruction queue reads 
system.cpu3.iq.int_inst_queue_writes;17252557;3060622;616034;4301746;25899648;4224;Number of integer instruction queue writes 
system.cpu3.iq.int_inst_queue_wakeup_accesses;13463638;2539903;506084;3853487;14627132;2953;Number of integer instruction queue wakeup accesses 
system.cpu3.iq.fp_inst_queue_reads;202670;116706;243963;2153492;12723601;0;Number of floating instruction queue reads 
system.cpu3.iq.fp_inst_queue_writes;93671;60593;120744;1183964;6372331;0;Number of floating instruction queue writes 
system.cpu3.iq.fp_inst_queue_wakeup_accesses;92920;54766;114558;1053781;6361338;0;Number of floating instruction queue wakeup accesses 
system.cpu3.iq.int_alu_accesses;14166354;2662909;533052;3942002;15315848;3142;Number of integer alu accesses 
system.cpu3.iq.fp_alu_accesses;109537;60836;125201;1081217;6362057;0;Number of floating point alu accesses 
system.cpu3.iew.lsq.thread0.forwLoads;112762;35695;2958;123953;15050;16;Number of loads that had data forwarded from stores 
system.cpu3.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.squashedLoads;409849;76857;16764;89228;3382938;167;Number of loads squashed 
system.cpu3.iew.lsq.thread0.ignoredResponses;388;188;28;96;58;0;Number of memory responses ignored because the instruction is squashed 
system.cpu3.iew.lsq.thread0.memOrderViolation;12084;1553;306;1227;1544;6;Number of memory ordering violations 
system.cpu3.iew.lsq.thread0.squashedStores;231569;35987;6621;30708;952653;86;Number of stores squashed 
system.cpu3.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu3.iew.lsq.thread0.rescheduledLoads;1676;57;7;217;75;0;Number of loads that were rescheduled 
system.cpu3.iew.lsq.thread0.cacheBlocked;64067;19906;8802;12794;27491;0;Number of times an access to memory failed due to the cache being blocked 
system.cpu3.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu3.iew.iewSquashCycles;213111;27967;7211;32038;235594;91;Number of cycles IEW is squashing 
system.cpu3.iew.iewBlockCycles;452957;85746;25823;84659;3401140;60;Number of cycles IEW is blocking 
system.cpu3.iew.iewUnblockCycles;344843;132242;35284;207486;1806344;0;Number of cycles IEW is unblocking 
system.cpu3.iew.iewDispatchedInsts;15227711;2818011;676527;5303208;23386704;3495;Number of instructions dispatched to IQ 
system.cpu3.iew.iewDispSquashedInsts;39391;8907;3780;8846;5189;59;Number of squashed instructions skipped by dispatch 
system.cpu3.iew.iewDispLoadInsts;3005014;669736;118280;1154917;5664022;722;Number of dispatched load instructions 
system.cpu3.iew.iewDispStoreInsts;1964447;345473;74621;540784;1720473;405;Number of dispatched store instructions 
system.cpu3.iew.iewDispNonSpecInsts;805627;47891;12601;37669;975760;255;Number of dispatched non-speculative instructions 
system.cpu3.iew.iewIQFullEvents;3125;1167;484;1039;346756;0;Number of times the IQ has become full, causing a stall 
system.cpu3.iew.iewLSQFullEvents;339853;129638;34404;205891;886758;0;Number of times the LSQ has become full, causing a stall 
system.cpu3.iew.memOrderViolationEvents;12084;1553;306;1227;1544;6;Number of memory order violations 
system.cpu3.iew.predictedTakenIncorrect;46592;10803;2638;22646;5752;30;Number of branches that were predicted taken incorrectly 
system.cpu3.iew.predictedNotTakenIncorrect;161573;16733;4151;12175;119307;62;Number of branches that were predicted not taken incorrectly 
system.cpu3.iew.branchMispredicts;208165;27536;6789;34821;125059;92;Number of branch mispredicts detected at execute 
system.cpu3.iew.iewExecutedInsts;13705140;2631742;633819;4946802;21480967;2984;Number of executed instructions 
system.cpu3.iew.iewExecLoadInsts;2905305;660024;120396;1129209;5572872;656;Number of load instructions executed 
system.cpu3.iew.iewExecSquashedInsts;196551;25035;6969;34001;36420;64;Number of squashed instructions skipped in execute 
system.cpu3.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu3.iew.exec_nop;170935;36346;13206;181245;287783;42;number of nop insts executed 
system.cpu3.iew.exec_refs;4763180;989718;191708;1650885;7104294;1014;number of memory reference insts executed 
system.cpu3.iew.exec_branches;2033639;472764;81451;723034;1096313;397;Number of branches executed 
system.cpu3.iew.exec_stores;1857875;329694;71312;521676;1531422;358;Number of stores executed 
system.cpu3.iew.exec_rate;0.273193;0.448995;0.486753;0.852900;0.462173;0.186956;Inst execution rate 
system.cpu3.iew.wb_sent;13599970;2602500;623325;4917387;21393092;2962;cumulative count of insts sent to commit 
system.cpu3.iew.wb_count;13556558;2594669;620642;4907268;20988470;2953;cumulative count of insts written-back 
system.cpu3.iew.wb_producers;6062617;1248388;297070;2653597;15706060;1319;num instructions producing a value 
system.cpu3.iew.wb_consumers;8216683;1624507;395952;3070949;18935410;1757;num instructions consuming a value 
system.cpu3.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu3.iew.wb_rate;0.270231;0.442670;0.476633;0.846084;0.451577;0.185013;insts written-back per cycle 
system.cpu3.iew.wb_fanout;0.737842;0.768472;0.750268;0.864097;0.829454;0.750711;average fanout of values written-back 
system.cpu3.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu3.commit.commitSquashedInsts;2447302;358138;77767;381475;7744309;834;The number of squashed insts skipped by commit 
system.cpu3.commit.commitNonSpecStalls;259571;27798;5578;17065;15272;80;The number of times commit has been forced to stall to communicate backwards 
system.cpu3.commit.branchMispredicts;199206;25337;6371;29852;123948;86;The number of times a branch was mispredicted 
system.cpu3.commit.committed_per_cycle::samples;25320959;3253532;816354;3937632;43636261;8755;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::mean;0.502920;0.752981;0.730975;1.248576;0.325203;0.303255;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::stdev;1.382728;1.709498;1.806442;2.286361;0.887064;1.078793;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::0;20268647;2366470;627184;2587176;34702415;7622;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::1;2477228;336390;71492;402117;6395732;611;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::2;858414;257789;34231;238386;1699864;188;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::3;554376;80362;26214;72901;186057;115;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::4;359806;50758;11744;157795;182938;61;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::5;212699;26769;6652;195484;72582;39;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::6;126151;20746;3971;18192;209392;24;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::7;91497;18542;4852;23560;12263;20;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::8;372141;95706;30014;242021;175018;75;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::total;25320959;3253532;816354;3937632;43636261;8755;Number of insts commited each cycle 
system.cpu3.commit.committedInsts;12734416;2449849;596734;4916432;14190630;2655;Number of instructions committed 
system.cpu3.commit.committedOps;12734416;2449849;596734;4916432;14190630;2655;Number of ops (including micro ops) committed 
system.cpu3.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu3.commit.refs;4328043;902365;169516;1575765;3048904;874;Number of memory references committed 
system.cpu3.commit.loads;2595165;592879;101516;1065689;2281084;555;Number of loads committed 
system.cpu3.commit.membars;99709;13149;2557;7898;6739;29;Number of memory barriers committed 
system.cpu3.commit.branches;1883438;444493;75555;699022;669991;348;Number of branches committed 
system.cpu3.commit.fp_insts;92491;52934;114051;1050151;6360249;0;Number of committed floating point instructions. 
system.cpu3.commit.int_insts;12257983;2361570;525382;4301233;7558117;2523;Number of committed integer instructions. 
system.cpu3.commit.function_calls;255001;35189;5457;67347;14856;52;Number of function calls committed. 
system.cpu3.commit.op_class_0::No_OpClass;75628;26227;10809;173025;275477;11;Class of committed instruction 
system.cpu3.commit.op_class_0::IntAlu;7775415;1445479;349211;2645638;3512483;1592;Class of committed instruction 
system.cpu3.commit.op_class_0::IntMult;28224;3300;651;52083;2345;7;Class of committed instruction 
system.cpu3.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatAdd;6107;13367;27581;222154;3211584;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCmp;0;1498;0;66;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCvt;0;491;894;17317;28;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatMult;0;3010;23040;175584;3014669;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatDiv;320;1130;276;18681;10;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatSqrt;0;0;0;1;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::MemRead;2694874;606028;104073;1073587;2287823;584;Class of committed instruction 
system.cpu3.commit.op_class_0::MemWrite;1735670;310361;68105;510337;768166;319;Class of committed instruction 
system.cpu3.commit.op_class_0::IprAccess;418178;38958;12094;27959;1118045;142;Class of committed instruction 
system.cpu3.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::total;12734416;2449849;596734;4916432;14190630;2655;Class of committed instruction 
system.cpu3.commit.bw_lim_events;372141;95706;30014;242021;175018;75;number cycles where commit BW limit reached 
system.cpu3.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu3.rob.rob_reads;40035855;5946963;1452876;8977906;63961120;12141;The number of ROB reads 
system.cpu3.rob.rob_writes;30825884;5678086;1363138;10662598;45001079;7128;The number of ROB writes 
system.cpu3.timesIdled;311677;30433;5918;22647;19420;59;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu3.idleCycles;24380433;2545669;471726;1795712;1710926;7053;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu3.quiesceCycles;4864146524;19293322;14469647;9680451;8207236;1936626;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu3.committedInsts;12659428;2423642;586477;4743984;13915189;2644;Number of Instructions Simulated 
system.cpu3.committedOps;12659428;2423642;586477;4743984;13915189;2644;Number of Ops (including micro ops) Simulated 
system.cpu3.cpi;3.962780;2.418429;2.220271;1.222596;3.340103;6.036687;CPI: Cycles Per Instruction 
system.cpu3.cpi_total;3.962780;2.418429;2.220271;1.222596;3.340103;6.036687;CPI: Total CPI of All Threads 
system.cpu3.ipc;0.252348;0.413492;0.450395;0.817932;0.299392;0.165654;IPC: Instructions Per Cycle 
system.cpu3.ipc_total;0.252348;0.413492;0.450395;0.817932;0.299392;0.165654;IPC: Total IPC of All Threads 
system.cpu3.int_regfile_reads;17565496;3377492;749351;5655562;19238933;3681;number of integer regfile reads 
system.cpu3.int_regfile_writes;9637004;1764049;378662;2875771;11862556;2169;number of integer regfile writes 
system.cpu3.fp_regfile_reads;45845;52147;125514;1029846;10816857;;number of floating regfile reads 
system.cpu3.fp_regfile_writes;46692;40594;87264;841624;6294029;;number of floating regfile writes 
system.cpu3.misc_regfile_reads;1393163;199758;199110;1544734;7373573;9893;number of misc regfile reads 
system.cpu3.misc_regfile_writes;343287;38013;9756;24884;464805;104;number of misc regfile writes 
system.cpu3.icache.tags.replacements;345886;36442;6809;26199;22031;65;number of replacements 
system.cpu3.icache.tags.tagsinuse;496.587415;511.999838;512;511.703147;504.265820;512;Cycle average of tags in use 
system.cpu3.icache.tags.total_refs;2163840;366603;97205;807691;2855704;5373;Total number of references to valid blocks. 
system.cpu3.icache.tags.sampled_refs;345886;36442;6809;26199;22031;577;Sample count of references to valid blocks. 
system.cpu3.icache.tags.avg_refs;6.255934;10.059903;14.275958;30.829077;129.622078;9.311958;Average number of references to valid blocks. 
system.cpu3.icache.tags.warmup_cycle;2420654827750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.icache.tags.occ_blocks::cpu3.inst;496.587415;511.999838;512;511.703147;504.265820;512;Average occupied blocks per requestor 
system.cpu3.icache.tags.occ_percent::cpu3.inst;0.969897;1.000000;1;0.999420;0.984894;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_percent::total;0.969897;1.000000;1;0.999420;0.984894;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::0;104;;;;;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::1;28;;;108;102;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::2;378;470;36;378;378;59;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::3;1;42;476;26;14;436;Occupied blocks per task id 
system.cpu3.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu3.icache.tags.tag_accesses;5456638;815988;213573;1698780;5782911;1321;Number of tag accesses 
system.cpu3.icache.tags.data_accesses;5456638;815988;213573;1698780;5782911;1321;Number of data accesses 
system.cpu3.icache.ReadReq_hits::cpu3.inst;2187143;349451;95835;807345;2856091;551;number of ReadReq hits 
system.cpu3.icache.ReadReq_hits::total;2187143;349451;95835;807345;2856091;551;number of ReadReq hits 
system.cpu3.icache.demand_hits::cpu3.inst;2187143;349451;95835;807345;2856091;551;number of demand (read+write) hits 
system.cpu3.icache.demand_hits::total;2187143;349451;95835;807345;2856091;551;number of demand (read+write) hits 
system.cpu3.icache.overall_hits::cpu3.inst;2187143;349451;95835;807345;2856091;551;number of overall hits 
system.cpu3.icache.overall_hits::total;2187143;349451;95835;807345;2856091;551;number of overall hits 
system.cpu3.icache.ReadReq_misses::cpu3.inst;367955;40321;7547;28945;24335;77;number of ReadReq misses 
system.cpu3.icache.ReadReq_misses::total;367955;40321;7547;28945;24335;77;number of ReadReq misses 
system.cpu3.icache.demand_misses::cpu3.inst;367955;40321;7547;28945;24335;77;number of demand (read+write) misses 
system.cpu3.icache.demand_misses::total;367955;40321;7547;28945;24335;77;number of demand (read+write) misses 
system.cpu3.icache.overall_misses::cpu3.inst;367955;40321;7547;28945;24335;77;number of overall misses 
system.cpu3.icache.overall_misses::total;367955;40321;7547;28945;24335;77;number of overall misses 
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of ReadReq miss cycles 
system.cpu3.icache.ReadReq_miss_latency::total;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of ReadReq miss cycles 
system.cpu3.icache.demand_miss_latency::cpu3.inst;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of demand (read+write) miss cycles 
system.cpu3.icache.demand_miss_latency::total;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of demand (read+write) miss cycles 
system.cpu3.icache.overall_miss_latency::cpu3.inst;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of overall miss cycles 
system.cpu3.icache.overall_miss_latency::total;21006628903;2372437837;444648883;1630958870;1566388784;6821500;number of overall miss cycles 
system.cpu3.icache.ReadReq_accesses::cpu3.inst;2555098;389772;103382;836290;2880426;628;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.ReadReq_accesses::total;2555098;389772;103382;836290;2880426;628;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.demand_accesses::cpu3.inst;2555098;389772;103382;836290;2880426;628;number of demand (read+write) accesses 
system.cpu3.icache.demand_accesses::total;2555098;389772;103382;836290;2880426;628;number of demand (read+write) accesses 
system.cpu3.icache.overall_accesses::cpu3.inst;2555098;389772;103382;836290;2880426;628;number of overall (read+write) accesses 
system.cpu3.icache.overall_accesses::total;2555098;389772;103382;836290;2880426;628;number of overall (read+write) accesses 
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_miss_rate::total;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for ReadReq accesses 
system.cpu3.icache.demand_miss_rate::cpu3.inst;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for demand accesses 
system.cpu3.icache.demand_miss_rate::total;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for demand accesses 
system.cpu3.icache.overall_miss_rate::cpu3.inst;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for overall accesses 
system.cpu3.icache.overall_miss_rate::total;0.144008;0.103448;0.073001;0.034611;0.008448;0.122611;miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average ReadReq miss latency 
system.cpu3.icache.ReadReq_avg_miss_latency::total;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average ReadReq miss latency 
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average overall miss latency 
system.cpu3.icache.demand_avg_miss_latency::total;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::total;57090.211855;58838.764837;58917.302637;56346.825704;64367.733059;88590.909091;average overall miss latency 
system.cpu3.icache.blocked_cycles::no_mshrs;4402;1822;373;1187;1668;0;number of cycles access was blocked 
system.cpu3.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_mshrs;84;38;4;22;14;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_mshrs;52.404762;47.947368;93.250000;53.954545;119.142857;nan;average number of cycles each access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst;21513;3877;738;2745;2276;12;number of ReadReq MSHR hits 
system.cpu3.icache.ReadReq_mshr_hits::total;21513;3877;738;2745;2276;12;number of ReadReq MSHR hits 
system.cpu3.icache.demand_mshr_hits::cpu3.inst;21513;3877;738;2745;2276;12;number of demand (read+write) MSHR hits 
system.cpu3.icache.demand_mshr_hits::total;21513;3877;738;2745;2276;12;number of demand (read+write) MSHR hits 
system.cpu3.icache.overall_mshr_hits::cpu3.inst;21513;3877;738;2745;2276;12;number of overall MSHR hits 
system.cpu3.icache.overall_mshr_hits::total;21513;3877;738;2745;2276;12;number of overall MSHR hits 
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst;346442;36444;6809;26200;22059;65;number of ReadReq MSHR misses 
system.cpu3.icache.ReadReq_mshr_misses::total;346442;36444;6809;26200;22059;65;number of ReadReq MSHR misses 
system.cpu3.icache.demand_mshr_misses::cpu3.inst;346442;36444;6809;26200;22059;65;number of demand (read+write) MSHR misses 
system.cpu3.icache.demand_mshr_misses::total;346442;36444;6809;26200;22059;65;number of demand (read+write) MSHR misses 
system.cpu3.icache.overall_mshr_misses::cpu3.inst;346442;36444;6809;26200;22059;65;number of overall MSHR misses 
system.cpu3.icache.overall_mshr_misses::total;346442;36444;6809;26200;22059;65;number of overall MSHR misses 
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of ReadReq MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_latency::total;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of ReadReq MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::total;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of overall MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::total;18832957543;2068929607;385627095;1420333858;1375425376;5706750;number of overall MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_mshr_miss_rate::total;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for ReadReq accesses 
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for demand accesses 
system.cpu3.icache.demand_mshr_miss_rate::total;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for demand accesses 
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for overall accesses 
system.cpu3.icache.overall_mshr_miss_rate::total;0.135589;0.093501;0.065863;0.031329;0.007658;0.103503;mshr miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average ReadReq mshr miss latency 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average ReadReq mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average overall mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::total;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::total;54361.069221;56770.102266;56634.908944;54211.215954;62352.118228;87796.153846;average overall mshr miss latency 
system.cpu3.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dcache.tags.replacements;114342;14528;5424;18735;133946;30;number of replacements 
system.cpu3.dcache.tags.tagsinuse;966.816576;968.688250;866.737457;912.885765;1007.180267;844.019721;Cycle average of tags in use 
system.cpu3.dcache.tags.total_refs;3957024;812347;169923;1387900;5833200;6666;Total number of references to valid blocks. 
system.cpu3.dcache.tags.sampled_refs;114342;14528;5424;18735;133946;860;Sample count of references to valid blocks. 
system.cpu3.dcache.tags.avg_refs;34.606916;55.915955;31.327987;74.080598;43.548893;7.751163;Average number of references to valid blocks. 
system.cpu3.dcache.tags.warmup_cycle;2420755771000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.dcache.tags.occ_blocks::cpu3.data;966.816576;968.688250;866.737457;912.885765;1007.180267;844.019721;Average occupied blocks per requestor 
system.cpu3.dcache.tags.occ_percent::cpu3.data;0.944157;0.945985;0.846423;0.891490;0.983574;0.824238;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_percent::total;0.944157;0.945985;0.846423;0.891490;0.983574;0.824238;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_task_id_blocks::1024;1024;904;639;923;865;830;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::0;100;;;;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::1;871;;;51;36;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::2;51;818;10;815;751;29;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::3;2;66;628;57;78;801;Occupied blocks per task id 
system.cpu3.dcache.tags.occ_task_id_percent::1024;1;0.882812;0.624023;0.901367;0.844727;0.810547;Percentage of cache occupancy per task id 
system.cpu3.dcache.tags.tag_accesses;9070347;1849742;358653;3025679;12638327;1947;Number of tag accesses 
system.cpu3.dcache.tags.data_accesses;9070347;1849742;358653;3025679;12638327;1947;Number of data accesses 
system.cpu3.dcache.ReadReq_hits::cpu3.data;2482637;561402;92766;946729;5306362;577;number of ReadReq hits 
system.cpu3.dcache.ReadReq_hits::total;2482637;561402;92766;946729;5306362;577;number of ReadReq hits 
system.cpu3.dcache.WriteReq_hits::cpu3.data;1348028;248000;54555;448159;508737;293;number of WriteReq hits 
system.cpu3.dcache.WriteReq_hits::total;1348028;248000;54555;448159;508737;293;number of WriteReq hits 
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data;45817;5287;1142;3817;3441;7;number of LoadLockedReq hits 
system.cpu3.dcache.LoadLockedReq_hits::total;45817;5287;1142;3817;3441;7;number of LoadLockedReq hits 
system.cpu3.dcache.StoreCondReq_hits::cpu3.data;40752;4312;1008;3503;3249;9;number of StoreCondReq hits 
system.cpu3.dcache.StoreCondReq_hits::total;40752;4312;1008;3503;3249;9;number of StoreCondReq hits 
system.cpu3.dcache.demand_hits::cpu3.data;3830665;809402;147321;1394888;5815099;870;number of demand (read+write) hits 
system.cpu3.dcache.demand_hits::total;3830665;809402;147321;1394888;5815099;870;number of demand (read+write) hits 
system.cpu3.dcache.overall_hits::cpu3.data;3830665;809402;147321;1394888;5815099;870;number of overall hits 
system.cpu3.dcache.overall_hits::total;3830665;809402;147321;1394888;5815099;870;number of overall hits 
system.cpu3.dcache.ReadReq_misses::cpu3.data;190463;35497;14132;40899;172456;45;number of ReadReq misses 
system.cpu3.dcache.ReadReq_misses::total;190463;35497;14132;40899;172456;45;number of ReadReq misses 
system.cpu3.dcache.WriteReq_misses::cpu3.data;319376;53471;11965;57118;254258;8;number of WriteReq misses 
system.cpu3.dcache.WriteReq_misses::total;319376;53471;11965;57118;254258;8;number of WriteReq misses 
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data;13784;2598;311;920;1356;9;number of LoadLockedReq misses 
system.cpu3.dcache.LoadLockedReq_misses::total;13784;2598;311;920;1356;9;number of LoadLockedReq misses 
system.cpu3.dcache.StoreCondReq_misses::cpu3.data;16339;2584;249;669;942;5;number of StoreCondReq misses 
system.cpu3.dcache.StoreCondReq_misses::total;16339;2584;249;669;942;5;number of StoreCondReq misses 
system.cpu3.dcache.demand_misses::cpu3.data;509839;88968;26097;98017;426714;53;number of demand (read+write) misses 
system.cpu3.dcache.demand_misses::total;509839;88968;26097;98017;426714;53;number of demand (read+write) misses 
system.cpu3.dcache.overall_misses::cpu3.data;509839;88968;26097;98017;426714;53;number of overall misses 
system.cpu3.dcache.overall_misses::total;509839;88968;26097;98017;426714;53;number of overall misses 
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data;7464473601;1625657800;779544870;1908669547;11483835609;4157500;number of ReadReq miss cycles 
system.cpu3.dcache.ReadReq_miss_latency::total;7464473601;1625657800;779544870;1908669547;11483835609;4157500;number of ReadReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data;14406944026;3060623183;725130412;3392143098;21897021639;433997;number of WriteReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::total;14406944026;3060623183;725130412;3392143098;21897021639;433997;number of WriteReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data;307006202;42924716;9423745;28675750;42637725;742750;number of LoadLockedReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::total;307006202;42924716;9423745;28675750;42637725;742750;number of LoadLockedReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data;95758161;14737691;1424958;3811441;6711444;30497;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::total;95758161;14737691;1424958;3811441;6711444;30497;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data;8500;25500;;;99000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::total;8500;25500;;;99000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.demand_miss_latency::cpu3.data;21871417627;4686280983;1504675282;5300812645;33380857248;4591497;number of demand (read+write) miss cycles 
system.cpu3.dcache.demand_miss_latency::total;21871417627;4686280983;1504675282;5300812645;33380857248;4591497;number of demand (read+write) miss cycles 
system.cpu3.dcache.overall_miss_latency::cpu3.data;21871417627;4686280983;1504675282;5300812645;33380857248;4591497;number of overall miss cycles 
system.cpu3.dcache.overall_miss_latency::total;21871417627;4686280983;1504675282;5300812645;33380857248;4591497;number of overall miss cycles 
system.cpu3.dcache.ReadReq_accesses::cpu3.data;2673100;596899;106898;987628;5478818;622;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.ReadReq_accesses::total;2673100;596899;106898;987628;5478818;622;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::cpu3.data;1667404;301471;66520;505277;762995;301;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::total;1667404;301471;66520;505277;762995;301;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data;59601;7885;1453;4737;4797;16;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::total;59601;7885;1453;4737;4797;16;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data;57091;6896;1257;4172;4191;14;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::total;57091;6896;1257;4172;4191;14;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.demand_accesses::cpu3.data;4340504;898370;173418;1492905;6241813;923;number of demand (read+write) accesses 
system.cpu3.dcache.demand_accesses::total;4340504;898370;173418;1492905;6241813;923;number of demand (read+write) accesses 
system.cpu3.dcache.overall_accesses::cpu3.data;4340504;898370;173418;1492905;6241813;923;number of overall (read+write) accesses 
system.cpu3.dcache.overall_accesses::total;4340504;898370;173418;1492905;6241813;923;number of overall (read+write) accesses 
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data;0.071252;0.059469;0.132201;0.041411;0.031477;0.072347;miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_miss_rate::total;0.071252;0.059469;0.132201;0.041411;0.031477;0.072347;miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data;0.191541;0.177367;0.179871;0.113043;0.333237;0.026578;miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::total;0.191541;0.177367;0.179871;0.113043;0.333237;0.026578;miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data;0.231271;0.329486;0.214040;0.194216;0.282677;0.562500;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::total;0.231271;0.329486;0.214040;0.194216;0.282677;0.562500;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data;0.286192;0.374710;0.198091;0.160355;0.224767;0.357143;miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::total;0.286192;0.374710;0.198091;0.160355;0.224767;0.357143;miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_miss_rate::cpu3.data;0.117461;0.099033;0.150486;0.065655;0.068364;0.057421;miss rate for demand accesses 
system.cpu3.dcache.demand_miss_rate::total;0.117461;0.099033;0.150486;0.065655;0.068364;0.057421;miss rate for demand accesses 
system.cpu3.dcache.overall_miss_rate::cpu3.data;0.117461;0.099033;0.150486;0.065655;0.068364;0.057421;miss rate for overall accesses 
system.cpu3.dcache.overall_miss_rate::total;0.117461;0.099033;0.150486;0.065655;0.068364;0.057421;miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data;39191.200396;45797.047638;55161.680583;46667.878114;66589.945314;92388.888889;average ReadReq miss latency 
system.cpu3.dcache.ReadReq_avg_miss_latency::total;39191.200396;45797.047638;55161.680583;46667.878114;66589.945314;92388.888889;average ReadReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data;45109.663926;57238.936676;60604.296866;59388.338142;86121.269101;54249.625000;average WriteReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::total;45109.663926;57238.936676;60604.296866;59388.338142;86121.269101;54249.625000;average WriteReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data;22272.649594;16522.215550;30301.430868;31169.293478;31443.750000;82527.777778;average LoadLockedReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total;22272.649594;16522.215550;30301.430868;31169.293478;31443.750000;82527.777778;average LoadLockedReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data;5860.711243;5703.440789;5722.722892;5697.221226;7124.675159;6099.400000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total;5860.711243;5703.440789;5722.722892;5697.221226;7124.675159;6099.400000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data;42898.675125;52673.781393;57657.021190;54080.543630;78227.705789;86632.018868;average overall miss latency 
system.cpu3.dcache.demand_avg_miss_latency::total;42898.675125;52673.781393;57657.021190;54080.543630;78227.705789;86632.018868;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data;42898.675125;52673.781393;57657.021190;54080.543630;78227.705789;86632.018868;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::total;42898.675125;52673.781393;57657.021190;54080.543630;78227.705789;86632.018868;average overall miss latency 
system.cpu3.dcache.blocked_cycles::no_mshrs;751074;197079;62982;188459;1065413;0;number of cycles access was blocked 
system.cpu3.dcache.blocked_cycles::no_targets;11597;1540;974;2098;3742;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_mshrs;35590;7062;2045;7424;25977;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_targets;94;15;8;20;37;0;number of cycles access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_mshrs;21.103512;27.906967;30.798044;25.385102;41.013704;nan;average number of cycles each access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_targets;123.372340;102.666667;121.750000;104.900000;101.135135;nan;average number of cycles each access was blocked 
system.cpu3.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.dcache.writebacks::writebacks;70836;8486;2920;9405;88305;14;number of writebacks 
system.cpu3.dcache.writebacks::total;70836;8486;2920;9405;88305;14;number of writebacks 
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data;95076;20867;10004;27243;114659;17;number of ReadReq MSHR hits 
system.cpu3.dcache.ReadReq_mshr_hits::total;95076;20867;10004;27243;114659;17;number of ReadReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data;242746;42131;9450;48003;175108;;number of WriteReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::total;242746;42131;9450;48003;175108;;number of WriteReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data;1617;328;72;163;336;;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::total;1617;328;72;163;336;;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.demand_mshr_hits::cpu3.data;337822;62998;19454;75246;289767;17;number of demand (read+write) MSHR hits 
system.cpu3.dcache.demand_mshr_hits::total;337822;62998;19454;75246;289767;17;number of demand (read+write) MSHR hits 
system.cpu3.dcache.overall_mshr_hits::cpu3.data;337822;62998;19454;75246;289767;17;number of overall MSHR hits 
system.cpu3.dcache.overall_mshr_hits::total;337822;62998;19454;75246;289767;17;number of overall MSHR hits 
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data;95387;14630;4128;13656;57797;28;number of ReadReq MSHR misses 
system.cpu3.dcache.ReadReq_mshr_misses::total;95387;14630;4128;13656;57797;28;number of ReadReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data;76630;11340;2515;9115;79150;8;number of WriteReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::total;76630;11340;2515;9115;79150;8;number of WriteReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data;12167;2270;239;757;1020;9;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::total;12167;2270;239;757;1020;9;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data;16337;2569;249;667;937;5;number of StoreCondReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::total;16337;2569;249;667;937;5;number of StoreCondReq MSHR misses 
system.cpu3.dcache.demand_mshr_misses::cpu3.data;172017;25970;6643;22771;136947;36;number of demand (read+write) MSHR misses 
system.cpu3.dcache.demand_mshr_misses::total;172017;25970;6643;22771;136947;36;number of demand (read+write) MSHR misses 
system.cpu3.dcache.overall_mshr_misses::cpu3.data;172017;25970;6643;22771;136947;36;number of overall MSHR misses 
system.cpu3.dcache.overall_mshr_misses::total;172017;25970;6643;22771;136947;36;number of overall MSHR misses 
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data;3267195927;561060365;217733535;628154290;4164967054;2745750;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_miss_latency::total;3267195927;561060365;217733535;628154290;4164967054;2745750;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data;2368982767;455480664;130216310;481650070;6838449015;404003;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::total;2368982767;455480664;130216310;481650070;6838449015;404003;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data;189860045;23720773;4316751;18636500;21486511;710250;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total;189860045;23720773;4316751;18636500;21486511;710250;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data;41757339;6375809;610042;1660059;3793056;10503;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total;41757339;6375809;610042;1660059;3793056;10503;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data;5500;13500;;;84000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total;5500;13500;;;84000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data;5636178694;1016541029;347949845;1109804360;11003416069;3149753;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::total;5636178694;1016541029;347949845;1109804360;11003416069;3149753;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data;5636178694;1016541029;347949845;1109804360;11003416069;3149753;number of overall MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::total;5636178694;1016541029;347949845;1109804360;11003416069;3149753;number of overall MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data;12697000;4730500;525500;7354500;7356000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total;12697000;4730500;525500;7354500;7356000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data;838009000;82576000;9761000;41182500;38775500;402500;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total;838009000;82576000;9761000;41182500;38775500;402500;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data;850706000;87306500;10286500;48537000;46131500;402500;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::total;850706000;87306500;10286500;48537000;46131500;402500;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data;0.035684;0.024510;0.038616;0.013827;0.010549;0.045016;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_mshr_miss_rate::total;0.035684;0.024510;0.038616;0.013827;0.010549;0.045016;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data;0.045958;0.037616;0.037808;0.018040;0.103736;0.026578;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::total;0.045958;0.037616;0.037808;0.018040;0.103736;0.026578;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data;0.204141;0.287888;0.164487;0.159806;0.212633;0.562500;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total;0.204141;0.287888;0.164487;0.159806;0.212633;0.562500;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data;0.286157;0.372535;0.198091;0.159875;0.223574;0.357143;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total;0.286157;0.372535;0.198091;0.159875;0.223574;0.357143;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data;0.039631;0.028908;0.038306;0.015253;0.021940;0.039003;mshr miss rate for demand accesses 
system.cpu3.dcache.demand_mshr_miss_rate::total;0.039631;0.028908;0.038306;0.015253;0.021940;0.039003;mshr miss rate for demand accesses 
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data;0.039631;0.028908;0.038306;0.015253;0.021940;0.039003;mshr miss rate for overall accesses 
system.cpu3.dcache.overall_mshr_miss_rate::total;0.039631;0.028908;0.038306;0.015253;0.021940;0.039003;mshr miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data;34252.004225;38349.990772;52745.526890;45998.410223;72061.993771;98062.500000;average ReadReq mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total;34252.004225;38349.990772;52745.526890;45998.410223;72061.993771;98062.500000;average ReadReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data;30914.560446;40165.843386;51775.868787;52841.477784;86398.597789;50500.375000;average WriteReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total;30914.560446;40165.843386;51775.868787;52841.477784;86398.597789;50500.375000;average WriteReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data;15604.507685;10449.679736;18061.719665;24618.890357;21065.206863;78916.666667;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total;15604.507685;10449.679736;18061.719665;24618.890357;21065.206863;78916.666667;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data;2555.997980;2481.825224;2449.967871;2488.844078;4048.085379;2100.600000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total;2555.997980;2481.825224;2449.967871;2488.844078;4048.085379;2100.600000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data;32765.242354;39142.896765;52378.420142;48737.620658;80347.989142;87493.138889;average overall mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::total;32765.242354;39142.896765;52378.420142;48737.620658;80347.989142;87493.138889;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data;32765.242354;39142.896765;52378.420142;48737.620658;80347.989142;87493.138889;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::total;32765.242354;39142.896765;52378.420142;48737.620658;80347.989142;87493.138889;average overall mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;6993;171;126;163;129;3;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;136000;5590;3810;6986;115383;590;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;46904;1768;1467;2499;2045;169;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;14;6;9;10;10;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;2460;13;8;8;28;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;760;159;5;26;15;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;72807;2075;1590;2849;2397;194;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;122945;4021;3079;5392;4495;365;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;46737;1768;1465;2497;2043;169;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;14;6;9;10;10;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;2460;13;8;8;28;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;760;159;5;26;15;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;45979;1611;1460;2484;2029;168;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;95950;3557;2947;5025;4125;339;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;2376052472500;11379069000;7315350000;5593855000;25877711500;854629000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;10241000;5420500;5890000;7733500;8259000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;974755500;6868500;2926000;5539500;24718000;664000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;1035256000;107828500;2594500;17525500;13451500;2084000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;78963839000;1197880500;1117947000;1630339500;1416176000;53290500;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;2457036564000;12697067000;8444707500;7254993000;27340316000;910667500;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.996440;1;0.998637;0.999200;0.999022;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.631519;0.776386;0.918239;0.871885;0.846475;0.865979;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.780430;0.884606;0.957129;0.931936;0.917686;0.928767;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::2;1;;;1;1;1;number of syscalls executed 
system.cpu0.kern.syscall::3;11;;1;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::6;8;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::17;4;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::19;1;;;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;2;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::45;15;;3;3;3;;number of syscalls executed 
system.cpu0.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;2;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;20;;4;4;4;;number of syscalls executed 
system.cpu0.kern.syscall::73;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::74;6;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;84;3;12;18;17;2;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;1076;149;3;39;19;1;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;2072;352;53;181;86;12;number of callpals executed 
system.cpu0.kern.callpal::tbi;13;5;1;2;3;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;115914;3288;2936;4883;4081;343;number of callpals executed 
system.cpu0.kern.callpal::rdps;5269;40;21;20;61;2;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;2;;1;1;1;;number of callpals executed 
system.cpu0.kern.callpal::rdusp;3;;;1;1;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;3797;555;121;466;361;20;number of callpals executed 
system.cpu0.kern.callpal::callsys;123;298;15;328;72;10;number of callpals executed 
system.cpu0.kern.callpal::imb;44;1;3;2;3;;number of callpals executed 
system.cpu0.kern.callpal::total;128327;4723;3154;5939;4707;390;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;5721;907;173;647;447;33;number of protection mode switches 
system.cpu0.kern.mode_switch::user;408;380;97;434;329;18;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.071316;0.418964;0.554913;0.670788;0.736018;0.575758;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.133138;0.590521;0.714815;0.802960;0.847938;0.725490;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;2453174697000;13267917500;10147801000;5231352000;5666081500;195592500;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;1187088000;227058000;173769000;2023641000;21674234500;77565000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;2073;352;53;181;86;12;number of times the context was actually changed 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;2913;150;14;17;28;3;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;51726;4833;953;1000;112134;816;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;11883;1376;264;161;659;105;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;2456;13;8;8;28;1;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;154;146;5;6;19;3;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;27697;1640;339;225;875;122;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;42190;3175;616;400;1581;231;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;11831;1374;264;161;659;105;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;2456;13;8;8;28;1;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;154;146;5;6;19;3;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;11681;1228;259;155;640;104;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;26122;2761;536;330;1346;213;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;2392651436500;11972385500;7637132500;7677580500;26973650000;949393000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;934495000;6245500;3316500;3265000;24086000;568500;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;112688000;96467500;3330000;3960000;15898500;2930000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;63341046500;794785000;64760500;50172500;330463500;34350500;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;2457039666000;12869883500;7708539500;7734978000;27344098000;987242000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.995624;0.998547;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.421742;0.748780;0.764012;0.688889;0.731429;0.852459;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.619151;0.869606;0.870130;0.825000;0.851360;0.922078;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;1;;1;;;;number of syscalls executed 
system.cpu1.kern.syscall::3;6;1;1;;;;number of syscalls executed 
system.cpu1.kern.syscall::4;3;;1;;;;number of syscalls executed 
system.cpu1.kern.syscall::6;7;1;;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::17;3;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::19;4;;1;;;;number of syscalls executed 
system.cpu1.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;1;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;10;3;;;;;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;2;;;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::59;1;;;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::71;9;4;;;;;number of syscalls executed 
system.cpu1.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::74;2;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;66;12;4;3;4;3;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;73;161;1;;8;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;377;325;13;57;83;58;number of callpals executed 
system.cpu1.kern.callpal::tbi;8;2;2;4;5;4;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;36602;2435;555;305;1247;158;number of callpals executed 
system.cpu1.kern.callpal::rdps;4923;30;16;21;61;3;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;1;1;;;;;number of callpals executed 
system.cpu1.kern.callpal::rdusp;1;;1;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;2979;581;48;81;287;70;number of callpals executed 
system.cpu1.kern.callpal::callsys;98;314;25;9;41;9;number of callpals executed 
system.cpu1.kern.callpal::imb;59;3;;1;2;1;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;35;;;31;;number of callpals executed 
system.cpu1.kern.callpal::total;45136;3887;661;478;1765;304;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;637;619;48;122;330;123;number of protection mode switches 
system.cpu1.kern.mode_switch::user;321;421;35;67;261;67;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;2676;286;14;16;40;5;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.618524;0.891761;0.750000;0.557377;0.833333;0.552846;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.027280;0.458042;0.071429;0.062500;0.350000;0.200000;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.216841;0.832579;0.742268;0.663415;0.871632;0.697436;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;2629267500;1438921000;233105500;184606500;1228618000;148019000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;973658000;346992500;220622000;46078500;20486114000;51223000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;2452802326500;11718376000;0;8229729000;10520953000;1913693000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;378;325;13;57;83;58;number of times the context was actually changed 
system.cpu2.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu2.kern.inst.quiesce;5266;189;76;31;45;0;number of quiesce instructions executed 
system.cpu2.kern.inst.hwrei;106961;6888;5668;1352;115245;1215;number of hwrei instructions executed 
system.cpu2.kern.ipl_count::0;33143;1946;1497;309;1848;248;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::21;100;18;17;16;18;;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::22;2459;13;8;8;28;1;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::30;1555;156;18;7;17;1;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::31;50811;2684;2115;740;2529;254;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::total;88068;4817;3655;1080;4440;504;number of times we switched to this ipl 
system.cpu2.kern.ipl_good::0;32378;1946;1496;309;1848;246;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::21;100;18;17;16;18;;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::22;2459;13;8;8;28;1;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::30;1555;156;18;7;17;1;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::31;30828;1803;1480;306;1833;245;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::total;67320;3936;3019;646;3744;493;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_ticks::0;2376037654000;11259556500;6983657500;7419977000;26411761500;1072888500;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::21;100409000;15146000;18263000;10893500;13292500;;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::22;982702500;6935500;4585000;3393500;23854500;1124500;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::30;1309985500;108601000;14604000;6665000;17155000;423500;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::31;78608593000;1305635500;862616000;309056000;867960000;46915500;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::total;2457039344000;12695874500;7883725500;7749985000;27334023500;1121352000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_used::0;0.976918;1;0.999332;1;1;0.991935;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::31;0.606719;0.671759;0.699764;0.413514;0.724792;0.964567;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::total;0.764409;0.817106;0.825992;0.598148;0.843243;0.978175;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.syscall::2;5;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::3;15;1;1;1;1;1;number of syscalls executed 
system.cpu2.kern.syscall::4;4;10;29;;25;;number of syscalls executed 
system.cpu2.kern.syscall::6;17;;1;;;1;number of syscalls executed 
system.cpu2.kern.syscall::17;8;;5;;;1;number of syscalls executed 
system.cpu2.kern.syscall::19;6;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::23;2;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::24;4;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::33;8;;;;;1;number of syscalls executed 
system.cpu2.kern.syscall::45;29;;;;;3;number of syscalls executed 
system.cpu2.kern.syscall::47;4;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::48;4;1;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::54;3;2;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::59;1;;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::71;30;17;4;;4;4;number of syscalls executed 
system.cpu2.kern.syscall::73;2;;;;2;;number of syscalls executed 
system.cpu2.kern.syscall::74;9;3;3;;4;1;number of syscalls executed 
system.cpu2.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::92;4;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::132;2;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::144;1;;1;;;;number of syscalls executed 
system.cpu2.kern.syscall::total;166;36;51;3;38;12;number of syscalls executed 
system.cpu2.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wripir;1409;163;19;9;27;3;number of callpals executed 
system.cpu2.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpctx;3551;338;156;18;62;53;number of callpals executed 
system.cpu2.kern.callpal::tbi;19;4;6;1;1;;number of callpals executed 
system.cpu2.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpipl;78322;4007;3335;1006;4084;401;number of callpals executed 
system.cpu2.kern.callpal::rdps;5420;77;100;35;89;3;number of callpals executed 
system.cpu2.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrusp;4;;1;;;1;number of callpals executed 
system.cpu2.kern.callpal::rdusp;5;1;1;1;1;;number of callpals executed 
system.cpu2.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu2.kern.callpal::rti;5635;629;278;45;294;101;number of callpals executed 
system.cpu2.kern.callpal::callsys;253;358;103;9;76;15;number of callpals executed 
system.cpu2.kern.callpal::imb;107;4;2;;;2;number of callpals executed 
system.cpu2.kern.callpal::rdunique;1;139;240;4;231;;number of callpals executed 
system.cpu2.kern.callpal::total;94740;5720;4242;1128;4865;579;number of callpals executed 
system.cpu2.kern.mode_switch::kernel;8437;967;434;63;356;153;number of protection mode switches 
system.cpu2.kern.mode_switch::user;765;449;235;16;254;98;number of protection mode switches 
system.cpu2.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu2.kern.mode_switch_good::kernel;0.090672;0.464323;0.541475;0.253968;0.713483;0.633987;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::total;0.166268;0.634181;0.702541;0.405063;0.832787;0.776892;fraction of useful protection mode switches 
system.cpu2.kern.mode_ticks::kernel;2454282847500;12239965000;6574584000;8458897500;5992501000;1773748000;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::user;2207342500;411782000;417498500;71299000;21215585000;178246500;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu2.kern.swap_context;3552;338;156;18;62;53;number of times the context was actually changed 
system.cpu3.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu3.kern.inst.quiesce;3471;203;22;90;68;2;number of quiesce instructions executed 
system.cpu3.kern.inst.hwrei;95033;6775;1905;5083;113518;33;number of hwrei instructions executed 
system.cpu3.kern.ipl_count::0;28879;1964;434;1428;1193;11;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::22;2456;13;8;8;28;1;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::30;776;181;18;45;28;1;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::31;51698;2321;595;1683;1556;18;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::total;83809;4479;1055;3164;2805;31;number of times we switched to this ipl 
system.cpu3.kern.ipl_good::0;28278;1963;434;1427;1192;11;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::22;2456;13;8;8;28;1;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::30;776;181;18;45;28;1;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::31;27659;1806;426;1386;1175;10;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::total;59169;3963;886;2866;2423;23;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_ticks::0;2382628672500;11324530000;7655975000;7036689000;26630382000;971261500;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::22;997991500;8096500;4038500;5220500;24790500;299500;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::30;595439500;122857500;12632500;34195500;25377000;792500;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::31;72932919000;1123371000;213246500;664108500;662151500;3940000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::total;2457155022500;12578855000;7885892500;7740213500;27342701000;976293500;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_used::0;0.979189;0.999491;1;0.999300;0.999162;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::31;0.535011;0.778113;0.715966;0.823529;0.755141;0.555556;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::total;0.705998;0.884796;0.839810;0.905815;0.863815;0.741935;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.syscall::2;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::6;13;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::17;3;4;;5;6;;number of syscalls executed 
system.cpu3.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::45;8;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::48;4;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::54;6;;;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::59;3;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::71;4;;;4;4;;number of syscalls executed 
system.cpu3.kern.syscall::74;1;;;3;;;number of syscalls executed 
system.cpu3.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::147;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::total;53;14;6;45;20;;number of syscalls executed 
system.cpu3.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wripir;605;151;18;31;20;;number of callpals executed 
system.cpu3.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpctx;1609;421;110;186;130;;number of callpals executed 
system.cpu3.kern.callpal::tbi;24;9;5;4;5;;number of callpals executed 
system.cpu3.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpipl;76418;3656;863;2756;2378;27;number of callpals executed 
system.cpu3.kern.callpal::rdps;4965;78;21;96;112;2;number of callpals executed 
system.cpu3.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrusp;1;1;;1;1;;number of callpals executed 
system.cpu3.kern.callpal::rdusp;1;1;;;;;number of callpals executed 
system.cpu3.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rti;4237;641;170;357;375;2;number of callpals executed 
system.cpu3.kern.callpal::callsys;90;338;87;175;63;;number of callpals executed 
system.cpu3.kern.callpal::imb;27;3;2;1;2;;number of callpals executed 
system.cpu3.kern.callpal::rdunique;1;39;18;278;46;;number of callpals executed 
system.cpu3.kern.callpal::total;87992;5339;1294;3886;3133;31;number of callpals executed 
system.cpu3.kern.mode_switch::kernel;5250;1063;280;543;505;2;number of protection mode switches 
system.cpu3.kern.mode_switch::user;484;458;150;306;346;0;number of protection mode switches 
system.cpu3.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu3.kern.mode_switch_good::kernel;0.092000;0.431797;0.535714;0.563536;0.685149;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::total;0.168643;0.602893;0.697674;0.720848;0.813161;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_ticks::kernel;2456559935500;11606742500;6849739500;7370317000;6232834500;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::user;595079000;475492000;147276500;1156677000;20970847500;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu3.kern.swap_context;1610;421;110;186;130;0;number of times the context was actually changed 
