============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 11:59:10 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (942 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2238 instances
RUN-0007 : 894 luts, 1157 seqs, 126 mslices, 26 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2415 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1924 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     60      
RUN-1001 :   No   |  No   |  Yes  |     137     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     11      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 39
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2236 instances, 894 luts, 1157 seqs, 152 slices, 31 macros(152 instances: 126 mslices 26 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1068 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 296128
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 205784, overlap = 2
PHY-3002 : Step(2): len = 162485, overlap = 2.5625
PHY-3002 : Step(3): len = 112553, overlap = 8
PHY-3002 : Step(4): len = 99034.2, overlap = 16.625
PHY-3002 : Step(5): len = 78026.9, overlap = 23.3125
PHY-3002 : Step(6): len = 69141.3, overlap = 34.2812
PHY-3002 : Step(7): len = 64517.5, overlap = 36.4062
PHY-3002 : Step(8): len = 62980.1, overlap = 38.3125
PHY-3002 : Step(9): len = 59097.4, overlap = 49.625
PHY-3002 : Step(10): len = 54901.3, overlap = 48.8438
PHY-3002 : Step(11): len = 53614.2, overlap = 51.7188
PHY-3002 : Step(12): len = 51559.7, overlap = 56.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03989e-06
PHY-3002 : Step(13): len = 49565.5, overlap = 56.4062
PHY-3002 : Step(14): len = 49461.8, overlap = 56.0938
PHY-3002 : Step(15): len = 49190.6, overlap = 57.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39278e-05
PHY-3002 : Step(16): len = 48851.7, overlap = 51.875
PHY-3002 : Step(17): len = 49005.1, overlap = 51.1875
PHY-3002 : Step(18): len = 52463.1, overlap = 18.125
PHY-3002 : Step(19): len = 51679.4, overlap = 17.375
PHY-3002 : Step(20): len = 51420.6, overlap = 17.4062
PHY-3002 : Step(21): len = 50873.5, overlap = 17.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.78557e-05
PHY-3002 : Step(22): len = 50162.9, overlap = 17.5938
PHY-3002 : Step(23): len = 50101.6, overlap = 17.625
PHY-3002 : Step(24): len = 50048.6, overlap = 17.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.57114e-05
PHY-3002 : Step(25): len = 50336.1, overlap = 17.9375
PHY-3002 : Step(26): len = 50469.9, overlap = 18.0625
PHY-3002 : Step(27): len = 51981.8, overlap = 18.3125
PHY-3002 : Step(28): len = 52307.6, overlap = 19.75
PHY-3002 : Step(29): len = 51535.8, overlap = 22.2812
PHY-3002 : Step(30): len = 51468.9, overlap = 22.3125
PHY-3002 : Step(31): len = 50357.3, overlap = 21.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25072e-06
PHY-3002 : Step(32): len = 49848.8, overlap = 65.7812
PHY-3002 : Step(33): len = 50807.6, overlap = 70.125
PHY-3002 : Step(34): len = 47078, overlap = 76.3125
PHY-3002 : Step(35): len = 43981.6, overlap = 85.3125
PHY-3002 : Step(36): len = 43671.6, overlap = 88.75
PHY-3002 : Step(37): len = 42239.5, overlap = 92.875
PHY-3002 : Step(38): len = 39913, overlap = 95
PHY-3002 : Step(39): len = 40267.5, overlap = 98.4062
PHY-3002 : Step(40): len = 41057, overlap = 95.3125
PHY-3002 : Step(41): len = 40700, overlap = 95.375
PHY-3002 : Step(42): len = 38678.7, overlap = 97.375
PHY-3002 : Step(43): len = 38161.8, overlap = 99.9375
PHY-3002 : Step(44): len = 38688.6, overlap = 100.219
PHY-3002 : Step(45): len = 39283.5, overlap = 97.2812
PHY-3002 : Step(46): len = 39664.1, overlap = 102.25
PHY-3002 : Step(47): len = 39500.6, overlap = 97.25
PHY-3002 : Step(48): len = 38625.2, overlap = 95.4375
PHY-3002 : Step(49): len = 37518.4, overlap = 91.3438
PHY-3002 : Step(50): len = 38046.5, overlap = 92.2812
PHY-3002 : Step(51): len = 36498.1, overlap = 92.625
PHY-3002 : Step(52): len = 36602.5, overlap = 97.0938
PHY-3002 : Step(53): len = 34921.6, overlap = 98.2812
PHY-3002 : Step(54): len = 33426, overlap = 96.375
PHY-3002 : Step(55): len = 32539.4, overlap = 86
PHY-3002 : Step(56): len = 31513.4, overlap = 82.7188
PHY-3002 : Step(57): len = 30360, overlap = 82.7188
PHY-3002 : Step(58): len = 29589.3, overlap = 84.875
PHY-3002 : Step(59): len = 29733.5, overlap = 86.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50144e-06
PHY-3002 : Step(60): len = 28504.9, overlap = 87.0625
PHY-3002 : Step(61): len = 28717, overlap = 86.5938
PHY-3002 : Step(62): len = 29025, overlap = 86.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.00288e-06
PHY-3002 : Step(63): len = 29359.4, overlap = 84.8125
PHY-3002 : Step(64): len = 29890.4, overlap = 84.25
PHY-3002 : Step(65): len = 31454.6, overlap = 69.8125
PHY-3002 : Step(66): len = 31934.8, overlap = 65.2188
PHY-3002 : Step(67): len = 30527.5, overlap = 61.0938
PHY-3002 : Step(68): len = 30616.6, overlap = 59.0938
PHY-3002 : Step(69): len = 31200.1, overlap = 56.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80058e-05
PHY-3002 : Step(70): len = 31325.9, overlap = 54.8438
PHY-3002 : Step(71): len = 32271.5, overlap = 54.4062
PHY-3002 : Step(72): len = 34273.7, overlap = 54.4688
PHY-3002 : Step(73): len = 35397.3, overlap = 49.4062
PHY-3002 : Step(74): len = 32306.3, overlap = 47.2812
PHY-3002 : Step(75): len = 32546.2, overlap = 47.5312
PHY-3002 : Step(76): len = 33041.1, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.60115e-05
PHY-3002 : Step(77): len = 32554.1, overlap = 42.6562
PHY-3002 : Step(78): len = 33343.2, overlap = 40.4062
PHY-3002 : Step(79): len = 34776, overlap = 37.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.2023e-05
PHY-3002 : Step(80): len = 34564.5, overlap = 32.375
PHY-3002 : Step(81): len = 35324.7, overlap = 30.375
PHY-3002 : Step(82): len = 36210.3, overlap = 21.875
PHY-3002 : Step(83): len = 36134.5, overlap = 19.8438
PHY-3002 : Step(84): len = 35745.4, overlap = 18.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000144046
PHY-3002 : Step(85): len = 36306.8, overlap = 19.2812
PHY-3002 : Step(86): len = 36487.8, overlap = 18.9062
PHY-3002 : Step(87): len = 37038.1, overlap = 19.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000288092
PHY-3002 : Step(88): len = 37533.5, overlap = 19.5312
PHY-3002 : Step(89): len = 37945.6, overlap = 20.25
PHY-3002 : Step(90): len = 39041.9, overlap = 20.4062
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.23088e-05
PHY-3002 : Step(91): len = 38219.8, overlap = 84.0625
PHY-3002 : Step(92): len = 39931.3, overlap = 81.6562
PHY-3002 : Step(93): len = 40390.1, overlap = 76.8125
PHY-3002 : Step(94): len = 38067, overlap = 76.5312
PHY-3002 : Step(95): len = 37578.9, overlap = 77.5
PHY-3002 : Step(96): len = 36835.3, overlap = 74.2188
PHY-3002 : Step(97): len = 35706.1, overlap = 73.9062
PHY-3002 : Step(98): len = 35800.4, overlap = 73.3125
PHY-3002 : Step(99): len = 35981.4, overlap = 75.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.46176e-05
PHY-3002 : Step(100): len = 35198.5, overlap = 67.9062
PHY-3002 : Step(101): len = 35858.8, overlap = 64.4062
PHY-3002 : Step(102): len = 36277.1, overlap = 62.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129235
PHY-3002 : Step(103): len = 36192.3, overlap = 59.6562
PHY-3002 : Step(104): len = 36650.3, overlap = 61.3125
PHY-3002 : Step(105): len = 37403.6, overlap = 58.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000253708
PHY-3002 : Step(106): len = 37585.4, overlap = 56.4688
PHY-3002 : Step(107): len = 37717.8, overlap = 57.6875
PHY-3002 : Step(108): len = 37926.8, overlap = 54.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000410499
PHY-3002 : Step(109): len = 38132.9, overlap = 56.625
PHY-3002 : Step(110): len = 38600.1, overlap = 54.25
PHY-3002 : Step(111): len = 38848, overlap = 53.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000664188
PHY-3002 : Step(112): len = 39059.6, overlap = 52.7188
PHY-3002 : Step(113): len = 39344.3, overlap = 51.6562
PHY-3002 : Step(114): len = 39715.5, overlap = 49.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00107466
PHY-3002 : Step(115): len = 40033.3, overlap = 47.875
PHY-3002 : Step(116): len = 40425.6, overlap = 47.1875
PHY-3002 : Step(117): len = 41181.2, overlap = 48.5
PHY-3002 : Step(118): len = 41741.3, overlap = 45.4375
PHY-3002 : Step(119): len = 42108.1, overlap = 45.5625
PHY-3002 : Step(120): len = 42425, overlap = 44.5938
PHY-3002 : Step(121): len = 42474.4, overlap = 43.6875
PHY-3002 : Step(122): len = 42469, overlap = 43.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00179678
PHY-3002 : Step(123): len = 42519.2, overlap = 43.8438
PHY-3002 : Step(124): len = 42587.6, overlap = 43.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0029072
PHY-3002 : Step(125): len = 42710.1, overlap = 42.5938
PHY-3002 : Step(126): len = 43227.5, overlap = 41.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 41.09 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2415.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 63968, over cnt = 368(3%), over = 1208, worst = 20
PHY-1001 : End global iterations;  0.249783s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.5%)

PHY-1001 : Congestion index: top1 = 58.06, top5 = 44.52, top10 = 37.46, top15 = 33.10.
PHY-1001 : End incremental global routing;  0.286244s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10969, tnet num: 2413, tinst num: 2236, tnode num: 15324, tedge num: 17515.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.492195s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (34.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.833353s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (37.5%)

OPT-1001 : Current memory(MB): used = 185, reserve = 156, peak = 185.
OPT-1001 : End physical optimization;  0.859393s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (38.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 894 LUT to BLE ...
SYN-4008 : Packed 894 LUT and 173 SEQ to BLE.
SYN-4003 : Packing 984 remaining SEQ's ...
SYN-4005 : Packed 660 SEQ with LUT/SLICE
SYN-4006 : 77 single LUT's are left
SYN-4006 : 324 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1218/1475 primitive instances ...
PHY-3001 : End packing;  0.158210s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.5%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 980 instances
RUN-1001 : 472 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2264 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1745 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 978 instances, 945 slices, 31 macros(152 instances: 126 mslices 26 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 47030.2, Over = 77.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22509e-05
PHY-3002 : Step(127): len = 43873.2, overlap = 80.25
PHY-3002 : Step(128): len = 43772.7, overlap = 80.75
PHY-3002 : Step(129): len = 42511.2, overlap = 81.25
PHY-3002 : Step(130): len = 41632.7, overlap = 85.75
PHY-3002 : Step(131): len = 41387.7, overlap = 86.75
PHY-3002 : Step(132): len = 40825.9, overlap = 89.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45017e-05
PHY-3002 : Step(133): len = 41860.9, overlap = 89.5
PHY-3002 : Step(134): len = 42178.7, overlap = 87.5
PHY-3002 : Step(135): len = 42329.5, overlap = 80.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55515e-05
PHY-3002 : Step(136): len = 43138, overlap = 77.5
PHY-3002 : Step(137): len = 43571.5, overlap = 77.5
PHY-3002 : Step(138): len = 43879.5, overlap = 73.75
PHY-3002 : Step(139): len = 44093.2, overlap = 72
PHY-3002 : Step(140): len = 44507.7, overlap = 72
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.189354s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (24.8%)

PHY-3001 : Trial Legalized: Len = 79311.3
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000137402
PHY-3002 : Step(141): len = 59529.2, overlap = 68.75
PHY-3002 : Step(142): len = 57951.3, overlap = 64.25
PHY-3002 : Step(143): len = 53576.3, overlap = 62
PHY-3002 : Step(144): len = 51802.8, overlap = 57
PHY-3002 : Step(145): len = 50719.8, overlap = 55.75
PHY-3002 : Step(146): len = 49937.7, overlap = 57.25
PHY-3002 : Step(147): len = 49549.8, overlap = 56
PHY-3002 : Step(148): len = 49212.9, overlap = 56
PHY-3002 : Step(149): len = 48923.4, overlap = 55
PHY-3002 : Step(150): len = 48736.6, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000262835
PHY-3002 : Step(151): len = 49065.8, overlap = 55.75
PHY-3002 : Step(152): len = 49433.7, overlap = 53
PHY-3002 : Step(153): len = 49675.6, overlap = 51.5
PHY-3002 : Step(154): len = 49863.2, overlap = 53.25
PHY-3002 : Step(155): len = 50018.4, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000425266
PHY-3002 : Step(156): len = 50259, overlap = 53.5
PHY-3002 : Step(157): len = 50653.4, overlap = 52
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000688081
PHY-3002 : Step(158): len = 50823, overlap = 52
PHY-3002 : Step(159): len = 52431.2, overlap = 46
PHY-3002 : Step(160): len = 54263.8, overlap = 42.25
PHY-3002 : Step(161): len = 54538.9, overlap = 41.25
PHY-3002 : Step(162): len = 54648, overlap = 42.5
PHY-3002 : Step(163): len = 54709.4, overlap = 41.75
PHY-3002 : Step(164): len = 54794.6, overlap = 41
PHY-3002 : Step(165): len = 54984.3, overlap = 41.75
PHY-3002 : Step(166): len = 55140.8, overlap = 42.75
PHY-3002 : Step(167): len = 55249.6, overlap = 44
PHY-3002 : Step(168): len = 55376.2, overlap = 43.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00111332
PHY-3002 : Step(169): len = 55498.2, overlap = 44
PHY-3002 : Step(170): len = 55771.5, overlap = 45
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180134
PHY-3002 : Step(171): len = 55975, overlap = 44.75
PHY-3002 : Step(172): len = 56644.3, overlap = 46.75
PHY-3002 : Step(173): len = 57643.2, overlap = 44
PHY-3002 : Step(174): len = 58060.8, overlap = 44.25
PHY-3002 : Step(175): len = 58212.1, overlap = 43.75
PHY-3002 : Step(176): len = 58509.5, overlap = 42.25
PHY-3002 : Step(177): len = 58880.1, overlap = 42
PHY-3002 : Step(178): len = 59233.9, overlap = 42.5
PHY-3002 : Step(179): len = 59442.4, overlap = 42
PHY-3002 : Step(180): len = 59647, overlap = 40.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00291457
PHY-3002 : Step(181): len = 59720.4, overlap = 41.25
PHY-3002 : Step(182): len = 59893.8, overlap = 41.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61876.2, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 930 tiles.
PHY-3001 : End spreading;  0.006539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 61878.2, Over = 0
RUN-1003 : finish command "place" in  6.436817s wall, 1.484375s user + 0.468750s system = 1.953125s CPU (30.3%)

RUN-1004 : used memory is 163 MB, reserved memory is 134 MB, peak memory is 186 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 980 instances
RUN-1001 : 472 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2264 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1745 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9718, tnet num: 2262, tinst num: 978, tnode num: 13006, tedge num: 15787.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 472 mslices, 473 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1544 clock pins, and constraint 3282 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 84944, over cnt = 263(2%), over = 374, worst = 6
PHY-1002 : len = 86584, over cnt = 132(1%), over = 166, worst = 4
PHY-1002 : len = 88488, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 88632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.423301s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 41.39, top5 = 36.20, top10 = 33.22, top15 = 31.05.
PHY-1001 : End global routing;  0.475011s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 227, reserve = 199, peak = 227.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 314, reserve = 287, peak = 314.
PHY-1001 : End build detailed router design. 1.863166s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (31.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.401079s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.5%)

PHY-1001 : Current memory(MB): used = 326, reserve = 299, peak = 326.
PHY-1001 : End phase 1; 0.402868s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 295768, over cnt = 396(0%), over = 401, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End initial routed; 3.081100s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (36.0%)

PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End phase 2; 3.081148s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (36.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 274848, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.580009s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (49.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 274312, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.200794s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 274360, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.054628s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 274384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.029187s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 191 feed throughs used by 77 nets
PHY-1001 : End commit to database; 0.430956s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.9%)

PHY-1001 : Current memory(MB): used = 343, reserve = 317, peak = 343.
PHY-1001 : End phase 3; 2.346602s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (45.9%)

PHY-1003 : Routed, final wirelength = 274384
PHY-1001 : Current memory(MB): used = 344, reserve = 317, peak = 344.
PHY-1001 : End export database. 0.007999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.816394s wall, 2.859375s user + 0.046875s system = 2.906250s CPU (37.2%)

RUN-1003 : finish command "route" in  8.799242s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (36.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 344 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1233   out of   5824   21.17%
#reg                     1158   out of   5824   19.88%
#le                      1556
  #lut only               398   out of   1556   25.58%
  #reg only               323   out of   1556   20.76%
  #lut&reg                835   out of   1556   53.66%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        632
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        129
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q1    15
#4        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1556   |1081    |152     |1164    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1548   |1077    |148     |1156    |0       |1       |
|    u_foc_controller   |foc_controller     |601    |399     |148     |219     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |287    |186     |85      |65      |0       |1       |
|        u_as5600_read  |i2c_register_read  |281    |180     |85      |62      |0       |0       |
|      u_hall_encoder   |hall_encoder       |178    |107     |33      |97      |0       |0       |
|        u_divider      |Divider            |104    |61      |18      |64      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1724  
    #2          2       192   
    #3          3       100   
    #4          4        65   
    #5        5-10       58   
    #6        11-50      88   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     2.98            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 978
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2264, pip num: 22625
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 191
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 761 valid insts, and 59389 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.323112s wall, 10.562500s user + 0.062500s system = 10.625000s CPU (457.4%)

RUN-1004 : used memory is 296 MB, reserved memory is 272 MB, peak memory is 475 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_115910.log"
