git clone --depth 1 --no-tags https://github.com/Taurus052/E906_FPGA_1.git f:/verilog_sva_gh_scraper/data/full_repos/581422396
git clone --depth 1 --no-tags https://github.com/Celve/cpu-test.git f:/verilog_sva_gh_scraper/data/full_repos/582240804
git clone --depth 1 --no-tags https://github.com/KashishPrakash/SetAssociativeCache.git f:/verilog_sva_gh_scraper/data/full_repos/581541806
git clone --depth 1 --no-tags https://github.com/lj06872/CSJourney_DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/577980070
git clone --depth 1 --no-tags https://github.com/Priyanshu5437/iiitb_pipo_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/578051013
git clone --depth 1 --no-tags https://github.com/Ohgram/sync_fifio_counter.git f:/verilog_sva_gh_scraper/data/full_repos/579649534
git clone --depth 1 --no-tags https://github.com/HDL-Proj/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/579816411
git clone --depth 1 --no-tags https://github.com/coolldude/PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/580884080
git clone --depth 1 --no-tags https://github.com/LayzRay/Casework.git f:/verilog_sva_gh_scraper/data/full_repos/579178647
git clone --depth 1 --no-tags https://github.com/ahmedelsayed968/Arch_Project.git f:/verilog_sva_gh_scraper/data/full_repos/580072956
git clone --depth 1 --no-tags https://github.com/ninQ1703/Set-Associative-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/581057951
git clone --depth 1 --no-tags https://github.com/sivaprashanth/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/580941485
git clone --depth 1 --no-tags https://github.com/DuaeSameen/DLD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/577996133
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/CLOCK-DIVIDER.git f:/verilog_sva_gh_scraper/data/full_repos/578358127
git clone --depth 1 --no-tags https://github.com/CaglarDeniz/fpga_audio_visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/578158776
git clone --depth 1 --no-tags https://github.com/Nagarjun444/binary-to-gray-code.git f:/verilog_sva_gh_scraper/data/full_repos/578276476
git clone --depth 1 --no-tags https://github.com/tensionTaker/Digital-Clock-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/579600537
git clone --depth 1 --no-tags https://github.com/krisY999/i2c_e2prom_rw_master.git f:/verilog_sva_gh_scraper/data/full_repos/579089200
git clone --depth 1 --no-tags https://github.com/kadomoto/tiny_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/579080433
git clone --depth 1 --no-tags https://github.com/celine-hsieh/VLSI-Testing-LAB-1.git f:/verilog_sva_gh_scraper/data/full_repos/578506396
git clone --depth 1 --no-tags https://github.com/ElTawab/System.git f:/verilog_sva_gh_scraper/data/full_repos/578744030
git clone --depth 1 --no-tags https://github.com/AsmaMohsin1507/traffic_controller.git f:/verilog_sva_gh_scraper/data/full_repos/581040817
git clone --depth 1 --no-tags https://github.com/pranavprabhu01/mk_SEARCH.git f:/verilog_sva_gh_scraper/data/full_repos/579886724
git clone --depth 1 --no-tags https://github.com/guianmon99/verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/579540760
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/Half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/579322396
git clone --depth 1 --no-tags https://github.com/bsg-external/ee477-designs-module1.git f:/verilog_sva_gh_scraper/data/full_repos/580569523
git clone --depth 1 --no-tags https://github.com/mukullokhande99/MBA_module.git f:/verilog_sva_gh_scraper/data/full_repos/580793730
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/mux2to4.git f:/verilog_sva_gh_scraper/data/full_repos/580064797
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/mcm_resource.git f:/verilog_sva_gh_scraper/data/full_repos/583595375
git clone --depth 1 --no-tags https://github.com/Nishad9302/SSD_MPW8.git f:/verilog_sva_gh_scraper/data/full_repos/583676252
git clone --depth 1 --no-tags https://github.com/xinsiyanhuo/-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/583567590
git clone --depth 1 --no-tags https://github.com/mohithharsha/fastmu_32x32.git f:/verilog_sva_gh_scraper/data/full_repos/583607064
git clone --depth 1 --no-tags https://github.com/Nit89/labs.git f:/verilog_sva_gh_scraper/data/full_repos/583112928
git clone --depth 1 --no-tags https://github.com/klosskopf/worstsoc.git f:/verilog_sva_gh_scraper/data/full_repos/583769864
git clone --depth 1 --no-tags https://github.com/visionvlsi/fft_2022_batch.git f:/verilog_sva_gh_scraper/data/full_repos/577977867
git clone --depth 1 --no-tags https://github.com/harshluffy1996/ECE-552-Intro-to-Comp-Arch.git f:/verilog_sva_gh_scraper/data/full_repos/578066353
git clone --depth 1 --no-tags https://github.com/panosrb/logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/582747459
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir6_direct.git f:/verilog_sva_gh_scraper/data/full_repos/582307651
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_channel.git f:/verilog_sva_gh_scraper/data/full_repos/582984343
git clone --depth 1 --no-tags https://github.com/zxc12523/computer_architecture_hw4.git f:/verilog_sva_gh_scraper/data/full_repos/583012027
git clone --depth 1 --no-tags https://github.com/KanishR1/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/581826764
git clone --depth 1 --no-tags https://github.com/Antonyesk601/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/581769547
git clone --depth 1 --no-tags https://github.com/FPGArtktic/FPGA_GPIO_EXPANDER.git f:/verilog_sva_gh_scraper/data/full_repos/582727820
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/mcm_8outputs.git f:/verilog_sva_gh_scraper/data/full_repos/583282606
git clone --depth 1 --no-tags https://github.com/KelvinMYYZJ/RISCV-CPU-Test.git f:/verilog_sva_gh_scraper/data/full_repos/582229008
git clone --depth 1 --no-tags https://github.com/palm9727/ccl_netlist_mapping.git f:/verilog_sva_gh_scraper/data/full_repos/581622014
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/Accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/583403786
git clone --depth 1 --no-tags https://github.com/kuanyi0226/Quartus_Verilog_GuessNumber.git f:/verilog_sva_gh_scraper/data/full_repos/583411409
git clone --depth 1 --no-tags https://github.com/t-sasatani/clock_divide_and_select_tiny_user.git f:/verilog_sva_gh_scraper/data/full_repos/583297217
git clone --depth 1 --no-tags https://github.com/supermingu/efabless.git f:/verilog_sva_gh_scraper/data/full_repos/578272304
git clone --depth 1 --no-tags https://github.com/abhinavprakash199/FPGA---Fabric-Design-and-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/578278693
git clone --depth 1 --no-tags https://github.com/pradeep3096/Design-and-implementation-of-memory-BIST-on-an-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/578745854
git clone --depth 1 --no-tags https://github.com/MarleneJiang/shudianshiyan.git f:/verilog_sva_gh_scraper/data/full_repos/578559122
git clone --depth 1 --no-tags https://github.com/mathewbushuru/digital-communication-system.git f:/verilog_sva_gh_scraper/data/full_repos/580669524
git clone --depth 1 --no-tags https://github.com/shihatakeyama/bcd_convm.git f:/verilog_sva_gh_scraper/data/full_repos/579518591
git clone --depth 1 --no-tags https://github.com/oreorider/hardware-ai.git f:/verilog_sva_gh_scraper/data/full_repos/582168589
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/integer_mcm.git f:/verilog_sva_gh_scraper/data/full_repos/583602033
git clone --depth 1 --no-tags https://github.com/ellen-wood/wrapped_counter.git f:/verilog_sva_gh_scraper/data/full_repos/582938835
git clone --depth 1 --no-tags https://github.com/ms802x/Duck-Hunt-Verilog-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/582725447
git clone --depth 1 --no-tags https://github.com/puneeth714/design_aes.git f:/verilog_sva_gh_scraper/data/full_repos/580471517
git clone --depth 1 --no-tags https://github.com/manuka03/Cache-Memory-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/580820598
git clone --depth 1 --no-tags https://github.com/hibenj/blueprint_reader.git f:/verilog_sva_gh_scraper/data/full_repos/581144076
git clone --depth 1 --no-tags https://github.com/ysfxylmz/MPPT_Controller_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/581641767
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/CNN_Arch.git f:/verilog_sva_gh_scraper/data/full_repos/581061651
git clone --depth 1 --no-tags https://github.com/Raks-hith/Numerical_method_bisection.git f:/verilog_sva_gh_scraper/data/full_repos/582578174
git clone --depth 1 --no-tags https://github.com/Farheen-github/ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/582482555
git clone --depth 1 --no-tags https://github.com/dkbro162/16bitKSA.git f:/verilog_sva_gh_scraper/data/full_repos/582655757
git clone --depth 1 --no-tags https://github.com/JimHui0/Timing_Circuit_hw03_-d-e-.git f:/verilog_sva_gh_scraper/data/full_repos/582349248
git clone --depth 1 --no-tags https://github.com/yufuskoc/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/580130992
git clone --depth 1 --no-tags https://github.com/DanielProanoGuevara/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/583079460
git clone --depth 1 --no-tags https://github.com/KamenRiderV3/TestChip.git f:/verilog_sva_gh_scraper/data/full_repos/583760369
git clone --depth 1 --no-tags https://github.com/mohamedabedR/FPGA_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/578208693
git clone --depth 1 --no-tags https://github.com/GaoqiangIrvine/cara.git f:/verilog_sva_gh_scraper/data/full_repos/578049441
git clone --depth 1 --no-tags https://github.com/pruthvisa78/single-cycle-processor-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/579272769
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/579805858
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/BraunM.git f:/verilog_sva_gh_scraper/data/full_repos/578953182
git clone --depth 1 --no-tags https://github.com/aki-cast/handoutai.git f:/verilog_sva_gh_scraper/data/full_repos/579823779
git clone --depth 1 --no-tags https://github.com/tumrabert/Calculator_SoC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/583697614
git clone --depth 1 --no-tags https://github.com/chiro2001/scaleda-sample-project.git f:/verilog_sva_gh_scraper/data/full_repos/579185753
git clone --depth 1 --no-tags https://github.com/kazimdalwakil/CSE460-Project.git f:/verilog_sva_gh_scraper/data/full_repos/583000222
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/581187118
git clone --depth 1 --no-tags https://github.com/james-tandon-csueb/njproj.git f:/verilog_sva_gh_scraper/data/full_repos/579263043
git clone --depth 1 --no-tags https://github.com/HDL-Proj/Logic-Auth.git f:/verilog_sva_gh_scraper/data/full_repos/580212175
git clone --depth 1 --no-tags https://github.com/bsg-external/ee477-designs-module2.git f:/verilog_sva_gh_scraper/data/full_repos/580569591
git clone --depth 1 --no-tags https://github.com/LalitMPQS/efab_cad.git f:/verilog_sva_gh_scraper/data/full_repos/579949019
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/580077031
git clone --depth 1 --no-tags https://github.com/andreamifsud/mega4_rram_nom.git f:/verilog_sva_gh_scraper/data/full_repos/581217943
git clone --depth 1 --no-tags https://github.com/Hotwater17/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/581599966
git clone --depth 1 --no-tags https://github.com/1820158cpe/HDL-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/579889455
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/six_iir_ext.git f:/verilog_sva_gh_scraper/data/full_repos/582319028
git clone --depth 1 --no-tags https://github.com/skerr92/oak8m14-src.git f:/verilog_sva_gh_scraper/data/full_repos/582371484
git clone --depth 1 --no-tags https://github.com/evd18i021/accumulator_npar_parallel_complete.git f:/verilog_sva_gh_scraper/data/full_repos/583616691
git clone --depth 1 --no-tags https://github.com/7vik-g/-16bit-pipelined-RISC-processor-mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/583725653
git clone --depth 1 --no-tags https://github.com/adityan18/rakshit_efables.git f:/verilog_sva_gh_scraper/data/full_repos/583042540
git clone --depth 1 --no-tags https://github.com/W4xMell/MyCpu.git f:/verilog_sva_gh_scraper/data/full_repos/582287304
git clone --depth 1 --no-tags https://github.com/taeyoup/image-updown-scaling-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/582901720
git clone --depth 1 --no-tags https://github.com/elifatar/BIL264-265_Proje.git f:/verilog_sva_gh_scraper/data/full_repos/579693151
git clone --depth 1 --no-tags https://github.com/LabSprout/google_workshop.git f:/verilog_sva_gh_scraper/data/full_repos/579824275
git clone --depth 1 --no-tags https://github.com/gstei/ASIC_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/578602056
git clone --depth 1 --no-tags https://github.com/wreeten/PCIe.git f:/verilog_sva_gh_scraper/data/full_repos/579829408
