--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
118 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X24Y83.B2  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X26Y83.B2  !
 ! grayCounter_rdCounterPre$D_IN<8>  SLICE_X28Y83.A    SLICE_X28Y83.A1  !
 ! grayCounter_rdCounterPre$D_IN<6>  SLICE_X29Y83.B    SLICE_X29Y83.B2  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X28Y84.A6  !
 ! grayCounter_rdCounterPre$D_IN<1>  SLICE_X24Y83.C    SLICE_X24Y83.C3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X24Y83.C4  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X25Y85.B4  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X25Y85.B1  !
 ! rayCounter_rdCounterPre$D_IN<11>  SLICE_X27Y83.A    SLICE_X27Y83.A3  !
 ! ftop/fmc150/Sh441                 SLICE_X24Y84.B    SLICE_X27Y83.A6  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X24Y84.C3  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X24Y84.C5  !
 ! grayCounter_rdCounterPre$D_IN<4>  SLICE_X29Y84.D    SLICE_X29Y84.D2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X28Y84.C1  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X28Y84.C4  !
 ! ND_202_o_GND_202_o_mux_220_OUT41  SLICE_X26Y84.A    SLICE_X28Y84.C6  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X28Y84.C2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X28Y84.B3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X28Y84.B5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<3>  SLICE_X25Y85.B    SLICE_X25Y83.D2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X25Y83.D5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X28Y83.B4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X28Y83.B1  !
 ! rayCounter_rdCounterPre$D_IN<10>  SLICE_X28Y83.D    SLICE_X28Y83.D6  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X28Y83.D2  !
 ! ftop/fmc150/Sh441                 SLICE_X24Y84.B    SLICE_X28Y83.D3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X28Y83.D5  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X28Y83.D4  !
 ! rayCounter_rdCounterPre$D_IN<11>  SLICE_X27Y83.A    SLICE_X28Y83.B6  !
 ! grayCounter_rdCounterPre$D_IN<9>  SLICE_X28Y83.C    SLICE_X28Y83.C3  !
 ! ftop/fmc150/Sh441                 SLICE_X24Y84.B    SLICE_X28Y83.C5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X24Y84.D4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X24Y84.D3  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X28Y83.C1  !
 ! grayCounter_rdCounterPre$D_IN<8>  SLICE_X28Y83.A    SLICE_X28Y83.B5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X27Y83.C5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X27Y83.C6  !
 ! rayCounter_rdCounterPre$D_IN<14>  SLICE_X26Y83.C    SLICE_X26Y83.C3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X26Y83.C6  !
 ! ftop/fmc150/Sh481                 SLICE_X25Y84.D    SLICE_X26Y83.C2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X26Y83.C5  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X26Y83.C4  !
 ! rayCounter_rdCounterPre$D_IN<15>  SLICE_X26Y83.D    SLICE_X26Y83.D5  !
 ! ftop/fmc150/Sh481                 SLICE_X25Y84.D    SLICE_X26Y83.D4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X26Y83.D3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X26Y83.D1  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X26Y83.D6  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X27Y83.C4  !
 ! rayCounter_rdCounterPre$D_IN<12>  SLICE_X27Y83.B    SLICE_X27Y83.B2  !
 ! ftop/fmc150/Sh481                 SLICE_X25Y84.D    SLICE_X27Y83.B6  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X27Y83.B5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X24Y84.A3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X24Y84.A1  !
 ! grayCounter_rdCounterPre$D_IN<6>  SLICE_X29Y83.B    SLICE_X24Y84.A6  !
 ! grayCounter_rdCounterPre$D_IN<7>  SLICE_X29Y83.C    SLICE_X29Y83.C3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X29Y83.C4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X29Y83.C1  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X29Y83.C2  !
 ! grayCounter_rdCounterPre$D_IN<5>  SLICE_X29Y83.A    SLICE_X29Y83.A3  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X29Y83.A6  !
 ! grayCounter_rdCounterPre$D_IN<4>  SLICE_X29Y84.D    SLICE_X24Y84.A2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X25Y83.B2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X25Y83.B6  !
 ! grayCounter_rdCounterPre$D_IN<2>  SLICE_X24Y83.D    SLICE_X24Y83.D6  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X24Y83.D3  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X24Y83.D2  !
 ! ND_202_o_GND_202_o_mux_220_OUT41  SLICE_X26Y84.A    SLICE_X24Y83.D1  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X23Y83.D1  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X23Y83.D2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X23Y83.D3  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X24Y83.D5  !
 ! grayCounter_rdCounterPre$D_IN<3>  SLICE_X29Y84.A    SLICE_X29Y84.A3  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X29Y84.A6  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X29Y84.A1  !
 ! ND_202_o_GND_202_o_mux_220_OUT41  SLICE_X26Y84.A    SLICE_X29Y84.A5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<1>  SLICE_X24Y84.C    SLICE_X28Y84.D1  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X28Y84.D3  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X28Y84.D5  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X29Y84.A2  !
 ! grayCounter_rdCounterPre$D_IN<1>  SLICE_X24Y83.C    SLICE_X25Y83.B5  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X25Y83.B4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X25Y83.C2  !
 ! rayCounter_rdCounterPre$D_IN<16>  SLICE_X25Y84.A    SLICE_X25Y84.A4  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X25Y84.A5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<3>  SLICE_X25Y85.B    SLICE_X25Y84.A6  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X25Y84.C1  !
 ! ND_202_o_GND_202_o_mux_220_OUT41  SLICE_X26Y84.A    SLICE_X25Y84.C2  !
 ! ter_rdCounterPre$D_IN<7>_mmx_out  SLICE_X25Y85.A    SLICE_X25Y84.C3  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X25Y84.C4  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X25Y84.A2  !
 ! rayCounter_rdCounterPre$D_IN<17>  SLICE_X25Y83.A    SLICE_X25Y83.A5  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X25Y83.A2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<3>  SLICE_X25Y85.B    SLICE_X25Y83.A1  !
 ! R_ETC___d777[4]_X_177_o_Mux_57_o  LICE_X25Y83.CMUX  SLICE_X25Y83.A6  !
 ! rayCounter_rdCounterPre$D_IN<11>  SLICE_X27Y83.A    SLICE_X27Y84.D4  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X27Y84.D5  !
 ! grayCounter_rdCounterPre$D_IN<8>  SLICE_X28Y83.A    SLICE_X25Y84.B3  !
 ! grayCounter_rdCounterPre$D_IN<6>  SLICE_X29Y83.B    SLICE_X25Y84.B5  !
 ! grayCounter_rdCounterPre$D_IN<1>  SLICE_X24Y83.C    SLICE_X24Y84.C6  !
 ! er_15_BIT_0_22_XOR_ETC___d777<0>  SLICE_X28Y84.A    SLICE_X27Y83.A4  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X26Y85.A5  !
 ! grayCounter_rdCounterPre$D_IN<8>  SLICE_X28Y83.A    SLICE_X25Y85.A5  !
 ! ND_202_o_GND_202_o_mux_220_OUT41  SLICE_X26Y84.A    SLICE_X25Y85.B5  !
 ! grayCounter_rdCounterPre$D_IN<8>  SLICE_X28Y83.A    SLICE_X29Y83.D5  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X27Y83.D4  !
 ! grayCounter_rdCounterPre$D_IN<6>  SLICE_X29Y83.B    SLICE_X29Y83.D2  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X29Y84.C1  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X26Y84.B1  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X24Y84.B2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X24Y84.B1  !
 ! er_15_BIT_0_22_XOR_fc_ETC___d731  SLICE_X24Y83.A    SLICE_X24Y84.B4  !
 ! rayCounter_rdCounterPre$D_IN<13>  SLICE_X26Y83.B    SLICE_X26Y83.A6  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X24Y83.A6  !
 ! yCounter_rsCounter[16]_OR_8610_o  SLICE_X27Y84.A    SLICE_X25Y84.D2  !
 ! er_15_BIT_0_22_XOR_ETC___d777<2>  SLICE_X23Y84.A    SLICE_X25Y84.D5  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X27Y85.A3  !
 ! grayCounter_rdCounterPre$D_IN<0>  SLICE_X24Y83.B    SLICE_X23Y84.A1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y44.CE      net (fanout=8)        0.882   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.723ns logic, 3.854ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y44.CE      net (fanout=8)        0.882   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.723ns logic, 3.854ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y44.CE      net (fanout=8)        0.882   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.723ns logic, 3.854ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y44.CE      net (fanout=8)        0.882   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.723ns logic, 3.854ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y40.CE      net (fanout=8)        0.753   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y40.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.723ns logic, 3.725ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y40.CE      net (fanout=8)        0.753   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y40.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_3
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.723ns logic, 3.725ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y40.CE      net (fanout=8)        0.753   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y40.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_1
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.723ns logic, 3.725ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.063 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X65Y40.CE      net (fanout=8)        0.753   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X65Y40.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.723ns logic, 3.725ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.039 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X61Y44.CE      net (fanout=8)        0.627   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X61Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.723ns logic, 3.599ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.039 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X61Y44.CE      net (fanout=8)        0.627   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X61Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.723ns logic, 3.599ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.039 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X61Y44.CE      net (fanout=8)        0.627   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X61Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.723ns logic, 3.599ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.039 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X61Y44.CE      net (fanout=8)        0.627   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X61Y44.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.723ns logic, 3.599ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.043 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X63Y43.CE      net (fanout=8)        0.629   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X63Y43.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_15
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.723ns logic, 3.601ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.043 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X63Y43.CE      net (fanout=8)        0.629   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X63Y43.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_14
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.723ns logic, 3.601ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.043 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X63Y43.CE      net (fanout=8)        0.629   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X63Y43.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_13
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.723ns logic, 3.601ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.043 - 1.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D6      net (fanout=11)       2.972   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X56Y41.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS$sEN1
    SLICE_X63Y43.CE      net (fanout=8)        0.629   ftop/ctop/inf/cp/timeServ_refPerPPS$sEN
    SLICE_X63Y43.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<15>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_12
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.723ns logic, 3.601ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.534 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y39.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A3      net (fanout=9)        1.505   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CE      net (fanout=8)        1.865   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_28
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.733ns logic, 3.370ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.534 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y39.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A3      net (fanout=9)        1.505   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CE      net (fanout=8)        1.865   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.733ns logic, 3.370ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.534 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y39.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A3      net (fanout=9)        1.505   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CE      net (fanout=8)        1.865   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.733ns logic, 3.370ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.534 - 1.686)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y39.AQ      Tcko                  0.381   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A3      net (fanout=9)        1.505   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X43Y55.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CE      net (fanout=8)        1.865   ftop/ctop/inf/cp/timeServ_refSecCount$EN
    SLICE_X68Y61.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.733ns logic, 3.370ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_11 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.778 - 0.671)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_11 to ftop/dram0/memc_mem_rst_p/reset_hold_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y158.DQ    Tcko                  0.115   ftop/dram0/memc_mem_rst_p/reset_hold<11>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_11
    SLICE_X155Y161.AX    net (fanout=1)        0.150   ftop/dram0/memc_mem_rst_p/reset_hold<11>
    SLICE_X155Y161.CLK   Tckdi       (-Th)     0.076   ftop/dram0/memc_mem_rst_p/reset_hold<14>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_12
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.039ns logic, 0.150ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.517 - 0.477)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y44.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2
    SLICE_X63Y44.CX      net (fanout=2)        0.106   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<2>
    SLICE_X63Y44.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.517 - 0.477)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y44.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0
    SLICE_X63Y44.AX      net (fanout=2)        0.107   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<0>
    SLICE_X63Y44.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.022ns logic, 0.107ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.476 - 0.444)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 to ftop/ctop/inf/cp/timeServ_jamFracVal_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31
    SLICE_X45Y57.DX      net (fanout=1)        0.099   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<31>
    SLICE_X45Y57.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_47
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.517 - 0.477)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y44.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_1
    SLICE_X63Y44.BX      net (fanout=2)        0.108   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<1>
    SLICE_X63Y44.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.476 - 0.444)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 to ftop/ctop/inf/cp/timeServ_jamFracVal_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30
    SLICE_X45Y57.CX      net (fanout=1)        0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<30>
    SLICE_X45Y57.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_46
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.517 - 0.477)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y44.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_3
    SLICE_X63Y44.DX      net (fanout=2)        0.109   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
    SLICE_X63Y44.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.500 - 0.467)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 to ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    SLICE_X60Y60.A6      net (fanout=3)        0.104   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg_PWR_40_o_MUX_2239_o1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4 to ftop/ctop/inf/cp/timeServ_jamFracVal_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4
    SLICE_X41Y48.AX      net (fanout=1)        0.093   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<4>
    SLICE_X41Y48.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_20
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y61.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X60Y61.CX      net (fanout=2)        0.104   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X60Y61.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_3 to ftop/dram0/memc_mem_rst_p/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y153.DQ    Tcko                  0.098   ftop/dram0/memc_mem_rst_p/reset_hold<3>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_3
    SLICE_X160Y153.AX    net (fanout=1)        0.095   ftop/dram0/memc_mem_rst_p/reset_hold<3>
    SLICE_X160Y153.CLK   Tckdi       (-Th)     0.076   ftop/dram0/memc_mem_rst_p/reset_hold<7>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y61.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    SLICE_X61Y61.C5      net (fanout=2)        0.066   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<1>
    SLICE_X61Y61.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_0_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.057 - 0.046)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 to ftop/ctop/inf/cp/timeServ_jamFracVal_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19
    SLICE_X45Y54.DX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
    SLICE_X45Y54.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_35
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y40.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X55Y40.A5      net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X55Y40.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 to ftop/ctop/inf/cp/timeServ_jamFracVal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14
    SLICE_X42Y55.CX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<14>
    SLICE_X42Y55.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_30
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15 to ftop/ctop/inf/cp/timeServ_jamFracVal_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15
    SLICE_X42Y55.DX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
    SLICE_X42Y55.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_31
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13 to ftop/ctop/inf/cp/timeServ_jamFracVal_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13
    SLICE_X42Y55.BX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<13>
    SLICE_X42Y55.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_29
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0 to ftop/ctop/inf/cp/timeServ_jamFracVal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y47.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<3>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_0
    SLICE_X41Y48.A5      net (fanout=1)        0.106   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<0>
    SLICE_X41Y48.CLK     Tah         (-Th)     0.082   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<0>_rt
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_16
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.016ns logic, 0.106ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.056 - 0.044)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 to ftop/ctop/inf/cp/timeServ_jamFracVal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12
    SLICE_X42Y55.AX      net (fanout=1)        0.097   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<12>
    SLICE_X42Y55.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_28
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.524 - 0.488)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_5 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_5
    SLICE_X70Y54.BX      net (fanout=3)        0.109   ftop/ctop/inf/cp/timeServ_refSecCount<5>
    SLICE_X70Y54.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.039ns logic, 0.109ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Location pin: SLICE_X22Y47.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg1/SR
  Location pin: SLICE_X23Y46.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Location pin: SLICE_X23Y46.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg1/SR
  Location pin: SLICE_X31Y56.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Location pin: SLICE_X31Y56.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sToggleReg/SR
  Location pin: SLICE_X32Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X34Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X34Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4996028 paths analyzed, 134405 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.966ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.697 - 1.535)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y108.AQ    Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X130Y54.D5     net (fanout=152)      2.874   ftop/p125rst
    SLICE_X130Y54.D      Tilo                  0.068   ftop/ctop/inf/cpMux_respBF/data1_reg<35>
                                                       ftop/lcd_ctrl/RST_N_inv1_INV_0
    SLICE_X138Y1.SR      net (fanout=77)       4.281   ftop/lcd_ctrl/RST_N_inv
    SLICE_X138Y1.CLK     Tsrck                 0.455   ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd5
                                                       ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.059ns (0.904ns logic, 7.155ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/lcd_ctrl/line2_fsm_state_fired (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.697 - 1.535)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/lcd_ctrl/line2_fsm_state_fired
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y108.AQ    Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X130Y54.D5     net (fanout=152)      2.874   ftop/p125rst
    SLICE_X130Y54.D      Tilo                  0.068   ftop/ctop/inf/cpMux_respBF/data1_reg<35>
                                                       ftop/lcd_ctrl/RST_N_inv1_INV_0
    SLICE_X138Y1.SR      net (fanout=77)       4.281   ftop/lcd_ctrl/RST_N_inv
    SLICE_X138Y1.CLK     Tsrck                 0.455   ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd5
                                                       ftop/lcd_ctrl/line2_fsm_state_fired
    -------------------------------------------------  ---------------------------
    Total                                      8.059ns (0.904ns logic, 7.155ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_134 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (2.452 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X114Y147.CE    net (fanout=37)       1.147   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X114Y147.CLK   Tceck                 0.284   ftop/ctop$server_response_get<135>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_134
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.801ns logic, 2.824ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_132 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (2.452 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_132
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X114Y147.CE    net (fanout=37)       1.147   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X114Y147.CLK   Tceck                 0.284   ftop/ctop$server_response_get<135>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_132
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.801ns logic, 2.824ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_135 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (2.452 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_135
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X114Y147.CE    net (fanout=37)       1.147   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X114Y147.CLK   Tceck                 0.284   ftop/ctop$server_response_get<135>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_135
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.801ns logic, 2.824ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_133 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (2.452 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X114Y147.CE    net (fanout=37)       1.147   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X114Y147.CLK   Tceck                 0.284   ftop/ctop$server_response_get<135>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_133
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.801ns logic, 2.824ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_6 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_6 to ftop/ctop/inf/cp/cpReq_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.DQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_6
    SLICE_X100Y74.D3     net (fanout=250)      0.705   ftop/ctop/inf/cp/cpReq<6>
    SLICE_X100Y74.D      Tilo                  0.068   ftop/ctop/inf/cp/_n13346
                                                       ftop/ctop/inf/cp/_n13346<9>1
    SLICE_X97Y75.B5      net (fanout=48)       0.628   ftop/ctop/inf/cp/_n13346
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_24
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.199ns logic, 6.617ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_6 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_6 to ftop/ctop/inf/cp/cpReq_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.DQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_6
    SLICE_X100Y74.D3     net (fanout=250)      0.705   ftop/ctop/inf/cp/cpReq<6>
    SLICE_X100Y74.D      Tilo                  0.068   ftop/ctop/inf/cp/_n13346
                                                       ftop/ctop/inf/cp/_n13346<9>1
    SLICE_X97Y75.B5      net (fanout=48)       0.628   ftop/ctop/inf/cp/_n13346
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.199ns logic, 6.617ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_6 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_6 to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.DQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_6
    SLICE_X100Y74.D3     net (fanout=250)      0.705   ftop/ctop/inf/cp/cpReq<6>
    SLICE_X100Y74.D      Tilo                  0.068   ftop/ctop/inf/cp/_n13346
                                                       ftop/ctop/inf/cp/_n13346<9>1
    SLICE_X97Y75.B5      net (fanout=48)       0.628   ftop/ctop/inf/cp/_n13346
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.199ns logic, 6.617ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_6 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_6 to ftop/ctop/inf/cp/cpReq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.DQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_6
    SLICE_X100Y74.D3     net (fanout=250)      0.705   ftop/ctop/inf/cp/cpReq<6>
    SLICE_X100Y74.D      Tilo                  0.068   ftop/ctop/inf/cp/_n13346
                                                       ftop/ctop/inf/cp/_n13346<9>1
    SLICE_X97Y75.B5      net (fanout=48)       0.628   ftop/ctop/inf/cp/_n13346
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_20
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (1.199ns logic, 6.617ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_99 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.429 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y127.CE    net (fanout=37)       1.099   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y127.CLK   Tceck                 0.284   ftop/ctop$server_response_get<99>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_99
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.801ns logic, 2.776ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_98 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.429 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y127.CE    net (fanout=37)       1.099   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y127.CLK   Tceck                 0.284   ftop/ctop$server_response_get<99>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_98
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.801ns logic, 2.776ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_97 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.429 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y127.CE    net (fanout=37)       1.099   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y127.CLK   Tceck                 0.284   ftop/ctop$server_response_get<99>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_97
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.801ns logic, 2.776ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_96 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (2.429 - 2.579)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.381   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.517   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X118Y138.D5    net (fanout=42)       1.160   ftop/ctop$EN_server_response_get
    SLICE_X118Y138.D     Tilo                  0.068   ftop/pciw_i2pS<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X132Y127.CE    net (fanout=37)       1.099   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X132Y127.CLK   Tceck                 0.284   ftop/ctop$server_response_get<99>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_96
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.801ns logic, 2.776ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_37 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_37 to ftop/ctop/inf/cp/cpReq_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.BQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_37
    SLICE_X96Y72.B5      net (fanout=51)       0.776   ftop/ctop/inf/cp/cpReq<37>
    SLICE_X96Y72.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X97Y75.B6      net (fanout=41)       0.530   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_24
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (1.199ns logic, 6.590ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_37 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_37 to ftop/ctop/inf/cp/cpReq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.BQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_37
    SLICE_X96Y72.B5      net (fanout=51)       0.776   ftop/ctop/inf/cp/cpReq<37>
    SLICE_X96Y72.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X97Y75.B6      net (fanout=41)       0.530   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_20
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (1.199ns logic, 6.590ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_37 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_37 to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.BQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_37
    SLICE_X96Y72.B5      net (fanout=51)       0.776   ftop/ctop/inf/cp/cpReq<37>
    SLICE_X96Y72.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X97Y75.B6      net (fanout=41)       0.530   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (1.199ns logic, 6.590ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_37 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.020 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_37 to ftop/ctop/inf/cp/cpReq_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.BQ     Tcko                  0.337   ftop/ctop/inf/cp/cpReq<6>
                                                       ftop/ctop/inf/cp/cpReq_37
    SLICE_X96Y72.B5      net (fanout=51)       0.776   ftop/ctop/inf/cp/cpReq<37>
    SLICE_X96Y72.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X97Y75.B6      net (fanout=41)       0.530   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13709<2>2
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X97Y78.B3      net (fanout=25)       1.182   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X97Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D3      net (fanout=1)        0.449   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X97Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A2      net (fanout=1)        0.737   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead7
    SLICE_X99Y74.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B6      net (fanout=1)        0.228   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X99Y74.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_busy_7
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X113Y66.A6     net (fanout=19)       1.083   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X113Y66.A      Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/d0h
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1
    SLICE_X102Y72.C6     net (fanout=8)        0.967   ftop/ctop/inf/cp/cpRespF$ENQ
    SLICE_X102Y72.C      Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN1
                                                       ftop/ctop/inf/cp/cpReq$EN3
    SLICE_X98Y73.CE      net (fanout=17)       0.638   ftop/ctop/inf/cp/cpReq$EN
    SLICE_X98Y73.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (1.199ns logic, 6.590ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/lcd_ctrl/line2_dirty (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (1.693 - 1.535)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/lcd_ctrl/line2_dirty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y108.AQ    Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X130Y54.D5     net (fanout=152)      2.874   ftop/p125rst
    SLICE_X130Y54.D      Tilo                  0.068   ftop/ctop/inf/cpMux_respBF/data1_reg<35>
                                                       ftop/lcd_ctrl/RST_N_inv1_INV_0
    SLICE_X137Y0.SR      net (fanout=77)       4.151   ftop/lcd_ctrl/RST_N_inv
    SLICE_X137Y0.CLK     Tsrck                 0.513   ftop/lcd_ctrl/line2_dirty
                                                       ftop/lcd_ctrl/line2_dirty
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (0.962ns logic, 7.025ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (2.459 - 2.609)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y123.AQ    Tcko                  0.381   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y122.A5    net (fanout=7)        0.541   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y122.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X152Y89.WE     net (fanout=41)       2.489   ftop/ctop$EN_server_request_put
    SLICE_X152Y89.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<115>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.528ns logic, 3.030ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_7 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_7_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.157 - 1.091)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_7 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_7_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y104.DQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_7
    SLICE_X158Y99.DX     net (fanout=1)        0.200   ftop/pciw_p2iS<7>
    SLICE_X158Y99.CLK    Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_7_0
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.060ns logic, 0.200ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_25 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_25 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<27>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_25
    SLICE_X99Y39.BX      net (fanout=2)        0.097   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<25>
    SLICE_X99Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_27
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_25
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_30 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_30 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_30
    SLICE_X97Y39.CX      net (fanout=2)        0.097   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<30>
    SLICE_X97Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_30
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_29 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_29 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.BQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_29
    SLICE_X97Y39.BX      net (fanout=2)        0.097   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<29>
    SLICE_X97Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_29
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_31 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_31 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_31
    SLICE_X97Y39.DX      net (fanout=2)        0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<31>
    SLICE_X97Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_28 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_28 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.AQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_28
    SLICE_X97Y39.AX      net (fanout=2)        0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<28>
    SLICE_X97Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_31
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_28
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabFlowBaseMS_25 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.799 - 0.691)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabFlowBaseMS_25 to ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y40.BQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<27>
                                                       ftop/ctop/inf/dp1/bml_fabFlowBaseMS_25
    SLICE_X95Y38.BX      net (fanout=2)        0.100   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<25>
    SLICE_X95Y38.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabFlowAddrMS<27>
                                                       ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_25
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabFlowBaseMS_24 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.799 - 0.691)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabFlowBaseMS_24 to ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y40.AQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<27>
                                                       ftop/ctop/inf/dp1/bml_fabFlowBaseMS_24
    SLICE_X95Y38.AX      net (fanout=2)        0.100   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<24>
    SLICE_X95Y38.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabFlowAddrMS<27>
                                                       ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_24
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabFlowBaseMS_27 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.799 - 0.691)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabFlowBaseMS_27 to ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y40.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<27>
                                                       ftop/ctop/inf/dp1/bml_fabFlowBaseMS_27
    SLICE_X95Y38.DX      net (fanout=2)        0.100   ftop/ctop/inf/dp1/bml_fabFlowBaseMS<27>
    SLICE_X95Y38.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabFlowAddrMS<27>
                                                       ftop/ctop/inf/dp1/tlp_fabFlowAddrMS_27
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_30 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_30 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y41.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_30
    SLICE_X98Y39.CX      net (fanout=2)        0.101   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<30>
    SLICE_X98Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<31>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_30
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_28 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_28 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y41.AQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_28
    SLICE_X98Y39.AX      net (fanout=2)        0.102   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<28>
    SLICE_X98Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<31>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_28
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_wStatus_8_21 (FF)
  Destination:          ftop/ctop/inf/cp/wci_respF_8/D_OUT_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_wStatus_8_21 to ftop/ctop/inf/cp/wci_respF_8/D_OUT_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y80.AQ      Tcko                  0.098   ftop/ctop/inf/cp/wci_wStatus_8<24>
                                                       ftop/ctop/inf/cp/wci_wStatus_8_21
    SLICE_X69Y79.C6      net (fanout=1)        0.087   ftop/ctop/inf/cp/wci_wStatus_8<21>
    SLICE_X69Y79.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/wci_respF_8$D_OUT<22>
                                                       ftop/ctop/inf/cp/_n13797<21>2
                                                       ftop/ctop/inf/cp/wci_respF_8/D_OUT_21
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.042ns logic, 0.087ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_29 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_29 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y41.BQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_29
    SLICE_X98Y39.BX      net (fanout=2)        0.102   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<29>
    SLICE_X98Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<31>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_29
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_80 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_88 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.778 - 0.670)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_80 to ftop/gbe0/rxDCPMesg_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y40.AQ     Tcko                  0.098   ftop/gbe0/rxDCPMesg<83>
                                                       ftop/gbe0/rxDCPMesg_80
    SLICE_X155Y39.A5     net (fanout=3)        0.110   ftop/gbe0/rxDCPMesg<80>
    SLICE_X155Y39.CLK    Tah         (-Th)     0.082   ftop/gbe0/rxDCPMesg<99>
                                                       ftop/gbe0/rxDCPMesg<80>_rt
                                                       ftop/gbe0/rxDCPMesg_88
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.016ns logic, 0.110ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_31 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.797 - 0.689)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_31 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y41.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<31>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_31
    SLICE_X98Y39.DX      net (fanout=2)        0.104   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<31>
    SLICE_X98Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<31>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_31
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.136 - 1.072)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.115   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.A6    net (fanout=8)        0.213   ftop/pciw_i2pAF_head_wrapped
    SLICE_X133Y140.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.060ns logic, 0.213ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_82 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.778 - 0.670)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_82 to ftop/gbe0/rxDCPMesg_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y40.CQ     Tcko                  0.098   ftop/gbe0/rxDCPMesg<83>
                                                       ftop/gbe0/rxDCPMesg_82
    SLICE_X155Y39.C5     net (fanout=3)        0.114   ftop/gbe0/rxDCPMesg<82>
    SLICE_X155Y39.CLK    Tah         (-Th)     0.082   ftop/gbe0/rxDCPMesg<99>
                                                       ftop/gbe0/rxDCPMesg<82>_rt
                                                       ftop/gbe0/rxDCPMesg_90
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.016ns logic, 0.114ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_52 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_52_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.159 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_52 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_52_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y105.AQ    Tcko                  0.115   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_52
    SLICE_X152Y102.AX    net (fanout=1)        0.202   ftop/pciw_p2iS<52>
    SLICE_X152Y102.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<55>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_52_0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.079ns logic, 0.202ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_88 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.161 - 1.091)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_88 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y107.CQ    Tcko                  0.098   ftop/pciw_p2iS<99>
                                                       ftop/pciw_p2iS_88
    SLICE_X146Y107.AX    net (fanout=1)        0.220   ftop/pciw_p2iS<88>
    SLICE_X146Y107.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.062ns logic, 0.220ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_123 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.157 - 1.088)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_123 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y106.DQ    Tcko                  0.098   ftop/pciw_p2iS<123>
                                                       ftop/pciw_p2iS_123
    SLICE_X148Y98.DX     net (fanout=1)        0.224   ftop/pciw_p2iS<123>
    SLICE_X148Y98.CLK    Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<123>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_123_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.060ns logic, 0.224ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20601 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_83 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X157Y108.CE    net (fanout=25)       0.543   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X157Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_83
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (0.791ns logic, 3.056ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_82 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X157Y108.CE    net (fanout=25)       0.543   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X157Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_82
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (0.791ns logic, 3.056ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_81 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X157Y108.CE    net (fanout=25)       0.543   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X157Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_81
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (0.791ns logic, 3.056ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_80 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X157Y108.CE    net (fanout=25)       0.543   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X157Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_80
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (0.791ns logic, 3.056ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.492 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X160Y104.CE    net (fanout=25)       0.540   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X160Y104.CLK   Tceck                 0.318   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_4
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.791ns logic, 3.053ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.492 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X160Y104.CE    net (fanout=25)       0.540   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X160Y104.CLK   Tceck                 0.318   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_7
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.791ns logic, 3.053ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.492 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X160Y104.CE    net (fanout=25)       0.540   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X160Y104.CLK   Tceck                 0.318   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.791ns logic, 3.053ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.492 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X160Y104.CE    net (fanout=25)       0.540   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X160Y104.CLK   Tceck                 0.318   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_6
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.791ns logic, 3.053ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_45 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.489 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X155Y103.CE    net (fanout=25)       0.534   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X155Y103.CLK   Tceck                 0.318   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_45
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_47 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.489 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X155Y103.CE    net (fanout=25)       0.534   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X155Y103.CLK   Tceck                 0.318   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_47
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_44 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.489 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X155Y103.CE    net (fanout=25)       0.534   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X155Y103.CLK   Tceck                 0.318   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_44
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_46 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (1.489 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X155Y103.CE    net (fanout=25)       0.534   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X155Y103.CLK   Tceck                 0.318   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_46
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_152 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_152
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X159Y108.CE    net (fanout=25)       0.526   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X159Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<95>
                                                       ftop/pciw_p2iS_152
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_95 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.494 - 1.566)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y138.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C3    net (fanout=11)       1.359   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y120.C     Tilo                  0.068   ftop/pciw_fP2I$D_OUT<27>
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y106.A6    net (fanout=147)      1.154   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y106.A     Tilo                  0.068   ftop/pciw_p2iS<22>
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X159Y108.CE    net (fanout=25)       0.526   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X159Y108.CLK   Tceck                 0.318   ftop/pciw_p2iS<95>
                                                       ftop/pciw_p2iS_95
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.791ns logic, 3.039ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.966 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X138Y152.C5    net (fanout=71)       2.078   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X138Y152.C     Tilo                  0.068   ftop/pciw_fI2P/BUS_0003
                                                       ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CE    net (fanout=12)       0.659   ftop/pciw_fI2P/BUS_0003
    SLICE_X138Y156.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.040ns logic, 2.737ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_129 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.139 - 1.068)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_129 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y147.BQ    Tcko                  0.115   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_129
    SLICE_X131Y147.B4    net (fanout=3)        0.203   ftop/pciw_i2pS<129>
    SLICE_X131Y147.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.058ns logic, 0.203ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_46 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.140 - 1.056)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_46 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y140.CQ    Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_46
    SLICE_X131Y148.B5    net (fanout=1)        0.235   ftop/pciw_i2pS<46>
    SLICE_X131Y148.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<48>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN411
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.041ns logic, 0.235ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.143 - 1.066)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y148.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X131Y151.C5    net (fanout=3)        0.227   ftop/pciw_i2pS<135>
    SLICE_X131Y151.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN691
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.042ns logic, 0.227ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_151 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.144 - 1.062)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_151 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y144.AQ    Tcko                  0.115   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_151
    SLICE_X127Y151.A5    net (fanout=2)        0.218   ftop/pciw_i2pS<151>
    SLICE_X127Y151.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<79>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN771
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.060ns logic, 0.218ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_37 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.139 - 1.056)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_37 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y139.BQ    Tcko                  0.115   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_37
    SLICE_X130Y147.A5    net (fanout=1)        0.244   ftop/pciw_i2pS<37>
    SLICE_X130Y147.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<40>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN311
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.039ns logic, 0.244ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_39 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.139 - 1.056)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_39 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y139.DQ    Tcko                  0.115   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_39
    SLICE_X130Y147.C5    net (fanout=1)        0.244   ftop/pciw_i2pS<39>
    SLICE_X130Y147.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<40>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN331
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.039ns logic, 0.244ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_130 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.143 - 1.068)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_130 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y147.CQ    Tcko                  0.115   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_130
    SLICE_X130Y151.B5    net (fanout=3)        0.241   ftop/pciw_i2pS<130>
    SLICE_X130Y151.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<68>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN631
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.038ns logic, 0.241ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/awake_in_progress_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/awake_in_progress_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X146Y127.DQ      Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/awake_in_progress_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/awake_in_progress_q
    SLICE_X147Y126.B6      net (fanout=5)        0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/awake_in_progress_q
    SLICE_X147Y126.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1VALID
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/USER_RXVALID1
    PCIE_X0Y1.PIPERX1VALID net (fanout=1)        0.293   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1VALID
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT1(-Th)     0.435   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.105ns (-0.286ns logic, 0.391ns route)
                                                         (-272.4% logic, 372.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_133 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.143 - 1.066)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_133 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y148.BQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_133
    SLICE_X131Y151.B4    net (fanout=3)        0.251   ftop/pciw_i2pS<133>
    SLICE_X131Y151.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN661
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.041ns logic, 0.251ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_34 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.141 - 1.062)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_34 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y144.CQ    Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_34
    SLICE_X130Y149.B5    net (fanout=1)        0.276   ftop/pciw_i2pS<34>
    SLICE_X130Y149.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<36>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN281
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.021ns logic, 0.276ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_35 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.141 - 1.062)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_35 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y144.DQ    Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_35
    SLICE_X130Y149.C5    net (fanout=1)        0.278   ftop/pciw_i2pS<35>
    SLICE_X130Y149.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<36>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN291
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.022ns logic, 0.278ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X147Y124.CQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1
    SLICE_X147Y126.B5      net (fanout=10)       0.134   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1
    SLICE_X147Y126.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1VALID
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/USER_RXVALID1
    PCIE_X0Y1.PIPERX1VALID net (fanout=1)        0.293   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1VALID
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT1(-Th)     0.435   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.124ns (-0.303ns logic, 0.427ns route)
                                                         (-244.4% logic, 344.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_12 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.138 - 1.060)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_12 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y140.AQ    Tcko                  0.115   ftop/pciw_i2pS<15>
                                                       ftop/pciw_i2pS_12
    SLICE_X129Y147.D5    net (fanout=1)        0.248   ftop/pciw_i2pS<12>
    SLICE_X129Y147.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<12>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN410
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.058ns logic, 0.248ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X149Y124.CQ        Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_2
    SLICE_X149Y124.D1        net (fanout=1)        0.158   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
    SLICE_X149Y124.D         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS31
    PCIE_X0Y1.PIPERX3STATUS2 net (fanout=1)        0.256   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3STATUS<2>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.424   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.122ns (-0.292ns logic, 0.414ns route)
                                                           (-239.3% logic, 339.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fP2I/tail_1 (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr4_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fP2I/tail_1 to ftop/pciw_fP2I/Mram_arr4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y120.BQ    Tcko                  0.098   ftop/pciw_fP2I/tail<1>
                                                       ftop/pciw_fP2I/tail_1
    SLICE_X148Y120.D2    net (fanout=18)       0.258   ftop/pciw_fP2I/tail<1>
    SLICE_X148Y120.CLK   Tah         (-Th)     0.279   ftop/pciw_fP2I/_n0117<23>
                                                       ftop/pciw_fP2I/Mram_arr4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.181ns logic, 0.258ns route)
                                                       (-235.1% logic, 335.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X8Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X8Y28.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.258ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.781 - 0.749)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y37.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X130Y15.A4     net (fanout=14)       2.113   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X130Y15.A      Tilo                  0.068   ftop/gbe0/wci_wslv_respF_q_0$D_IN<30>6
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y23.A5     net (fanout=8)        0.817   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y23.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D5     net (fanout=2)        0.444   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (0.859ns logic, 4.396ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.091 - 0.112)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y9.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B4      net (fanout=12)       0.954   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.971ns logic, 4.168ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.781 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y4.B5      net (fanout=19)       0.815   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.971ns logic, 4.029ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.781 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y5.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X138Y4.B1      net (fanout=2)        0.733   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (0.971ns logic, 3.947ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y9.CQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X138Y4.A3      net (fanout=3)        0.998   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (0.859ns logic, 4.083ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.781 - 0.779)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y31.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X130Y15.A3     net (fanout=4)        1.699   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X130Y15.A      Tilo                  0.068   ftop/gbe0/wci_wslv_respF_q_0$D_IN<30>6
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y23.A5     net (fanout=8)        0.817   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y23.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D5     net (fanout=2)        0.444   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.903ns logic, 3.982ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.781 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X130Y15.A6     net (fanout=19)       1.524   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X130Y15.A      Tilo                  0.068   ftop/gbe0/wci_wslv_respF_q_0$D_IN<30>6
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y23.A5     net (fanout=8)        0.817   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y23.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D5     net (fanout=2)        0.444   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.903ns logic, 3.807ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.781 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y4.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X138Y4.B2      net (fanout=3)        0.487   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.927ns logic, 3.701ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.781 - 0.879)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X138Y4.A1      net (fanout=5)        0.630   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (0.903ns logic, 3.715ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.752 - 0.844)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y9.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B4      net (fanout=12)       0.954   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.971ns logic, 3.642ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.752 - 0.844)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y9.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B4      net (fanout=12)       0.954   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.971ns logic, 3.642ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.752 - 0.844)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y9.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B4      net (fanout=12)       0.954   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.971ns logic, 3.642ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.752 - 0.844)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y9.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B4      net (fanout=12)       0.954   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.971ns logic, 3.642ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.824 - 0.749)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y37.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X149Y7.A3      net (fanout=14)       3.463   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X149Y7.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X148Y8.BI      net (fanout=1)        0.377   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X148Y8.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.882ns logic, 3.840ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.752 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y4.B5      net (fanout=19)       0.815   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.971ns logic, 3.503ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.752 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y4.B5      net (fanout=19)       0.815   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.971ns logic, 3.503ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.752 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y4.B5      net (fanout=19)       0.815   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.971ns logic, 3.503ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.752 - 0.889)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X138Y4.B5      net (fanout=19)       0.815   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X118Y22.A3     net (fanout=2)        0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X118Y22.A      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<11>
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X119Y20.CE     net (fanout=1)        0.361   ftop/gbe0/gmac/_n0450_inv
    SLICE_X119Y20.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.971ns logic, 3.503ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.781 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y4.CQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X138Y4.A4      net (fanout=3)        0.543   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (0.859ns logic, 3.628ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.781 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y4.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X138Y4.B3      net (fanout=2)        0.343   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X138Y4.B       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X138Y4.A6      net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X138Y4.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_fullD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C3     net (fanout=44)       1.725   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X119Y21.C      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X119Y21.D3     net (fanout=2)        0.338   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X119Y21.D      Tilo                  0.068   ftop/gbe0/mdi_rWriteData<15>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X129Y9.CE      net (fanout=1)        1.022   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X129Y9.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (0.927ns logic, 3.557ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.425 - 0.388)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_29 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    SLICE_X152Y2.C6      net (fanout=15)       0.117   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
    SLICE_X152Y2.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.022ns logic, 0.117ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y6.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X142Y5.CX      net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X142Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y6.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X142Y5.BX      net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X142Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X142Y5.AX      net (fanout=1)        0.093   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X142Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxAPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y4.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X138Y5.A6      net (fanout=3)        0.097   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X138Y5.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxAPipe$D_IN51
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y6.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X142Y5.DX      net (fanout=1)        0.093   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X142Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y4.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X142Y4.D6      net (fanout=6)        0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X142Y4.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_11453_o17_F
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_11453_o17
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.066ns logic, 0.055ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y6.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X148Y5.CX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X148Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y6.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X148Y5.BX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X148Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y6.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X148Y5.DX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X148Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X148Y5.AX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X148Y5.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y20.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X119Y20.C5     net (fanout=3)        0.071   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X119Y20.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y2.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X142Y2.C5      net (fanout=6)        0.077   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X142Y2.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y20.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X119Y20.A5     net (fanout=5)        0.081   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X119Y20.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<0>11_INV_0
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.043ns logic, 0.081ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y4.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X148Y4.AX      net (fanout=1)        0.099   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X148Y4.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.026ns logic, 0.099ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y2.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X142Y2.A5      net (fanout=6)        0.087   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X142Y2.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1[0]_INV_3932_o1_INV_0
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y20.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X119Y20.D5     net (fanout=5)        0.087   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X119Y20.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.041ns logic, 0.087ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y2.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X142Y2.D5      net (fanout=6)        0.091   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X142Y2.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.425 - 0.386)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_11 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y4.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    SLICE_X154Y4.A5      net (fanout=2)        0.126   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
    SLICE_X154Y4.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.043ns logic, 0.126ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_29 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    SLICE_X154Y2.D5      net (fanout=15)       0.096   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
    SLICE_X154Y2.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X148Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X148Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X148Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X148Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7025 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.138ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.610 - 1.674)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y36.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst$OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X124Y43.A5     net (fanout=4)        0.785   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X124Y43.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y71.SR      net (fanout=11)       3.156   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y71.CLK     Tosrck                0.693   gmii_txd_7_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.098ns logic, 3.941ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.975 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X153Y28.A2     net (fanout=39)       0.912   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (0.682ns logic, 4.351ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.610 - 1.674)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y36.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst$OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X124Y43.A5     net (fanout=4)        0.785   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X124Y43.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y70.SR      net (fanout=11)       3.038   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y70.CLK     Tosrck                0.693   gmii_txd_6_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_6
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.098ns logic, 3.823ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.975 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X153Y28.A3     net (fanout=33)       0.781   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.682ns logic, 4.220ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.081 - 0.104)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X153Y28.A2     net (fanout=39)       0.912   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X157Y21.D1     net (fanout=14)       1.143   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X157Y21.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.C6     net (fanout=1)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (0.682ns logic, 4.231ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.975 - 1.043)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y28.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X153Y28.A1     net (fanout=6)        0.737   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.682ns logic, 4.176ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.975 - 1.029)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y32.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    SLICE_X150Y28.B2     net (fanout=11)       1.331   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.658ns logic, 4.158ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.610 - 1.674)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y36.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst$OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X124Y43.A5     net (fanout=4)        0.785   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X124Y43.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y69.SR      net (fanout=11)       2.917   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y69.CLK     Tosrck                0.693   gmii_txd_5_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.098ns logic, 3.702ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.975 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y24.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X153Y28.A6     net (fanout=28)       0.630   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (0.682ns logic, 4.069ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.081 - 0.104)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X153Y28.A3     net (fanout=33)       0.781   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X157Y21.D1     net (fanout=14)       1.143   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X157Y21.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.C6     net (fanout=1)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (0.682ns logic, 4.100ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.973 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X153Y28.A2     net (fanout=39)       0.912   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X149Y31.D2     net (fanout=11)       0.752   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X149Y31.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data51
    SLICE_X158Y21.B1     net (fanout=14)       1.333   ftop/gbe0/gmac/txRS_crc$add_data<4>
    SLICE_X158Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (0.639ns logic, 4.087ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y28.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X153Y28.A1     net (fanout=6)        0.737   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X157Y21.D1     net (fanout=14)       1.143   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X157Y21.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.C6     net (fanout=1)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (0.682ns logic, 4.056ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.975 - 1.044)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y30.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X153Y28.A4     net (fanout=1)        0.528   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (0.726ns logic, 3.967ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.973 - 1.029)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y32.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    SLICE_X150Y28.B2     net (fanout=11)       1.331   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X157Y21.D1     net (fanout=14)       1.143   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X157Y21.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.C6     net (fanout=1)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.658ns logic, 4.038ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.610 - 1.674)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y36.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst$OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X124Y43.A5     net (fanout=4)        0.785   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X124Y43.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y68.SR      net (fanout=11)       2.796   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y68.CLK     Tosrck                0.693   gmii_txd_4_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_4
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (1.098ns logic, 3.581ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.975 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X153Y28.A2     net (fanout=39)       0.912   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X149Y31.D2     net (fanout=11)       0.752   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X149Y31.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data51
    SLICE_X160Y21.B2     net (fanout=14)       1.226   ftop/gbe0/gmac/txRS_crc$add_data<4>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.682ns logic, 3.976ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.973 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y24.DQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X153Y28.A6     net (fanout=28)       0.630   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X157Y21.D1     net (fanout=14)       1.143   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X157Y21.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.C6     net (fanout=1)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X157Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.682ns logic, 3.949ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.975 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.AQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X153Y28.A5     net (fanout=36)       0.504   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y16.A3     net (fanout=11)       1.454   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y16.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data61
    SLICE_X160Y21.B1     net (fanout=14)       0.899   ftop/gbe0/gmac/txRS_crc$add_data<5>
    SLICE_X160Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.A2     net (fanout=1)        0.474   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X160Y21.CLK    Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (0.682ns logic, 3.943ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.973 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X153Y28.A2     net (fanout=39)       0.912   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X160Y19.A3     net (fanout=11)       1.321   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X160Y19.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data71
    SLICE_X158Y21.B3     net (fanout=14)       0.660   ftop/gbe0/gmac/txRS_crc$add_data<6>
    SLICE_X158Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (0.639ns logic, 3.983ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.973 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y24.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X153Y28.A3     net (fanout=33)       0.781   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X153Y28.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X150Y28.B1     net (fanout=21)       0.612   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X150Y28.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X149Y31.D2     net (fanout=11)       0.752   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X149Y31.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dD_OUT<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data51
    SLICE_X158Y21.B1     net (fanout=14)       1.333   ftop/gbe0/gmac/txRS_crc$add_data<4>
    SLICE_X158Y21.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.A2     net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X158Y21.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.639ns logic, 3.956ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y31.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X154Y32.AX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X154Y32.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y31.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X154Y32.DX     net (fanout=1)        0.096   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X154Y32.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y31.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X154Y32.BX     net (fanout=1)        0.097   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X154Y32.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y30.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X161Y30.A5     net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X161Y30.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y32.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X141Y32.C5     net (fanout=10)       0.075   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X141Y32.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y32.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X140Y32.C5     net (fanout=5)        0.081   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X140Y32.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.039ns logic, 0.081ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.479 - 0.443)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_13 to ftop/gbe0/gmac/txRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y21.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    SLICE_X155Y22.C5     net (fanout=2)        0.116   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
    SLICE_X155Y22.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<21>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.042ns logic, 0.116ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_28 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y22.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    SLICE_X160Y22.D5     net (fanout=16)       0.082   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
    SLICE_X160Y22.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y16.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X160Y16.B5     net (fanout=16)       0.083   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X160Y16.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.041ns logic, 0.083ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y29.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X150Y29.C5     net (fanout=3)        0.083   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X150Y29.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.042ns logic, 0.083ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y23.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X159Y24.DX     net (fanout=1)        0.098   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X159Y24.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y32.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X140Y32.D5     net (fanout=7)        0.091   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X140Y32.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y30.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X161Y30.A6     net (fanout=4)        0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X161Y30.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.043ns logic, 0.098ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y30.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X160Y30.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X160Y30.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y29.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X150Y29.D5     net (fanout=5)        0.091   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X150Y29.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y30.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X160Y30.C5     net (fanout=5)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X160Y30.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.042ns logic, 0.091ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.479 - 0.446)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y22.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_23
    SLICE_X158Y22.B4     net (fanout=2)        0.147   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
    SLICE_X158Y22.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.021ns logic, 0.147ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y30.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X160Y30.A5     net (fanout=6)        0.093   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X160Y30.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_3954_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.043ns logic, 0.093ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y30.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X161Y30.B4     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X161Y30.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y30.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X160Y30.AX     net (fanout=2)        0.153   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X160Y30.CLK    Tckdi       (-Th)     0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (-0.004ns logic, 0.153ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X104Y38.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X105Y38.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst$OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X133Y36.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst$OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X133Y36.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X150Y23.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X154Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X154Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X154Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60249 paths analyzed, 21350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.981ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.550 - 1.761)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y197.CQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2
    SLICE_X87Y153.D1     net (fanout=80)       3.404   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<2>
    SLICE_X87Y153.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o13
    SLICE_X85Y153.C5     net (fanout=1)        0.417   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o12
    SLICE_X85Y153.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<8>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o14
    SLICE_X86Y153.CX     net (fanout=1)        0.384   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[5]_wrdata_en_r3_Mux_24_o
    SLICE_X86Y153.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.507ns logic, 4.205ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 0)
  Clock Path Skew:      -0.326ns (1.520 - 1.846)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y206.DQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
    SLICE_X64Y139.SR     net (fanout=72)       3.755   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
    SLICE_X64Y139.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyce_rsync<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.792ns logic, 3.755ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 0)
  Clock Path Skew:      -0.326ns (1.520 - 1.846)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y206.DQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
    SLICE_X64Y139.SR     net (fanout=72)       3.755   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
    SLICE_X64Y139.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyce_rsync<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.792ns logic, 3.755ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.982 - 1.096)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y189.DQ     Tcko                  0.381   ftop/dram0/memc_memc$phy_init_done
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete
    SLICE_X149Y196.C6    net (fanout=36)       3.293   ftop/dram0/memc_memc$phy_init_done
    SLICE_X149Y196.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_maint_prescaler.maint_prescaler_tick_ns_OR_5345_o2
    SLICE_X149Y196.SR    net (fanout=2)        0.472   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_maint_prescaler.maint_prescaler_tick_ns_OR_5345_o
    SLICE_X149Y196.CLK   Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (0.962ns logic, 3.765ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.982 - 1.096)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y189.DQ     Tcko                  0.381   ftop/dram0/memc_memc$phy_init_done
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete
    SLICE_X149Y196.C6    net (fanout=36)       3.293   ftop/dram0/memc_memc$phy_init_done
    SLICE_X149Y196.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_maint_prescaler.maint_prescaler_tick_ns_OR_5345_o2
    SLICE_X149Y196.SR    net (fanout=2)        0.472   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/dfi_init_complete_maint_prescaler.maint_prescaler_tick_ns_OR_5345_o
    SLICE_X149Y196.CLK   Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (0.962ns logic, 3.765ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.532 - 1.759)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y197.CQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X71Y147.B6     net (fanout=80)       3.116   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X71Y147.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X70Y147.D4     net (fanout=1)        0.396   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o1
    SLICE_X70Y147.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o12
    SLICE_X70Y147.C6     net (fanout=1)        0.121   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o11
    SLICE_X70Y147.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_71_o14
    SLICE_X71Y147.BX     net (fanout=1)        0.399   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_71_o
    SLICE_X71Y147.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_7
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (0.575ns logic, 4.032ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.199ns (1.531 - 1.730)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y159.C6     net (fanout=10)       1.700   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y159.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y156.A6     net (fanout=8)        0.554   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_3
    SLICE_X65Y156.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X71Y145.B5     net (fanout=9)        1.493   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4
    SLICE_X71Y145.CLK    Tas                   0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_4_rt
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.587ns logic, 4.006ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X27Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X27Y204.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.122ns logic, 3.601ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X27Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X27Y204.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.122ns logic, 3.601ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X27Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X27Y204.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.122ns logic, 3.601ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X27Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X27Y204.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.122ns logic, 3.601ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (1.657 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C6     net (fanout=10)       1.736   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X78Y208.D3     net (fanout=8)        0.356   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X78Y208.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X78Y213.C6     net (fanout=8)        0.511   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X78Y213.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_cs_n1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X85Y208.SR     net (fanout=9)        0.837   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X85Y208.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<104>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.122ns logic, 3.699ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.535 - 1.756)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y189.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[27].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y164.B4     net (fanout=347)      1.893   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y164.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X69Y151.C5     net (fanout=24)       1.386   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X69Y151.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<26>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o12
    SLICE_X69Y151.B6     net (fanout=1)        0.349   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o11
    SLICE_X69Y151.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<26>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o14
    SLICE_X68Y151.CX     net (fanout=1)        0.371   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_62_o
    SLICE_X68Y151.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_6
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.556ns logic, 3.999ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (1.550 - 1.761)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y197.CQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2
    SLICE_X85Y165.B5     net (fanout=80)       2.665   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<2>
    SLICE_X85Y165.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<12>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r2_Mux_25_o11
    SLICE_X85Y165.A2     net (fanout=1)        0.465   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r2_Mux_25_o1
    SLICE_X85Y165.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<12>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r2_Mux_25_o12
    SLICE_X86Y153.DX     net (fanout=1)        0.899   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[5]_wrdata_en_r2_Mux_25_o
    SLICE_X86Y153.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (0.507ns logic, 4.029ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.660 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C6     net (fanout=10)       1.736   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X78Y208.D3     net (fanout=8)        0.356   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X78Y208.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X78Y213.C6     net (fanout=8)        0.511   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
    SLICE_X78Y213.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_cs_n1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X86Y204.SR     net (fanout=9)        0.803   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_1
    SLICE_X86Y204.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_1
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.122ns logic, 3.665ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X26Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X26Y204.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.064ns logic, 3.601ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X26Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X26Y204.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.064ns logic, 3.601ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X26Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X26Y204.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.064ns logic, 3.601ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (1.552 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B5     net (fanout=10)       0.319   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X62Y193.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C6     net (fanout=10)       1.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X42Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D6     net (fanout=10)       0.861   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_12
    SLICE_X32Y200.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_01
    SLICE_X26Y204.SR     net (fanout=4)        0.750   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
    SLICE_X26Y204.CLK    Tsrck                 0.455   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.064ns logic, 3.601ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (1.650 - 1.615)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y191.CQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y193.A6     net (fanout=45)       0.259   ftop/dram0/memc_memc/rst
    SLICE_X62Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C6     net (fanout=10)       1.736   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X78Y208.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_9
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X85Y205.D6     net (fanout=8)        0.579   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X85Y205.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_6
    SLICE_X85Y215.SR     net (fanout=6)        1.128   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rst_6
    SLICE_X85Y215.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_reset_done_r
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.054ns logic, 3.702ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_2 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_2 to ftop/dram0/lrespF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y159.CQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_2
    SLICE_X67Y160.CX     net (fanout=3)        0.103   ftop/dram0/lrespF/sGEnqPtr1<2>
    SLICE_X67Y160.CLK    Tckdi       (-Th)     0.076   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_1 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_1 to ftop/dram0/lrespF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y159.BQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_1
    SLICE_X67Y160.BX     net (fanout=3)        0.105   ftop/dram0/lrespF/sGEnqPtr1<1>
    SLICE_X67Y160.CLK    Tckdi       (-Th)     0.076   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_24 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.754 - 0.644)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_24 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y199.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<25>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_24
    SLICE_X123Y200.D6    net (fanout=1)        0.091   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<24>
    SLICE_X123Y200.CLK   Tah         (-Th)     0.057   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_row_r<37>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/row<11>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_11
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y191.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<163>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160
    SLICE_X102Y191.AI    net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<160>
    SLICE_X102Y191.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<157>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[26].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_20 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_20 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y196.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<22>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_20
    SLICE_X120Y196.D6    net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<20>
    SLICE_X120Y196.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_row_r<46>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/row<7>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_7
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_11 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_11 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y195.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_11
    SLICE_X24Y195.B6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_11
    SLICE_X24Y195.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_266_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall0_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_2 (FF)
  Destination:          ftop/dram0/lrespF/sNotFullReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_2 to ftop/dram0/lrespF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y159.CQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_2
    SLICE_X66Y160.C5     net (fanout=3)        0.127   ftop/dram0/lrespF/sGEnqPtr1<2>
    SLICE_X66Y160.CLK    Tah         (-Th)     0.056   ftop/dram0/lrespF$sFULL_N
                                                       ftop/dram0/lrespF/sNextNotFull_sFutureNotFull_MUX_6707_o
                                                       ftop/dram0/lrespF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.042ns logic, 0.127ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y176.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    SLICE_X10Y176.D6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    SLICE_X10Y176.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_321_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y176.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
    SLICE_X10Y176.B6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
    SLICE_X10Y176.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_303_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y196.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_1
    SLICE_X126Y196.B6    net (fanout=3)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<1>
    SLICE_X126Y196.CLK   Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_ns<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_rd_data0/strict_mode.rd_data_buf_addr_r_lcl_2
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem9_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.532 - 0.494)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem9_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y160.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X68Y161.D1     net (fanout=23)       0.280   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X68Y161.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<53>
                                                       ftop/dram0/lrespF/Mram_fifoMem9_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_0 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_0 to ftop/dram0/lrespF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y159.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_0
    SLICE_X67Y160.AX     net (fanout=4)        0.157   ftop/dram0/lrespF/sGEnqPtr1<0>
    SLICE_X67Y160.CLK    Tckdi       (-Th)     0.076   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.022ns logic, 0.157ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.802 - 0.694)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y199.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2
    SLICE_X75Y200.A6     net (fanout=29)       0.133   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wl_state_r_FSM_FFd2
    SLICE_X75Y200.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/_n1293
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_7
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.043ns logic, 0.133ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMA_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMB/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMB/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMB_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMB_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMC/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMC/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMC_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMC_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMD/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMD/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMD_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<125>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem21_RAMD_D1/CLK
  Location pin: SLICE_X56Y152.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X56Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X56Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X56Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X56Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.022ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X100Y48.DX     net (fanout=1)        0.876   gmii_rxd_7_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.364ns logic, 0.876ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.725ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.796ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X100Y48.DX     net (fanout=1)        1.295   gmii_rxd_7_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.501ns logic, 1.295ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.049ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X100Y48.CX     net (fanout=1)        0.844   gmii_rxd_6_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.369ns logic, 0.844ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.752ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X100Y48.CX     net (fanout=1)        1.248   gmii_rxd_6_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.504ns logic, 1.248ns route)
                                                       (28.8% logic, 71.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.088ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X100Y48.BX     net (fanout=1)        0.789   gmii_rxd_5_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.385ns logic, 0.789ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X100Y48.BX     net (fanout=1)        1.189   gmii_rxd_5_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.518ns logic, 1.189ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.149ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X100Y48.AX     net (fanout=1)        0.685   gmii_rxd_4_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.428ns logic, 0.685ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X100Y48.AX     net (fanout=1)        1.005   gmii_rxd_4_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.555ns logic, 1.005ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=44)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.076ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X102Y42.DX     net (fanout=1)        0.761   gmii_rxd_3_IBUF
    SLICE_X102Y42.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.430ns logic, 0.761ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.377   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.774ns logic, 0.518ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.638ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Clock Path Delay:     2.556ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X102Y42.DX     net (fanout=1)        1.162   gmii_rxd_3_IBUF
    SLICE_X102Y42.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.557ns logic, 1.162ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.945   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.227ns logic, 1.329ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.135ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X102Y42.CX     net (fanout=1)        0.762   gmii_rxd_2_IBUF
    SLICE_X102Y42.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.370ns logic, 0.762ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.377   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.774ns logic, 0.518ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Delay:     2.556ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X102Y42.CX     net (fanout=1)        1.128   gmii_rxd_2_IBUF
    SLICE_X102Y42.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.505ns logic, 1.128ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.945   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.227ns logic, 1.329ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.148ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X102Y42.BX     net (fanout=1)        0.743   gmii_rxd_1_IBUF
    SLICE_X102Y42.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.376ns logic, 0.743ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.377   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.774ns logic, 0.518ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.537ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Delay:     2.556ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X102Y42.BX     net (fanout=1)        1.108   gmii_rxd_1_IBUF
    SLICE_X102Y42.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.510ns logic, 1.108ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.945   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.227ns logic, 1.329ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.130ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X102Y42.AX     net (fanout=1)        0.707   gmii_rxd_0_IBUF
    SLICE_X102Y42.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.430ns logic, 0.707ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.377   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.774ns logic, 0.518ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Delay:     2.556ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X102Y42.AX     net (fanout=1)        1.036   gmii_rxd_0_IBUF
    SLICE_X102Y42.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.557ns logic, 1.036ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y42.CLK    net (fanout=44)       0.945   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.227ns logic, 1.329ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.096ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Clock Path Delay:     1.352ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X108Y31.DX     net (fanout=1)        1.003   gmii_rx_dv_IBUF
    SLICE_X108Y31.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.420ns logic, 1.003ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X108Y31.CLK    net (fanout=44)       0.437   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.774ns logic, 0.578ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.894ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     2.632ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X108Y31.DX     net (fanout=1)        1.503   gmii_rx_dv_IBUF
    SLICE_X108Y31.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.548ns logic, 1.503ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X108Y31.CLK    net (fanout=44)       1.021   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.227ns logic, 1.405ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.172ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Clock Path Delay:     1.334ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X101Y37.DX     net (fanout=1)        0.740   gmii_rx_er_IBUF
    SLICE_X101Y37.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.397ns logic, 0.740ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X101Y37.CLK    net (fanout=44)       0.419   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.774ns logic, 0.560ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.528ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Clock Path Delay:     2.602ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X101Y37.DX     net (fanout=1)        1.105   gmii_rx_er_IBUF
    SLICE_X101Y37.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.550ns logic, 1.105ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X101Y37.CLK    net (fanout=44)       0.991   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.227ns logic, 1.375ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.981ns|            0|            0|        91979|        60249|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.981ns|          N/A|            0|            0|        60249|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            0|            0|      5016629|
| TS_CLK_125                    |      8.000ns|      7.966ns|          N/A|            0|            0|      4996028|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20601|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.096(R)|      FAST  |    0.606(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.172(R)|      FAST  |    0.972(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.130(R)|      FAST  |    0.988(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.148(R)|      FAST  |    0.963(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.135(R)|      FAST  |    0.948(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.076(R)|      FAST  |    0.862(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.149(R)|      FAST  |    1.011(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.088(R)|      FAST  |    0.864(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.049(R)|      FAST  |    0.819(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.022(R)|      FAST  |    0.775(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.258|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.981|         |         |         |
sys0_clkp      |    4.981|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.981|         |         |         |
sys0_clkp      |    4.981|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.138|         |         |         |
sys1_clkp      |    5.138|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.138|         |         |         |
sys1_clkp      |    5.138|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.753; Ideal Clock Offset To Actual Clock 0.602; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.022(R)|      FAST  |    0.775(R)|      SLOW  |    0.522|    1.725|       -0.602|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.022|         -  |       0.775|         -  |    0.522|    1.725|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.770; Ideal Clock Offset To Actual Clock 0.566; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.049(R)|      FAST  |    0.819(R)|      SLOW  |    0.549|    1.681|       -0.566|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.049|         -  |       0.819|         -  |    0.549|    1.681|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.776; Ideal Clock Offset To Actual Clock 0.524; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.088(R)|      FAST  |    0.864(R)|      SLOW  |    0.588|    1.636|       -0.524|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.088|         -  |       0.864|         -  |    0.588|    1.636|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.862; Ideal Clock Offset To Actual Clock 0.420; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.149(R)|      FAST  |    1.011(R)|      SLOW  |    0.649|    1.489|       -0.420|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.149|         -  |       1.011|         -  |    0.649|    1.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.786; Ideal Clock Offset To Actual Clock 0.531; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.076(R)|      FAST  |    0.862(R)|      SLOW  |    0.576|    1.638|       -0.531|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.076|         -  |       0.862|         -  |    0.576|    1.638|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.813; Ideal Clock Offset To Actual Clock 0.459; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.135(R)|      FAST  |    0.948(R)|      SLOW  |    0.635|    1.552|       -0.459|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.135|         -  |       0.948|         -  |    0.635|    1.552|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.815; Ideal Clock Offset To Actual Clock 0.444; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.148(R)|      FAST  |    0.963(R)|      SLOW  |    0.648|    1.537|       -0.444|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.148|         -  |       0.963|         -  |    0.648|    1.537|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.858; Ideal Clock Offset To Actual Clock 0.441; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.130(R)|      FAST  |    0.988(R)|      SLOW  |    0.630|    1.512|       -0.441|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.130|         -  |       0.988|         -  |    0.630|    1.512|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.702; Ideal Clock Offset To Actual Clock 0.745; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    0.096(R)|      FAST  |    0.606(R)|      SLOW  |    0.404|    1.894|       -0.745|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.096|         -  |       0.606|         -  |    0.404|    1.894|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.800; Ideal Clock Offset To Actual Clock 0.428; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.172(R)|      FAST  |    0.972(R)|      SLOW  |    0.672|    1.528|       -0.428|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.172|         -  |       0.972|         -  |    0.672|    1.528|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5178441 paths, 0 nets, and 204417 connections

Design statistics:
   Minimum period:   7.966ns{1}   (Maximum frequency: 125.534MHz)
   Minimum input required time before clock:   0.096ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 23 16:30:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1614 MB



