URL: http://kabuki.eecs.berkeley.edu/~neff/ps_files/CICC95.lowres.ps
Refering-URL: http://kabuki.eecs.berkeley.edu/papers.html
Root-URL: 
Title: A Module Generator for High Speed CMOS Current Output Digital/Analog Converters  
Author: Robert R. Neff, Paul R. Gray, and Alberto Sangiovanni-Vincentelli 
Address: Berkeley  
Affiliation: Electrical Engineering and Computer Sciences University of California,  
Abstract: This paper presents a module generator for Digital/Analog Converter (DAC) circuits. A combination of circuit simulation and DAC design equations is used to estimate performance. A new constrained optimization method is used to determine design variable values. The layout is cr eated using stretching and tiling operations on a set of primitive cells. Close coupling of optimization and layout allows accurate incorporation of layout parasitics in optimization. Prototypes have been demonstrated for an 8-bit, 100-MHz specification, driving a 37.5-ohm video load, and a static 10-bit specification, driving a 4mA full-scale output current. Both designs use a 5-V supply in a standard 1.2 mm CMOS process. 1 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> G. Jusuf, P.R. Gray, and A.Sangiovanni-Vincentelli, </author> <title> CADICS - Cyclic Analog-to-Digital Converter Synthesis. </title> <booktitle> Proc. </booktitle> <address> ICCAD, </address> <month> Nov. </month> <year> 1990, </year> <pages> pp. 286-289. </pages>
Reference: 2. <author> H.C. Chang, E. Liu, R. Neff, et al, </author> <title> Top-Down, Constraint-Driven design methodology based Generation of Interpolative Current Source D/A Converters, </title> <booktitle> Proc. </booktitle> <address> CICC, </address> <month> May, </month> <year> 1994, </year> <pages> pp. </pages> <month> 15.5.1-4. </month>
Reference: 3. <author> W. Nye et al, DELIGHT.SPICE: </author> <title> An Optimization-Based System for the Design of Integrated Circuits, </title> <journal> IEEE Trans. CAD, </journal> <volume> 7(4), </volume> <month> April </month> <year> 1988. </year>
Reference: 4. <author> P.C. Maulik, L. R. Carly, and R. A. Rutenbar, </author> <title> A MINLP Approach to Analog Circuit Synthesis. </title> <booktitle> Proc. DAC, </booktitle> <month> June, </month> <year> 1992, </year> <pages> pp. 698-703. </pages>
Reference: 5. <author> M.A. </author> <title> Duran and I.E. Grossmann, An Outer-Approx. Algorithm for a Class of MINLPs. </title> <journal> Mathematical Programming, </journal> <volume> 36 </volume> <pages> 307-339, </pages> <year> 1986. </year>
Reference: 6. <author> D.G. Luenberger, </author> <title> Linear and Nonlinear Programming, </title> <publisher> Addison-Wes-ley Publishing Co., </publisher> <editor> 2nd Ed., </editor> <year> 1984. </year>
Reference: 7. <author> B.A. Murtagh and M.A. Saunders, </author> <title> MINOS 5.1 Users Guide, </title> <type> Technical Report SOL 83-20R, </type> <institution> Stanford University, </institution> <month> Dec. </month> <year> 1983, </year> <note> rev. </note> <month> Jan. 87. </month>
Reference: 8. <author> V. W-K Shen, and D. A. Hodges, </author> <title> A 60ns Glitch Free NMOS DAC, </title> <booktitle> in ISSCC Dig. of Tech. Papers, </booktitle> <year> 1983. </year>
Reference: 9. <author> Y. Nakamura, T. Miki, et al, </author> <title> A 10-b 70-MS/s CMOS D/A Converter, </title> <journal> IEEE JSSC, </journal> <volume> vol. SC-26, </volume> <pages> pp 637-642, </pages> <month> April </month> <year> 1991. </year>
Reference: 10. <author> L. Letham, B.K. Ahuja, et al., </author> <title> A High-Performance CMOS 70-MHz Palette/DAC, </title> <journal> IEEE JSSC, </journal> <volume> SC-22(6), </volume> <month> December </month> <year> 1987, </year> <pages> pp. 1041-47. </pages>
Reference: 11. <author> M.J.M. Pelgrom, A. Duinmaijer, and A. Welbers, </author> <title> Matching Properties of MOS Transistors, </title> <journal> IEEE JSSC, </journal> <volume> SC-24(5), </volume> <month> Oct. </month> <year> 1989, </year> <pages> pp. 1433-40. </pages> <note> DNL(lsb) Code -0.10 0.10 0 255 0.2 0.6 0 255Code INL (lsb) 0 2 4 0 20Time (ns) V out (mV) 100 300 0 10Time </note>
References-found: 11

