module vector_multiplication_unit

import dragonfang_pkg::*;

(
	input 	logic	 			clock,
	input 	logic 				reset_n,
	input 	execution_vector_t 	execution_vector,
	input 	logic [63:0] 		source_vector_0,
	input 	logic [63:0] 		source_vector_1,
	
	output 	logic [63:0]	 	target_vector_low,
	output 	logic [63:0]		target_vector_high
);

	logic [63:0] 		source_vector_0_ff_0;
	logic [63:0] 		source_vector_1_ff_0;
	execution_vector_t 	execution_vector_ff_0;

	logic [63:0]		target_vector_low_bus;
	logic [63:0]		target_vector_high_bus;
	logic [127:0]		target_vector_complete_bus;
	
	// Manage inter-stage flip-flop's.
	always_ff @ (posedge clock, negedge reset_n)
		if (!reset_n)
			begin
				source_vector_0_ff_0 	= '0;
				source_vector_1_ff_0 	= '0;
				execution_vector_ff_0 	= '0;
				
				target_vector_low		= '0;
				target_vector_high		= '0;
			end
			
		else
			begin
				source_vector_0_ff_0 	= source_vector_0;
				source_vector_1_ff_0 	= source_vector_1;
				execution_vector_ff_0 	= execution_vector;
				
				target_vector_low		= target_vector_low_bus;
				target_vector_high		= target_vector_high_bus;
			end

	// Manage product according to bit_mode and sign_mode settings.
	always_comb
		case (execution_vector_ff_0.bit_mode)
			ENABLED_64BIT_MODE : 	// 64
				case (execution_vector_ff_0.sign_mode)
					ENABLED_UNSIGNED_UNSIGNED_MODE 	: target_vector_complete_bus = $unsigned(source_vector_0_ff_0) 	* $unsigned(source_vector_1_ff_0);
					ENABLED_SIGNED_UNSIGNED_MODE 	: target_vector_complete_bus = $signed(source_vector_0_ff_0) 	* $unsigned(source_vector_1_ff_0);
					ENABLED_SIGNED_SIGNED_MODE 		: target_vector_complete_bus = $signed(source_vector_0_ff_0) 	* $signed(source_vector_1_ff_0);
					
					default : target_vector_complete_bus = '0;
				endcase

			ENABLED_32BIT_MODE : 	// 32
				case (execution_vector_ff_0.sign_mode)
					ENABLED_UNSIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[63:0] 	= $unsigned(source_vector_0_ff_0[31:0]) 	* $unsigned(source_vector_1_ff_0[31:0]);
							target_vector_complete_bus[127:64] 	= $unsigned(source_vector_0_ff_0[63:32]) 	* $unsigned(source_vector_1_ff_0[63:32]);
						end
					
					ENABLED_SIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[63:0] 	= $signed(source_vector_0_ff_0[31:0]) 	* $unsigned(source_vector_1_ff_0[31:0]);
							target_vector_complete_bus[127:64] 	= $signed(source_vector_0_ff_0[63:32]) 	* $unsigned(source_vector_1_ff_0[63:32]);
						end
					
					ENABLED_SIGNED_SIGNED_MODE :
						begin
							target_vector_complete_bus[63:0] 	= $signed(source_vector_0_ff_0[31:0]) 	* $signed(source_vector_1_ff_0[31:0]);
							target_vector_complete_bus[127:64] 	= $signed(source_vector_0_ff_0[63:32]) 	* $signed(source_vector_1_ff_0[63:32]);
						end
					
					default :
						begin
							target_vector_complete_bus[63:0] 	= '0;
							target_vector_complete_bus[127:64] 	= '0;
						end
				endcase

			ENABLED_16BIT_MODE : 	// 16
				case (execution_vector_ff_0.sign_mode)
					ENABLED_UNSIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[31:0] 	= $unsigned(source_vector_0_ff_0[15:0]) 	* $unsigned(source_vector_1_ff_0[15:0]);
							target_vector_complete_bus[63:32] 	= $unsigned(source_vector_0_ff_0[31:16]) 	* $unsigned(source_vector_1_ff_0[31:16]);
							target_vector_complete_bus[95:64] 	= $unsigned(source_vector_0_ff_0[47:32]) 	* $unsigned(source_vector_1_ff_0[47:32]);
							target_vector_complete_bus[127:96] 	= $unsigned(source_vector_0_ff_0[63:48]) 	* $unsigned(source_vector_1_ff_0[63:48]);
						end
					
					ENABLED_SIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[31:0] 	= $signed(source_vector_0_ff_0[15:0]) 	* $unsigned(source_vector_1_ff_0[15:0]);
							target_vector_complete_bus[63:32] 	= $signed(source_vector_0_ff_0[31:16]) 	* $unsigned(source_vector_1_ff_0[31:16]);
							target_vector_complete_bus[95:64] 	= $signed(source_vector_0_ff_0[47:32]) 	* $unsigned(source_vector_1_ff_0[47:32]);
							target_vector_complete_bus[127:96] 	= $signed(source_vector_0_ff_0[63:48]) 	* $unsigned(source_vector_1_ff_0[63:48]);
						end
					
					ENABLED_SIGNED_SIGNED_MODE :
						begin
							target_vector_complete_bus[31:0] 	= $signed(source_vector_0_ff_0[15:0]) 	* $signed(source_vector_1_ff_0[15:0]);
							target_vector_complete_bus[63:32] 	= $signed(source_vector_0_ff_0[31:16]) 	* $signed(source_vector_1_ff_0[31:16]);
							target_vector_complete_bus[95:64] 	= $signed(source_vector_0_ff_0[47:32]) 	* $signed(source_vector_1_ff_0[47:32]);
							target_vector_complete_bus[127:96] 	= $signed(source_vector_0_ff_0[63:48]) 	* $signed(source_vector_1_ff_0[63:48]);
						end
					
					default :
						begin
							target_vector_complete_bus[31:0] 	= '0;
							target_vector_complete_bus[63:32] 	= '0;
							target_vector_complete_bus[95:64] 	= '0;
							target_vector_complete_bus[127:96] 	= '0;
						end
				endcase

			ENABLED_8BIT_MODE : 	// 8
				case (execution_vector_ff_0.sign_mode)
					ENABLED_UNSIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[15:0] 	= $unsigned(source_vector_0_ff_0[7:0]) 		* $unsigned(source_vector_1_ff_0[7:0]);
							target_vector_complete_bus[31:16] 	= $unsigned(source_vector_0_ff_0[15:8])		* $unsigned(source_vector_1_ff_0[15:8]);
							target_vector_complete_bus[47:32] 	= $unsigned(source_vector_0_ff_0[23:16]) 	* $unsigned(source_vector_1_ff_0[23:16]);
							target_vector_complete_bus[63:48] 	= $unsigned(source_vector_0_ff_0[31:24]) 	* $unsigned(source_vector_1_ff_0[31:24]);
							target_vector_complete_bus[79:64] 	= $unsigned(source_vector_0_ff_0[39:32]) 	* $unsigned(source_vector_1_ff_0[39:32]);
							target_vector_complete_bus[95:80] 	= $unsigned(source_vector_0_ff_0[47:40]) 	* $unsigned(source_vector_1_ff_0[47:40]);
							target_vector_complete_bus[111:96] 	= $unsigned(source_vector_0_ff_0[55:48]) 	* $unsigned(source_vector_1_ff_0[55:48]);
							target_vector_complete_bus[127:112] = $unsigned(source_vector_0_ff_0[63:56]) 	* $unsigned(source_vector_1_ff_0[63:56]);
						end
					
					ENABLED_SIGNED_UNSIGNED_MODE :
						begin
							target_vector_complete_bus[15:0] 	= $signed(source_vector_0_ff_0[7:0]) 	* $unsigned(source_vector_1_ff_0[7:0]);
							target_vector_complete_bus[31:16] 	= $signed(source_vector_0_ff_0[15:8])	* $unsigned(source_vector_1_ff_0[15:8]);
							target_vector_complete_bus[47:32] 	= $signed(source_vector_0_ff_0[23:16]) 	* $unsigned(source_vector_1_ff_0[23:16]);
							target_vector_complete_bus[63:48] 	= $signed(source_vector_0_ff_0[31:24]) 	* $unsigned(source_vector_1_ff_0[31:24]);
							target_vector_complete_bus[79:64] 	= $signed(source_vector_0_ff_0[39:32]) 	* $unsigned(source_vector_1_ff_0[39:32]);
							target_vector_complete_bus[95:80] 	= $signed(source_vector_0_ff_0[47:40]) 	* $unsigned(source_vector_1_ff_0[47:40]);
							target_vector_complete_bus[111:96] 	= $signed(source_vector_0_ff_0[55:48]) 	* $unsigned(source_vector_1_ff_0[55:48]);
							target_vector_complete_bus[127:112] = $signed(source_vector_0_ff_0[63:56]) 	* $unsigned(source_vector_1_ff_0[63:56]);
						end
					
					ENABLED_SIGNED_SIGNED_MODE :
						begin
							target_vector_complete_bus[15:0] 	= $signed(source_vector_0_ff_0[7:0]) 	* $signed(source_vector_1_ff_0[7:0]);
							target_vector_complete_bus[31:16] 	= $signed(source_vector_0_ff_0[15:8])	* $signed(source_vector_1_ff_0[15:8]);
							target_vector_complete_bus[47:32] 	= $signed(source_vector_0_ff_0[23:16]) 	* $signed(source_vector_1_ff_0[23:16]);
							target_vector_complete_bus[63:48] 	= $signed(source_vector_0_ff_0[31:24]) 	* $signed(source_vector_1_ff_0[31:24]);
							target_vector_complete_bus[79:64] 	= $signed(source_vector_0_ff_0[39:32]) 	* $signed(source_vector_1_ff_0[39:32]);
							target_vector_complete_bus[95:80] 	= $signed(source_vector_0_ff_0[47:40]) 	* $signed(source_vector_1_ff_0[47:40]);
							target_vector_complete_bus[111:96] 	= $signed(source_vector_0_ff_0[55:48]) 	* $signed(source_vector_1_ff_0[55:48]);
							target_vector_complete_bus[127:112] = $signed(source_vector_0_ff_0[63:56]) 	* $signed(source_vector_1_ff_0[63:56]);
						end
					
					default :
						begin
							target_vector_complete_bus[15:0] 	= '0;
							target_vector_complete_bus[31:16] 	= '0;
							target_vector_complete_bus[47:32] 	= '0;
							target_vector_complete_bus[63:48] 	= '0;
							target_vector_complete_bus[79:64] 	= '0;
							target_vector_complete_bus[95:80] 	= '0;
							target_vector_complete_bus[111:96] 	= '0;
							target_vector_complete_bus[127:112] = '0;
						end
				endcase
		endcase
	
	// Assign the high and low buses according to settings.
	always_comb
		if (execution_vector_ff_0.widening_mode == ENABLED_WIDENING_MODE) 	// If widening is enabled, deliver the whole product.
			begin
				target_vector_low_bus 	= target_vector_complete_bus[63:0];
				target_vector_high_bus 	= target_vector_complete_bus[127:64];
			end
			
		else
			if (execution_vector_ff_0.high_half_mode == ENABLED_HIGH_HALF_MODE) 	// If we want the higher half, deliver it through the lower target vector half.
				case (execution_vector_ff_0.bit_mode)
					ENABLED_64BIT_MODE : 	// 64
						begin
							target_vector_low_bus 	= target_vector_complete_bus[127:64];
							target_vector_high_bus 	= '0;
						end
					
					ENABLED_32BIT_MODE : 	// 32
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[127:96], target_vector_complete_bus[63:32]};
							target_vector_high_bus 	= '0;
						end
						
					ENABLED_16BIT_MODE : 	// 16
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[127:112], target_vector_complete_bus[95:80], 
														target_vector_complete_bus[63:48], target_vector_complete_bus[31:16]};
							target_vector_high_bus 	= '0;
						end
						
					ENABLED_8BIT_MODE : 	// 8
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[127:120], target_vector_complete_bus[111:104], 
														target_vector_complete_bus[95:88], target_vector_complete_bus[79:72],
														target_vector_complete_bus[63:56], target_vector_complete_bus[47:40],
														target_vector_complete_bus[31:24], target_vector_complete_bus[15:8]};
							target_vector_high_bus 	= '0;
						end
				endcase
			
			else
				case (execution_vector_ff_0.bit_mode)
					ENABLED_64BIT_MODE : 	// 64
						begin
							target_vector_low_bus 	= target_vector_complete_bus[63:0];
							target_vector_high_bus 	= '0;
						end
					
					ENABLED_32BIT_MODE : 	// 32
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[95:64], target_vector_complete_bus[31:0]};
							target_vector_high_bus 	= '0;
						end
						
					ENABLED_16BIT_MODE : 	// 16
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[111:96], target_vector_complete_bus[79:64], 
														target_vector_complete_bus[47:32], target_vector_complete_bus[15:0]};
							target_vector_high_bus 	= '0;
						end
						
					ENABLED_8BIT_MODE : 	// 8
						begin
							target_vector_low_bus 	= {target_vector_complete_bus[119:112], target_vector_complete_bus[103:96], 
														target_vector_complete_bus[87:80], target_vector_complete_bus[71:64],
														target_vector_complete_bus[55:48], target_vector_complete_bus[39:32],
														target_vector_complete_bus[23:16], target_vector_complete_bus[7:0]};
							target_vector_high_bus 	= '0;
						end
				endcase
endmodule 