# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1062.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-27 19:24:13 IST
# hostname  : vlsi-moon.vlsidomain
# pid       : 242890
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:36929' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAynicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNi0ANCfSA7HS6aypDMUMJQDBQ1ZIhnCGAIZ/AF0qZA1TxAvUkMiUDZZIYMIF8MTYUeWCYHbBcA4AcVxw==' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_5/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_5/.tmp/.initCmds.tcl' '1_PWM_5.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_5/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_5/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_PWM_5.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_PWM_5.sv'
[INFO (VERI-2561)] ../1_PWM_5.sv(7): undeclared symbol 'lbR', assumed default net type 'wire'
[INFO (VERI-2561)] ../1_PWM_5.sv(8): undeclared symbol 'ubR', assumed default net type 'wire'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_PWM_5.sv(32): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_PWM_5.sv(1): compiling module 'PWM_TOP'
[WARN (VERI-1209)] ../1_PWM_5.sv(7): expression size 15 truncated to fit in target size 1
[WARN (VERI-1209)] ../1_PWM_5.sv(8): expression size 15 truncated to fit in target size 1
[WARN (VERI-1209)] ../1_PWM_5.sv(13): expression size 32 truncated to fit in target size 14
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for pulse_red read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for lb_pulse read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for ub_pulse read before write using blocking assignment
INFO (ISW003): Top module name is "PWM_TOP".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (IOBS001): ../1_PWM_5.sv(31): Liveness property has safety component.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
PWM_TOP
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 17 design flops, 0 of 0 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Finished reduce in 0s
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
0.0.PRE: Performing Proof Simplification...
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "PWM_TOP.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 242957@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "PWM_TOP.p1:safety_in_liveness_assert1" in 0.00 s.
0: ProofGrid usable level: 1
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Proofgrid shell started at 242956@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 242994@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Oh: Proofgrid shell started at 242992@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Bm: Proofgrid shell started at 242990@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 242989@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 242991@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Oh: Exited with Success (@ 0.08 s)
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.07 s]
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.08 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.AM: Proofgrid shell started at 242995@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Proofgrid shell started at 242993@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.00 s]
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.L: Exited with Success (@ 0.10 s)
0.0.L: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.09 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.N: Trace Attempt  1	[0.34 s]
0.0.N: Trace Attempt  2	[0.34 s]
0.0.N: Trace Attempt  3	[0.34 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.47 s]
0.0.N: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt  5	[0.48 s]
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  5	[0.49 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.62 s]
0.0.N: Trace Attempt  5	[0.62 s]
0.0.N: Trace Attempt  1	[0.78 s]
0.0.N: Trace Attempt  2	[0.78 s]
0.0.N: Trace Attempt  3	[0.78 s]
0.0.N: Trace Attempt  5	[0.78 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.20 s]
0.0.N: Trace Attempt  2	[1.20 s]
0.0.N: Trace Attempt  3	[1.20 s]
0.0.N: Trace Attempt  5	[1.20 s]
0.0.AM: Trace Attempt  1	[3.25 s]
0.0.AM: Trace Attempt  2	[3.26 s]
0.0.AM: Trace Attempt  3	[3.26 s]
0.0.AM: Trace Attempt  5	[3.26 s]
0.0.Hp: Trace Attempt 120	[4.07 s]
0.0.Ht: Trace Attempt 122	[4.02 s]
0.0.N: Trace Attempt  1	[4.10 s]
0.0.N: Trace Attempt  2	[4.10 s]
0.0.N: Trace Attempt  3	[4.10 s]
0.0.N: Trace Attempt  5	[4.10 s]
0.0.Bm: Trace Attempt 137	[4.05 s]
0.0.B: Trace Attempt 137	[4.09 s]
0.0.N: Trace Attempt  1	[6.83 s]
0.0.N: Trace Attempt  2	[6.83 s]
0.0.N: Trace Attempt  3	[6.83 s]
0.0.N: Trace Attempt  5	[6.83 s]
0.0.AM: Trace Attempt 53	[7.38 s]
0.0.Hp: Trace Attempt 151	[8.10 s]
0.0.Ht: Trace Attempt 153	[8.05 s]
0.0.Bm: Trace Attempt 170	[8.08 s]
0.0.B: Trace Attempt 170	[8.12 s]
0.0.N: Trace Attempt  1	[9.21 s]
0.0.N: Trace Attempt  2	[9.22 s]
0.0.N: Trace Attempt  3	[9.22 s]
0.0.N: Trace Attempt  5	[9.22 s]
0.0.AM: Trace Attempt 72	[11.54 s]
0.0.N: Trace Attempt  1	[12.03 s]
0.0.N: Trace Attempt  2	[12.03 s]
0.0.N: Trace Attempt  3	[12.03 s]
0.0.N: Trace Attempt  5	[12.03 s]
0.0.Hp: Trace Attempt 172	[12.13 s]
0.0.Bm: Trace Attempt 197	[12.11 s]
0.0.B: Trace Attempt 197	[12.14 s]
0.0.Ht: Trace Attempt 175	[12.15 s]
0.0.N: Trace Attempt  1	[14.89 s]
0.0.N: Trace Attempt  2	[14.89 s]
0.0.N: Trace Attempt  3	[14.89 s]
0.0.N: Trace Attempt  5	[14.89 s]
0.0.B: Trace Attempt 216	[16.31 s]
0.0.Hp: Trace Attempt 191	[16.39 s]
0.0.Bm: Trace Attempt 216	[16.33 s]
0.0.Ht: Trace Attempt 194	[16.33 s]
0.0.AM: Trace Attempt 79	[16.62 s]
0.0.N: Trace Attempt  1	[17.73 s]
0.0.N: Trace Attempt  2	[17.73 s]
0.0.N: Trace Attempt  3	[17.73 s]
0.0.N: Trace Attempt  5	[17.73 s]
0.0.Ht: Trace Attempt 212	[20.34 s]
0.0.Hp: Trace Attempt 209	[20.46 s]
0.0.B: Trace Attempt 234	[20.39 s]
0.0.Bm: Trace Attempt 234	[20.51 s]
0.0.N: Trace Attempt  1	[20.58 s]
0.0.N: Trace Attempt  2	[20.58 s]
0.0.N: Trace Attempt  3	[20.58 s]
0.0.N: Trace Attempt  5	[20.58 s]
0.0.AM: Trace Attempt 84	[20.79 s]
0.0.N: Trace Attempt  1	[23.54 s]
0.0.N: Trace Attempt  2	[23.54 s]
0.0.N: Trace Attempt  3	[23.54 s]
0.0.N: Trace Attempt  5	[23.54 s]
0.0.B: Trace Attempt 253	[24.49 s]
0.0.Bm: Trace Attempt 252	[24.59 s]
0.0.Hp: Trace Attempt 223	[24.88 s]
0.0.Ht: Trace Attempt 225	[24.85 s]
0.0.AM: Trace Attempt 88	[26.01 s]
0.0.N: Trace Attempt  1	[26.56 s]
0.0.N: Trace Attempt  2	[26.56 s]
0.0.N: Trace Attempt  3	[26.56 s]
0.0.N: Trace Attempt  5	[26.56 s]
0.0.B: Trace Attempt 264	[28.64 s]
0.0.Bm: Trace Attempt 263	[28.81 s]
0.0.Ht: Trace Attempt 239	[28.86 s]
0.0.Hp: Trace Attempt 236	[29.07 s]
0.0.N: Trace Attempt  1	[29.57 s]
0.0.N: Trace Attempt  2	[29.57 s]
0.0.N: Trace Attempt  3	[29.57 s]
0.0.N: Trace Attempt  5	[29.57 s]
0.0.AM: Trace Attempt 90	[30.75 s]
0.0.N: Trace Attempt  1	[32.68 s]
0.0.N: Trace Attempt  2	[32.68 s]
0.0.N: Trace Attempt  3	[32.68 s]
0.0.N: Trace Attempt  5	[32.68 s]
0.0.B: Trace Attempt 274	[32.75 s]
0.0.Hp: Trace Attempt 248	[33.10 s]
0.0.Bm: Trace Attempt 273	[33.11 s]
0.0.Ht: Trace Attempt 252	[33.44 s]
0.0.N: Trace Attempt  1	[35.78 s]
0.0.N: Trace Attempt  2	[35.79 s]
0.0.N: Trace Attempt  3	[35.79 s]
0.0.N: Trace Attempt  5	[35.79 s]
0.0.AM: Trace Attempt 92	[35.85 s]
0.0.B: Trace Attempt 284	[36.94 s]
0.0.Bm: Trace Attempt 282	[37.19 s]
0.0.Hp: Trace Attempt 257	[37.27 s]
0.0.Ht: Trace Attempt 260	[37.64 s]
0.0.N: Trace Attempt  1	[38.89 s]
0.0.N: Trace Attempt  2	[38.89 s]
0.0.N: Trace Attempt  3	[38.89 s]
0.0.N: Trace Attempt  5	[38.89 s]
0.0.AM: Trace Attempt 72	[40.35 s]
0.0.B: Trace Attempt 294	[40.96 s]
0.0.Hp: Trace Attempt 265	[41.54 s]
0.0.Bm: Trace Attempt 292	[41.54 s]
0.0.Ht: Trace Attempt 268	[41.80 s]
0.0.N: Trace Attempt  1	[42.05 s]
0.0.N: Trace Attempt  2	[42.05 s]
0.0.N: Trace Attempt  3	[42.05 s]
0.0.N: Trace Attempt  5	[42.05 s]
0.0.AM: Trace Attempt 118	[44.39 s]
0.0.B: Trace Attempt 304	[45.15 s]
0.0.N: Trace Attempt  1	[45.29 s]
0.0.N: Trace Attempt  2	[45.30 s]
0.0.N: Trace Attempt  3	[45.30 s]
0.0.N: Trace Attempt  5	[45.30 s]
0.0.Hp: Trace Attempt 271	[45.73 s]
0.0.Bm: Trace Attempt 302	[45.93 s]
0.0.Ht: Trace Attempt 275	[46.02 s]
0.0.AM: Trace Attempt  1	[46.23 s]
0.0.AM: Trace Attempt  2	[46.23 s]
0.0.AM: Trace Attempt  3	[46.23 s]
0.0.AM: Trace Attempt  5	[46.23 s]
0.0.B: Trace Attempt 313	[49.18 s]
0.0.N: Trace Attempt 67	[49.97 s]
0.0.Hp: Trace Attempt 279	[50.12 s]
0.0.N: Trace Attempt  1	[50.19 s]
0.0.N: Trace Attempt  2	[50.19 s]
0.0.N: Trace Attempt  3	[50.19 s]
0.0.N: Trace Attempt  5	[50.19 s]
0.0.Bm: Trace Attempt 311	[50.31 s]
0.0.AM: Trace Attempt 61	[50.45 s]
0.0.Ht: Trace Attempt 282	[50.52 s]
0.0.B: Trace Attempt 323	[53.53 s]
0.0.N: Trace Attempt 62	[54.32 s]
0.0.Hp: Trace Attempt 285	[54.43 s]
0.0.AM: Trace Attempt 73	[54.50 s]
0.0.Bm: Trace Attempt 320	[54.65 s]
0.0.Ht: Trace Attempt 289	[54.72 s]
0.0.B: Trace Attempt 329	[57.61 s]
0.0.Hp: Trace Attempt 293	[58.45 s]
0.0.N: Trace Attempt 75	[58.59 s]
0.0.Ht: Trace Attempt 297	[58.84 s]
0.0.Bm: Trace Attempt 326	[58.91 s]
0.0.AM: Trace Attempt 87	[59.23 s]
0.0.B: Trace Attempt 337	[62.06 s]
0.0.Ht: Trace Attempt 303	[63.06 s]
0.0.Hp: Trace Attempt 299	[63.15 s]
0.0.N: Trace Attempt 83	[63.26 s]
0.0.Bm: Trace Attempt 334	[63.34 s]
0.0.AM: Trace Attempt 96	[63.55 s]
0.0.B: Trace Attempt 344	[66.43 s]
0.0.Hp: Trace Attempt 306	[67.24 s]
0.0.Ht: Trace Attempt 309	[67.50 s]
0.0.Bm: Trace Attempt 341	[67.55 s]
0.0.N: Trace Attempt 87	[67.72 s]
0.0.AM: Trace Attempt 102	[67.74 s]
0.0.B: Trace Attempt 351	[70.68 s]
0.0.Hp: Trace Attempt 311	[71.57 s]
0.0.Ht: Trace Attempt 314	[71.72 s]
0.0.Bm: Trace Attempt 348	[71.81 s]
0.0.AM: Trace Attempt 111	[71.95 s]
0.0.N: Trace Attempt 91	[72.97 s]
0.0.B: Trace Attempt 358	[74.80 s]
0.0.Hp: Trace Attempt 317	[75.74 s]
0.0.Bm: Trace Attempt 355	[76.15 s]
0.0.AM: Trace Attempt 119	[76.23 s]
0.0.Ht: Trace Attempt 322	[76.30 s]
0.0.B: Trace Attempt 365	[78.94 s]
0.0.N: Trace Attempt 93	[79.02 s]
0.0.N: Trace Attempt  1	[79.33 s]
0.0.N: Trace Attempt  2	[79.33 s]
0.0.N: Trace Attempt  3	[79.33 s]
0.0.N: Trace Attempt  5	[79.33 s]
0.0.Hp: Trace Attempt 324	[79.77 s]
0.0.Bm: Trace Attempt 361	[80.44 s]
0.0.AM: Trace Attempt 125	[81.03 s]
0.0.Ht: Trace Attempt 329	[81.54 s]
0.0.B: Trace Attempt 373	[83.32 s]
0.0.N: Trace Attempt 62	[83.46 s]
0.0.Hp: Trace Attempt 329	[84.16 s]
0.0.Bm: Trace Attempt 368	[84.51 s]
0.0.AM: Trace Attempt 131	[85.54 s]
0.0.Ht: Trace Attempt 337	[85.89 s]
0.0.B: Trace Attempt 381	[87.63 s]
0.0.N: Trace Attempt 75	[87.72 s]
0.0.Hp: Trace Attempt 337	[88.65 s]
0.0.Bm: Trace Attempt 375	[88.75 s]
0.0.Ht: Trace Attempt 342	[90.23 s]
0.0.AM: Trace Attempt 136	[90.68 s]
0.0.B: Trace Attempt 388	[91.85 s]
0.0.N: Trace Attempt 83	[92.23 s]
0.0.Hp: Trace Attempt 342	[93.12 s]
0.0.Bm: Trace Attempt 382	[93.14 s]
0.0.Ht: Trace Attempt 348	[94.55 s]
0.0.AM: Trace Attempt 140	[95.83 s]
0.0.B: Trace Attempt 393	[96.32 s]
0.0.N: Trace Attempt 87	[96.44 s]
0.0.Bm: Trace Attempt 388	[97.33 s]
0.0.Hp: Trace Attempt 348	[97.43 s]
0.0.Ht: Trace Attempt 354	[98.85 s]
0.0.AM: Trace Attempt 142	[99.97 s]
0.0.B: Trace Attempt 397	[100.37 s]
0.0.N: Trace Attempt 91	[101.37 s]
0.0.Hp: Trace Attempt 354	[101.83 s]
0.0.Bm: Trace Attempt 393	[102.33 s]
0.0.Ht: Trace Attempt 360	[104.65 s]
0.0.B: Trace Attempt 402	[105.20 s]
0.0.AM: Trace Attempt 147	[106.08 s]
0.0.Bm: Trace Attempt 397	[106.82 s]
0.0.Hp: Trace Attempt 360	[107.84 s]
0.0.N: Trace Attempt 94	[108.37 s]
0.0.N: Trace Attempt  1	[108.69 s]
0.0.N: Trace Attempt  2	[108.69 s]
0.0.N: Trace Attempt  3	[108.69 s]
0.0.N: Trace Attempt  5	[108.69 s]
0.0.Ht: Trace Attempt 367	[109.34 s]
0.0.B: Trace Attempt 406	[109.52 s]
0.0.AM: Trace Attempt 149	[111.76 s]
0.0.Bm: Trace Attempt 402	[112.00 s]
0.0.Hp: Trace Attempt 367	[112.63 s]
0.0.N: Trace Attempt 62	[112.82 s]
0.0.B: Trace Attempt 411	[113.95 s]
0.0.Ht: Trace Attempt 372	[114.64 s]
0.0.Bm: Trace Attempt 406	[116.82 s]
0.0.N: Trace Attempt 75	[117.08 s]
0.0.AM: Trace Attempt 153	[117.11 s]
0.0.Hp: Trace Attempt 372	[118.04 s]
0.0.B: Trace Attempt 416	[118.23 s]
0.0.Ht: Trace Attempt 376	[119.04 s]
0.0.Bm: Trace Attempt 410	[121.02 s]
0.0.N: Trace Attempt 83	[121.61 s]
0.0.Hp: Trace Attempt 376	[122.38 s]
0.0.B: Trace Attempt 421	[122.59 s]
0.0.Ht: Trace Attempt 381	[123.09 s]
0.0.AM: Trace Attempt 156	[123.50 s]
0.0.N: Trace Attempt 87	[125.82 s]
0.0.Bm: Trace Attempt 415	[125.81 s]
0.0.Hp: Trace Attempt 381	[126.47 s]
0.0.B: Trace Attempt 426	[127.13 s]
0.0.Ht: Trace Attempt 387	[127.85 s]
0.0.AM: Trace Attempt 158	[130.21 s]
0.0.Hp: Trace Attempt 386	[130.49 s]
0.0.N: Trace Attempt 91	[130.75 s]
0.0.Bm: Trace Attempt 420	[130.75 s]
0.0.B: Trace Attempt 431	[131.72 s]
0.0.Ht: Trace Attempt 391	[134.52 s]
0.0.AM: Trace Attempt 160	[135.25 s]
0.0.Bm: Trace Attempt 425	[135.46 s]
0.0.B: Trace Attempt 436	[136.36 s]
0.0.N: Trace Attempt 95	[137.97 s]
0.0.Hp: Trace Attempt 391	[138.19 s]
0.0.N: Trace Attempt  1	[138.30 s]
0.0.N: Trace Attempt  2	[138.30 s]
0.0.N: Trace Attempt  3	[138.30 s]
0.0.N: Trace Attempt  5	[138.30 s]
0.0.Ht: Trace Attempt 396	[138.72 s]
0.0.AM: Trace Attempt 162	[139.28 s]
0.0.Bm: Trace Attempt 429	[139.82 s]
0.0.B: Trace Attempt 441	[141.00 s]
0.0.N: Trace Attempt 62	[142.43 s]
0.0.Hp: Trace Attempt 396	[142.53 s]
0.0.Ht: Trace Attempt 401	[143.07 s]
0.0.Bm: Trace Attempt 433	[143.86 s]
0.0.AM: Trace Attempt 165	[144.60 s]
0.0.B: Trace Attempt 446	[145.57 s]
0.0.N: Trace Attempt 75	[146.69 s]
0.0.Hp: Trace Attempt 401	[146.99 s]
0.0.Ht: Trace Attempt 404	[147.54 s]
0.0.Bm: Trace Attempt 437	[148.08 s]
0.0.AM: Trace Attempt 166	[148.92 s]
0.0.B: Trace Attempt 451	[150.64 s]
0.0.N: Trace Attempt 83	[151.21 s]
0.0.Hp: Trace Attempt 404	[151.54 s]
0.0.Ht: Trace Attempt 407	[151.60 s]
0.0.Bm: Trace Attempt 441	[152.38 s]
0.0.AM: Trace Attempt 167	[153.12 s]
0.0.B: Trace Attempt 455	[155.21 s]
0.0.N: Trace Attempt 87	[155.40 s]
0.0.Hp: Trace Attempt 407	[155.55 s]
0.0.Ht: Trace Attempt 411	[155.74 s]
0.0.Bm: Trace Attempt 445	[156.60 s]
0.0.AM: Trace Attempt 168	[158.23 s]
0.0.B: Trace Attempt 459	[159.54 s]
0.0.Hp: Trace Attempt 411	[159.65 s]
0.0.Ht: Trace Attempt 415	[160.07 s]
0.0.N: Trace Attempt 91	[160.33 s]
0.0.Bm: Trace Attempt 449	[160.92 s]
0.0.AM: Trace Attempt 169	[163.39 s]
0.0.Hp: Trace Attempt 415	[163.99 s]
0.0.B: Trace Attempt 463	[164.30 s]
0.0.Bm: Trace Attempt 452	[165.02 s]
0.0.Ht: Trace Attempt 420	[165.03 s]
0.0.N: Trace Attempt 96	[167.31 s]
0.0.N: Trace Attempt  1	[167.64 s]
0.0.N: Trace Attempt  2	[167.64 s]
0.0.N: Trace Attempt  3	[167.64 s]
0.0.N: Trace Attempt  5	[167.64 s]
0.0.AM: Trace Attempt 170	[168.20 s]
0.0.B: Trace Attempt 467	[168.53 s]
0.0.Hp: Trace Attempt 420	[168.94 s]
0.0.Ht: Trace Attempt 422	[169.67 s]
0.0.Bm: Trace Attempt 456	[169.88 s]
0.0.N: Trace Attempt 62	[171.76 s]
0.0.B: Trace Attempt 471	[173.23 s]
0.0.Hp: Trace Attempt 422	[173.70 s]
0.0.AM: Trace Attempt 171	[174.00 s]
0.0.Ht: Trace Attempt 427	[174.50 s]
0.0.Bm: Trace Attempt 460	[175.08 s]
0.0.N: Trace Attempt 75	[176.03 s]
0.0.B: Trace Attempt 475	[177.51 s]
0.0.AM: Trace Attempt 172	[178.09 s]
0.0.Hp: Trace Attempt 427	[178.57 s]
0.0.Ht: Trace Attempt 431	[178.95 s]
0.0.Bm: Trace Attempt 464	[179.97 s]
0.0.N: Trace Attempt 83	[180.56 s]
0.0.B: Trace Attempt 478	[180.47 s]
0.0.B: Stopped processing property "PWM_TOP.p1"	[180.86 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "PWM_TOP.p1"	[180.93 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 95	[0.01 s]
0.0.Tri: Proofgrid shell started at 244593@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.D: Proofgrid shell started at 244594@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.06" ---- Launching liveness simplification thread ----
0.0.AM: Stopped processing property "PWM_TOP.p1"	[181.08 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  5	[0.02 s]
0.0.AMcustom3: Trace Attempt  1	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.AMcustom3: Trace Attempt  5	[0.04 s]
0.0.AMcustom3: Trace Attempt  1	[0.10 s]
0.0.AMcustom3: Trace Attempt  2	[0.10 s]
0.0.AMcustom3: Trace Attempt  3	[0.10 s]
0.0.AMcustom3: Trace Attempt  5	[0.10 s]
0.0.AMcustom3: Trace Attempt  1	[0.49 s]
0.0.AMcustom3: Trace Attempt  2	[0.49 s]
0.0.AMcustom3: Trace Attempt  3	[0.49 s]
0.0.AMcustom3: Trace Attempt  5	[0.49 s]
0.0.Tri:    0.84" Simplification phase 1 complete
0.0.Tri:    0.89" ---- Completed liveness simplification thread ----
0.0.Tri:    1.23" Simplification phase 2 complete
0.0.Tri:    1.45" Simplification phase 3 complete
0.0.Tri:    1.45" ---- Completed simplification thread ----
0.0.Tri:    1.45" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    1.49" ---- Restarting abstraction thread on simplified netlist ----
0.0.D: Trace Attempt 34	[1.81 s]
0.0.D: Stopped processing property "PWM_TOP.p1"	[1.90 s].
0.0.D: Morphing to M
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.M: Trace Attempt  5	[0.01 s]
0.0.Bcustom12: Proofgrid shell started at 244722@vlsi-moon(local) jg_242890_vlsi-moon_1
0.0.Bcustom12: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom12: Last scan. Per property time limit: 0s
0.0.Bcustom12: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Bcustom12: Trace Attempt  1	[0.00 s]
0.0.Bcustom12: Trace Attempt  2	[0.00 s]
0.0.Bcustom12: Trace Attempt  3	[0.00 s]
0.0.Bcustom12: Trace Attempt  4	[0.00 s]
0.0.Bcustom12: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt 431	[183.10 s]
0.0.Ht: Trace Attempt 433	[183.12 s]
0.0.AMcustom3: Trace Attempt  1	[3.31 s]
0.0.AMcustom3: Trace Attempt  2	[3.31 s]
0.0.AMcustom3: Trace Attempt  3	[3.31 s]
0.0.AMcustom3: Trace Attempt  5	[3.31 s]
0.0.Bcustom2: Trace Attempt 147	[4.07 s]
0.0.Bcustom2: Trace Attempt 152	[4.43 s]
0.0.Bcustom2: Stopped processing property "PWM_TOP.p1"	[4.49 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt 468	[185.42 s]
0.0.Tri: Stopped processing property "PWM_TOP.p1"	[4.55 s].
0.0.Tri: Morphing to K
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.K: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.K: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.K: Trace Attempt 95	[0.01 s]
0.0.Ncustom1: Trace Attempt 96	[5.95 s]
0.0.Bcustom12: Trace Attempt 1135	[4.01 s]
0.0.M: Trace Attempt 32	[4.17 s]
0.0.Ncustom1: Trace Attempt  1	[6.28 s]
0.0.Ncustom1: Trace Attempt  2	[6.28 s]
0.0.Ncustom1: Trace Attempt  3	[6.28 s]
0.0.Ncustom1: Trace Attempt  5	[6.28 s]
0.0.Hp: Trace Attempt 433	[187.54 s]
0.0.Ht: Trace Attempt 436	[187.55 s]
0.0.AMcustom3: Trace Attempt 52	[7.38 s]
0.0.Ncustom1: Trace Attempt 50	[8.56 s]
0.0.Ncustom1: Stopped processing property "PWM_TOP.p1"	[8.62 s].
0.0.Ncustom1: Morphing to Bcustom2
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt 55	[8.17 s]
0.0.AMcustom3: Stopped processing property "PWM_TOP.p1"	[8.40 s].
0.0.AMcustom3: Morphing to Tri
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt 471	[189.51 s]
0.0.Bcustom12: Trace Attempt 1460	[6.54 s]
0.0.Bcustom12: Stopped processing property "PWM_TOP.p1"	[6.57 s].
0.0.Bcustom12: Morphing to I
0.0.Bcustom12: All properties determined. [0.00 s]
0.0.Bcustom12: Exited with Success (@ 0.00 s)
0.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.I: Trace Attempt 95	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.06" ---- Launching liveness simplification thread ----
0.0.Tri:    0.85" Simplification phase 1 complete
0.0.Tri:    0.90" ---- Completed liveness simplification thread ----
0.0.Tri:    1.24" Simplification phase 2 complete
0.0.Tri:    1.44" Simplification phase 3 complete
   1.44" ---- Completed simplification thread ----
0.0.Tri:    1.44" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    1.49" ---- Restarting abstraction thread on simplified netlist ----
0.0.D: Trace Attempt 43	[5.81 s]
0.0.M: Trace Attempt 42	[8.87 s]
0.0.Hp: Trace Attempt 436	[191.90 s]
0.0.K: Trace Attempt  1	[6.33 s]
0.0.K: Trace Attempt  2	[6.33 s]
0.0.K: Trace Attempt  3	[6.33 s]
0.0.K: Trace Attempt  4	[6.33 s]
0.0.K: Trace Attempt  5	[6.33 s]
0.0.Ht: Trace Attempt 440	[192.49 s]
0.0.Bcustom2: Trace Attempt 148	[4.05 s]
0.0.Bm: Trace Attempt 474	[193.63 s]
0.0.M: Trace Attempt 48	[12.89 s]
0.0.D: Trace Attempt 50	[11.38 s]
0.0.Hp: Trace Attempt 440	[196.85 s]
0.0.Ht: Trace Attempt 444	[197.40 s]
0.0.Bcustom2: Trace Attempt 190	[8.11 s]
0.0.Tri: Trace Attempt 16386	[8.70 s]
0.0.Bcustom2: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.K: Requesting engine job to terminate
0.0.I: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [198.32 s]
0.0.Tri: A trace with 2+16384 cycles was found (stem + loop). [8.70 s]
INFO (IPF069): 0.0.Tri: A counterexample (cex) with 2+16384 cycles was found for the property "PWM_TOP.p1" in 8.75 s (stem + loop).
0.0.K: Trace Attempt 130	[7.61 s]
0.0.K: Stopped processing property "PWM_TOP.p1"	[12.72 s].
0.0.K: All properties determined. [12.71 s]
0.0.K: Exited with Success (@ 198.33 s)
0: ProofGrid usable level: 0
0.0.Bm: Trace Attempt 477	[197.14 s]
0.0.Bm: All properties determined. [198.25 s]
0.0.Bcustom2: Trace Attempt 193	[8.42 s]
0.0.Bcustom2: Stopped processing property "PWM_TOP.p1"	[8.77 s].
0.0.Bcustom2: All properties determined. [8.76 s]
0.0.I: Trace Attempt 96	[3.64 s]
0.0.I: Stopped processing property "PWM_TOP.p1"	[8.75 s].
0.0.I: All properties determined. [8.74 s]
0.0.Bm: Exited with Success (@ 198.34 s)
0.0.I: Exited with Success (@ 198.34 s)
0.0.Bcustom2: Exited with Success (@ 198.34 s)
0.0.M: Trace Attempt 52	[15.37 s]
0.0.M: Stopped processing property "PWM_TOP.p1"	[15.40 s].
0.0.M: All properties determined. [15.40 s]
0.0.Hp: Trace Attempt 441	[197.96 s]
0.0.Hp: All properties determined. [198.34 s]
0.0.M: Exited with Success (@ 198.35 s)
0.0.Ht: All properties determined. [198.31 s]
0.0.Hp: Exited with Success (@ 198.40 s)
0.0.Ht: Exited with Success (@ 198.41 s)
0.0.D: Stopped processing property "PWM_TOP.p1"	[13.00 s].
0.0.D: All properties determined. [13.00 s]
0.0.D: Exited with Success (@ 198.44 s)
0.0.Tri: Stopped processing property "PWM_TOP.p1"	[8.93 s].
0.0.Tri: All properties determined. [8.94 s]
0.0.Tri: Exited with Success (@ 198.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.92 %)
--------------------------------------------------------------
     engines started                               :    18
     engine jobs started                           :    12

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.09      198.32        0.00       99.96 %
     Ht        0.08      198.24        0.00       99.96 %
     Bm        0.07      198.24        0.00       99.96 %
    Mpcustom4        0.08        0.00        0.00        1.79 %
     Oh        0.07        0.00        0.00        1.96 %
      L        0.09        0.00        0.00        3.05 %
    Bcustom2        0.10      198.27        0.00       99.95 %
    Tri        0.08      197.98        0.00       99.96 %
      D        0.07      198.20        0.00       99.97 %
      M        0.10       17.28        0.00       99.45 %
      K        0.10       17.07        0.00       99.41 %
      I        0.08       15.27        0.00       99.50 %
    all        0.08      103.24        0.00       99.92 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.99     1238.89        0.00

    Data read    : 1.70 MiB
    Data written : 6.26 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.141 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
