
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 20:22:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 38832
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.750 ; gain = 139.828 ; free physical = 9879 ; free virtual = 85213
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu48dr-ffvg1517-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1750
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2949.219 ; gain = 327.844 ; free physical = 8420 ; free virtual = 83753
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_control_s_axi' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_control_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fir_control_s_axi' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_15s_31s_32_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_15s_31s_32_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14ns_32s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14ns_32s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14s_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14s_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_11ns_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_11ns_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14ns_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_14ns_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_15s_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_15s_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_13ns_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_13ns_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_12ns_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_12ns_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_13s_33s_33_4_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_17s_13s_33s_33_4_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_delay_pipe' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_delay_pipe' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_control_s_axi.v:258]
WARNING: [Synth 8-7129] Port ap_done_int in module fir_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.203 ; gain = 407.828 ; free physical = 8247 ; free virtual = 83581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.031 ; gain = 422.656 ; free physical = 8242 ; free virtual = 83576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3044.031 ; gain = 422.656 ; free physical = 8242 ; free virtual = 83576
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.031 ; gain = 0.000 ; free physical = 8245 ; free virtual = 83578
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3198.719 ; gain = 0.000 ; free physical = 8299 ; free virtual = 83633
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.719 ; gain = 0.000 ; free physical = 8299 ; free virtual = 83633
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3198.727 ; gain = 0.008 ; free physical = 8299 ; free virtual = 83632
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3198.727 ; gain = 577.352 ; free physical = 8258 ; free virtual = 83591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3206.730 ; gain = 585.355 ; free physical = 8258 ; free virtual = 83591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3206.730 ; gain = 585.355 ; free physical = 8258 ; free virtual = 83591
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3206.738 ; gain = 585.363 ; free physical = 8254 ; free virtual = 83589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_32s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_31s_32_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14s_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_11ns_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_14ns_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_15s_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13ns_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_12ns_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_mac_muladd_17s_13s_33s_33_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_r_U/data_p1_reg' and it is trimmed from '24' to '17' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_regslice_both.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_r_U/data_p2_reg' and it is trimmed from '24' to '17' bits. [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/13cd/hdl/verilog/fir_regslice_both.v:63]
DSP Report: Generating DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3cccc)')')'.
DSP Report: register mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x2666)')')'.
DSP Report: register mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3e666)')')'.
DSP Report: register mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x666)')')'.
DSP Report: register mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x2666)')')'.
DSP Report: register mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3d999)')')'.
DSP Report: register mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x1999)')')'.
DSP Report: register mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0xccc)')')'.
DSP Report: register mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3f333)')')'.
DSP Report: register mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port in_r_TDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3206.738 ; gain = 585.363 ; free physical = 8233 ; free virtual = 83568
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2706 2706 : Used 1 time 0
 Sort Area is  mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2696 2696 : Used 1 time 0
 Sort Area is  mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 2680 2680 : Used 1 time 0
 Sort Area is  mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2678 2678 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0  | (C'+(A2*(B:0x3cccc)')')' | 18     | 18     | 31     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0 | (C+(A2*(B:0x2666)')')'   | 18     | 18     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0  | (C+(A''*(B:0x3e666)')')' | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0 | (C+(A''*(B:0x666)')')'   | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0 | (C+(A''*(B:0x2666)')')'  | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0  | (C+(A''*(B:0x3d999)')')' | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0 | (C+(A''*(B:0x1999)')')'  | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0 | (C+(A2*(B:0xccc)')')'    | 18     | 18     | 33     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0  | (C+(A''*(B:0x3f333)')')' | 18     | 18     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3652.836 ; gain = 1031.461 ; free physical = 7926 ; free virtual = 83261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3671.852 ; gain = 1050.477 ; free physical = 7899 ; free virtual = 83233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3687.867 ; gain = 1066.492 ; free physical = 7879 ; free virtual = 83213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7704 ; free virtual = 83034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7704 ; free virtual = 83034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7705 ; free virtual = 83035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7705 ; free virtual = 83035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7705 ; free virtual = 83035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7705 ; free virtual = 83035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg_reg | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fir         | ap_loop_exit_ready_pp0_iter11_reg_reg                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0 | (C+(A''*B')')' | 30     | 11     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0 | (C+(A'*B')')'  | 30     | 12     | 48     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0 | (C+(A''*B')')' | 30     | 13     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0  | (C+(A''*B')')' | 30     | 18     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0 | (C+(A'*B')')'  | 30     | 14     | 48     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0 | (C+(A''*B')')' | 30     | 14     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0  | (C+(A''*B')')' | 30     | 18     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0  | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0  | (C+(A''*B')')' | 30     | 18     | 48     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     9|
|2     |DSP_A_B_DATA    |     9|
|4     |DSP_C_DATA      |     9|
|6     |DSP_MULTIPLIER  |     9|
|7     |DSP_M_DATA      |     9|
|8     |DSP_OUTPUT      |     9|
|9     |DSP_PREADD      |     9|
|10    |DSP_PREADD_DATA |     9|
|11    |LUT1            |     2|
|12    |LUT2            |    14|
|13    |LUT3            |     7|
|14    |LUT4            |    72|
|15    |LUT5            |    16|
|16    |LUT6            |    22|
|17    |SRL16E          |     2|
|18    |FDRE            |   440|
|19    |FDSE            |     4|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7705 ; free virtual = 83035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3819.680 ; gain = 1043.609 ; free physical = 7705 ; free virtual = 83036
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3819.680 ; gain = 1198.305 ; free physical = 7706 ; free virtual = 83036
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.680 ; gain = 0.000 ; free physical = 7871 ; free virtual = 83201
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3829.328 ; gain = 0.000 ; free physical = 7866 ; free virtual = 83197
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances

Synth Design complete | Checksum: 5c98a78d
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3829.328 ; gain = 2126.977 ; free physical = 7866 ; free virtual = 83197
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2802.196; main = 2721.820; forked = 225.435
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4914.281; main = 3829.332; forked = 1234.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3853.340 ; gain = 0.000 ; free physical = 7866 ; free virtual = 83197
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 739d3328c6edde46
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3853.355 ; gain = 0.000 ; free physical = 7863 ; free virtual = 83194
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 20:23:21 2025...
