<root><simulation><result_generated_time />2023-05-13 01:45:52<layer><layer_spec />{'B': 1, 'K': 96, 'C': 16, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19267584<total_data_size_element />{'W': 1536, 'I': 200704, 'O': 1204224}<total_data_reuse />{'W': 12544, 'I': 96.0, 'O': 16}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [448, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 28)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 28)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OY', 2), ('OX', 28)], [('K', 3), ('OX', 4), ('OY', 2)], []]<I />[[('K', 16), ('OY', 2), ('OX', 28), ('K', 3)], [('OX', 4), ('OY', 2)], []]<O />[[('K', 16), ('OY', 2)], [('OX', 28), ('K', 3), ('OX', 4), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 56, 8, 1], 'I': [2.0, 48.0, 1.0, 1.0], 'O': [16.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [256, 9633792, 9633792], 'O_partial': [0, 0, 0], 'O_final': [256, 9633792, 9633792]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.88, 0.05, 0.0], 'O': [0.5, 0.29, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.34, 0.0], 'I': [0.88, 0.34, 0.0], 'O': [0.5, 0.34, 0.0]}<effective_mem_size_bit />{'W': [128, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [16, 344064, 9633792], 'O_partial': [0, 0, 0], 'O_final': [16, 344064, 9633792]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [448, 448, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[688128, 12288], [12288, 1536], [1536, 0]]<I />[[602112, 200704], [200704, 200704], [200704, 0]]<O />[[(0, 1204224), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 1204224), (1204224, 0)], [(0, 1204224), (1204224, 0)], [(0, 1204224), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[86016, 1536], [192, 24], [6, 0]]<I />[[75264, 25088], [3136, 3136], [784, 0]]<O />[[(0, 150528), (150528, 0)], [(0, 18816), (18816, 0)], [(0, 4704), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 150528], [150528, 0]), ([0, 18816], [18816, 0]), ([0, 4704], [0, 0])]</mem_access_count_word><mac_count><active />19267584<idle />2752512</mac_count></basic_info><energy><total_energy />42268423.8<mem_energy_breakdown><W />[29.5, 22.4, 8.0]<I />[34.4, 621.5, 1044.2]<O />[105.5, 3729.1, 6265.0]</mem_energy_breakdown><MAC_energy><active_MAC />42118938.6<idle_MAC />137625.6<total />42256564.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7626<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8716<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />24672<latency_cycle_without_data_loading />21504<ideal_computing_cycle />21504<data_loading><load_cycle_total />3168<load_cycle_individual />{'W': [8, 24, 0], 'I': [392, 3136, 0]}<load_cycle_combined />{'W': 24, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-21503], [-20562, -20424], [-21504, -21504]], 'I': [[-21503], [-6223, -3528], [-21504, -21504]], 'O': [[-21504], [-18816, -2688], [-2688, -16800]]}<mem_stall_cycle_shared />{'W': [[-21503], [-20562, 0], [0, 0]], 'I': [[-21503], [-6223, 0], [0, 0]], 'O': [[-21504], [-18816, -2688], [-2688, -16800]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 12288, 12288], 'I': [448, 1605632, 1605632], 'O': [256, 9633792, 9633792], 'O_partial': [0, 0, 0], 'O_final': [256, 9633792, 9633792]}<data_size_each_level_total />{'W': [4096, 12288, 12288], 'I': [200704, 1605632, 1605632], 'O': [14336, 9633792, 9633792]}<loop_cycles_each_level />{'W': [896, 21504, 21504], 'I': [2688, 21504, 21504], 'O': [32, 21504, 21504]}<top_ir_loop_size />{'W': [56, 8, 1], 'I': [3, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [4.6, 0.6], [0.6, 0.6]], 'I': [[8.0, 0.2], [74.7, 74.7], [74.7, 74.7]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 4.6], [4.6, 0.6]], 'I': [[8.0, 0.5], [224.0, 74.7], [74.7, 74.7]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [4.6, 0.6], [0.6, 0]], 'I': [[8.0, 0.5], [224.0, 74.7], [74.7, 0]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [676.6, 523.2], [75.2, 448.0]], 'I': [[8.0, 0.5], [676.6, 523.2], [75.2, 448.0]], 'O': [[8.0, 8.0], [676.6, 523.2], [75.2, 448.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 21504], [896, 896, 24], [21504, 21504, 1]], 'I': [[1, 1, 21504], [896, 2688, 8], [21504, 21504, 1]], 'O': [[1, 1, 21504], [32, 32, 672], [21504, 21504, 1]]}<trans_time_real />{'W': [[0, 1, 21504], [[2, 896, 24], [8, 896, 24]], [[24, 21504, 1], [6, 21504, 1]]], 'I': [[0, 1, 21504], [[7, 2688, 8], [392, 2688, 8]], [[3136, 21504, 1], [784, 21504, 1]]], 'O': [[0, 1, 21504], [[4, 32, 672], [28, 32, 672]], [[18816, 21504, 1], [4704, 21504, 1]]]}<single_stall_cycle />{'W': [[-1], [-894, -888], [-21480, -21498]], 'I': [[-1], [-889, -504], [-18368, -20720]], 'O': [[-1], [-28, -4], [-2688, -16800]]}<single_stall_count />{'W': [21503, 23, 0], 'I': [21503, 7, 0], 'O': [21504, 672, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [184, 0], 'I': [2744, 0], 'O': [18816, 18816]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [18816, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18576, -21504], [-2688, -2688]], 1: [[-21504, -21504], [-2688, -21504]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>