
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007df0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002524  08007f80  08007f80  00008f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4a4  0800a4a4  0000c108  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a4a4  0800a4a4  0000b4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4ac  0800a4ac  0000c108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4ac  0800a4ac  0000b4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a4b0  0800a4b0  0000b4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000108  20000000  0800a4b4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000708  20000108  0800a5bc  0000c108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000810  0800a5bc  0000c810  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f9e  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d5  00000000  00000000  000210d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  000242b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd5  00000000  00000000  000254b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000285a9  00000000  00000000  0002628d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c6e  00000000  00000000  0004e836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1099  00000000  00000000  000664a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015753d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000570c  00000000  00000000  00157580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0015cc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000108 	.word	0x20000108
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f68 	.word	0x08007f68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	08007f68 	.word	0x08007f68

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 fcc3 	bl	8004f68 <HAL_UART_Transmit>
	return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001dc 	.word	0x200001dc

080005f0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 80005fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <__io_getchar+0x38>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2208      	movs	r2, #8
 8000600:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000602:	1df9      	adds	r1, r7, #7
 8000604:	f04f 33ff 	mov.w	r3, #4294967295
 8000608:	2201      	movs	r2, #1
 800060a:	4807      	ldr	r0, [pc, #28]	@ (8000628 <__io_getchar+0x38>)
 800060c:	f004 fd35 	bl	800507a <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000610:	1df9      	adds	r1, r7, #7
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	2201      	movs	r2, #1
 8000618:	4803      	ldr	r0, [pc, #12]	@ (8000628 <__io_getchar+0x38>)
 800061a:	f004 fca5 	bl	8004f68 <HAL_UART_Transmit>
	return ch;
 800061e:	79fb      	ldrb	r3, [r7, #7]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	200001dc 	.word	0x200001dc

0800062c <Flash_WriteBalance>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_WriteBalance(uint32_t balance)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b08a      	sub	sp, #40	@ 0x28
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000634:	f002 f878 	bl	8002728 <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800063c:	2300      	movs	r3, #0
 800063e:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_2;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000644:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8000648:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800064a:	2301      	movs	r3, #1
 800064c:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 800064e:	f107 020c 	add.w	r2, r7, #12
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	4611      	mov	r1, r2
 8000658:	4618      	mov	r0, r3
 800065a:	f002 f949 	bl	80028f0 <HAL_FLASHEx_Erase>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d003      	beq.n	800066c <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000664:	f002 f882 	bl	800276c <HAL_FLASH_Lock>
        return false;
 8000668:	2300      	movs	r3, #0
 800066a:	e015      	b.n	8000698 <Flash_WriteBalance+0x6c>
    }
    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2200      	movs	r2, #0
 8000670:	461c      	mov	r4, r3
 8000672:	4615      	mov	r5, r2
 8000674:	e9c7 4508 	strd	r4, r5, [r7, #32]
    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 8000678:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800067c:	4908      	ldr	r1, [pc, #32]	@ (80006a0 <Flash_WriteBalance+0x74>)
 800067e:	2000      	movs	r0, #0
 8000680:	f001 ffe6 	bl	8002650 <HAL_FLASH_Program>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d003      	beq.n	8000692 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800068a:	f002 f86f 	bl	800276c <HAL_FLASH_Lock>
        return false;
 800068e:	2300      	movs	r3, #0
 8000690:	e002      	b.n	8000698 <Flash_WriteBalance+0x6c>
    }
    HAL_FLASH_Lock();
 8000692:	f002 f86b 	bl	800276c <HAL_FLASH_Lock>
    return true;
 8000696:	2301      	movs	r3, #1
}
 8000698:	4618      	mov	r0, r3
 800069a:	3728      	adds	r7, #40	@ 0x28
 800069c:	46bd      	mov	sp, r7
 800069e:	bdb0      	pop	{r4, r5, r7, pc}
 80006a0:	080ff800 	.word	0x080ff800

080006a4 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 80006a8:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <DisplayTerminalPrompt+0x1c>)
 80006aa:	f006 fb09 	bl	8006cc0 <iprintf>
    fflush(stdout);
 80006ae:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <DisplayTerminalPrompt+0x20>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f006 fa2d 	bl	8006b14 <fflush>
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	08007f88 	.word	0x08007f88
 80006c4:	200000b8 	.word	0x200000b8

080006c8 <CheckCommand>:

//Parser komend
bool CheckCommand(const char* cmd)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    if(strcmp(cmd, "help") == 0)
 80006d0:	4965      	ldr	r1, [pc, #404]	@ (8000868 <CheckCommand+0x1a0>)
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f7ff fd7c 	bl	80001d0 <strcmp>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d119      	bne.n	8000712 <CheckCommand+0x4a>
    {
        printf("Usefull commands:\r\n");
 80006de:	4863      	ldr	r0, [pc, #396]	@ (800086c <CheckCommand+0x1a4>)
 80006e0:	f006 fb56 	bl	8006d90 <puts>
        printf("\r\n");
 80006e4:	4862      	ldr	r0, [pc, #392]	@ (8000870 <CheckCommand+0x1a8>)
 80006e6:	f006 fb53 	bl	8006d90 <puts>
        printf("help - print a list of commands used on software\r\n");
 80006ea:	4862      	ldr	r0, [pc, #392]	@ (8000874 <CheckCommand+0x1ac>)
 80006ec:	f006 fb50 	bl	8006d90 <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 80006f0:	4861      	ldr	r0, [pc, #388]	@ (8000878 <CheckCommand+0x1b0>)
 80006f2:	f006 fb4d 	bl	8006d90 <puts>
        printf("deposit <num> - deposits an number of cash to user\r\n");
 80006f6:	4861      	ldr	r0, [pc, #388]	@ (800087c <CheckCommand+0x1b4>)
 80006f8:	f006 fb4a 	bl	8006d90 <puts>
        printf("withdraw <num> - withdraw an number of cash from user\r\n");
 80006fc:	4860      	ldr	r0, [pc, #384]	@ (8000880 <CheckCommand+0x1b8>)
 80006fe:	f006 fb47 	bl	8006d90 <puts>
        printf("whoami - prints an user name\r\n");
 8000702:	4860      	ldr	r0, [pc, #384]	@ (8000884 <CheckCommand+0x1bc>)
 8000704:	f006 fb44 	bl	8006d90 <puts>
        printf("setuser <name> - change and save username\r\n");
 8000708:	485f      	ldr	r0, [pc, #380]	@ (8000888 <CheckCommand+0x1c0>)
 800070a:	f006 fb41 	bl	8006d90 <puts>
        return true;
 800070e:	2301      	movs	r3, #1
 8000710:	e0a5      	b.n	800085e <CheckCommand+0x196>
    }

    if(strcmp(cmd, "balance") == 0)
 8000712:	495e      	ldr	r1, [pc, #376]	@ (800088c <CheckCommand+0x1c4>)
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	f7ff fd5b 	bl	80001d0 <strcmp>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d107      	bne.n	8000730 <CheckCommand+0x68>
    {
        printf("User cash balance: %d\r\n", credits);
 8000720:	4b5b      	ldr	r3, [pc, #364]	@ (8000890 <CheckCommand+0x1c8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4619      	mov	r1, r3
 8000726:	485b      	ldr	r0, [pc, #364]	@ (8000894 <CheckCommand+0x1cc>)
 8000728:	f006 faca 	bl	8006cc0 <iprintf>
        return true;
 800072c:	2301      	movs	r3, #1
 800072e:	e096      	b.n	800085e <CheckCommand+0x196>
    }

    if(strncmp(cmd, "deposit ", 8) == 0)
 8000730:	2208      	movs	r2, #8
 8000732:	4959      	ldr	r1, [pc, #356]	@ (8000898 <CheckCommand+0x1d0>)
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f006 fd03 	bl	8007140 <strncmp>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d126      	bne.n	800078e <CheckCommand+0xc6>
    {
        const char* num_str = cmd + 8;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3308      	adds	r3, #8
 8000744:	613b      	str	r3, [r7, #16]
        int amount = atoi(num_str);
 8000746:	6938      	ldr	r0, [r7, #16]
 8000748:	f006 f872 	bl	8006830 <atoi>
 800074c:	60f8      	str	r0, [r7, #12]
        if(amount > 0)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b00      	cmp	r3, #0
 8000752:	dd16      	ble.n	8000782 <CheckCommand+0xba>
        {
            credits += amount;
 8000754:	4b4e      	ldr	r3, [pc, #312]	@ (8000890 <CheckCommand+0x1c8>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	4413      	add	r3, r2
 800075c:	4a4c      	ldr	r2, [pc, #304]	@ (8000890 <CheckCommand+0x1c8>)
 800075e:	6013      	str	r3, [r2, #0]
            if (Flash_WriteBalance(credits))
 8000760:	4b4b      	ldr	r3, [pc, #300]	@ (8000890 <CheckCommand+0x1c8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff61 	bl	800062c <Flash_WriteBalance>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d004      	beq.n	800077a <CheckCommand+0xb2>
            {
                printf("Deposited: %d\r\n", amount);
 8000770:	68f9      	ldr	r1, [r7, #12]
 8000772:	484a      	ldr	r0, [pc, #296]	@ (800089c <CheckCommand+0x1d4>)
 8000774:	f006 faa4 	bl	8006cc0 <iprintf>
 8000778:	e007      	b.n	800078a <CheckCommand+0xc2>
            }
            else
            {
                printf("Flash write error!\r\n");
 800077a:	4849      	ldr	r0, [pc, #292]	@ (80008a0 <CheckCommand+0x1d8>)
 800077c:	f006 fb08 	bl	8006d90 <puts>
 8000780:	e003      	b.n	800078a <CheckCommand+0xc2>
            }
        }
        else
        {
            printf("Invalid value: '%s'\r\n", num_str);
 8000782:	6939      	ldr	r1, [r7, #16]
 8000784:	4847      	ldr	r0, [pc, #284]	@ (80008a4 <CheckCommand+0x1dc>)
 8000786:	f006 fa9b 	bl	8006cc0 <iprintf>
        }
        return true;
 800078a:	2301      	movs	r3, #1
 800078c:	e067      	b.n	800085e <CheckCommand+0x196>
    }

    if(strncmp(cmd, "withdraw", 8) == 0)
 800078e:	2208      	movs	r2, #8
 8000790:	4945      	ldr	r1, [pc, #276]	@ (80008a8 <CheckCommand+0x1e0>)
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f006 fcd4 	bl	8007140 <strncmp>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d126      	bne.n	80007ec <CheckCommand+0x124>
        {
            const char* num_str = cmd + 8;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	3308      	adds	r3, #8
 80007a2:	61bb      	str	r3, [r7, #24]
            int amount = atoi(num_str);
 80007a4:	69b8      	ldr	r0, [r7, #24]
 80007a6:	f006 f843 	bl	8006830 <atoi>
 80007aa:	6178      	str	r0, [r7, #20]
            if(amount > 0)
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	dd16      	ble.n	80007e0 <CheckCommand+0x118>
            {
                credits -= amount;
 80007b2:	4b37      	ldr	r3, [pc, #220]	@ (8000890 <CheckCommand+0x1c8>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	4a35      	ldr	r2, [pc, #212]	@ (8000890 <CheckCommand+0x1c8>)
 80007bc:	6013      	str	r3, [r2, #0]
                if (Flash_WriteBalance(credits))
 80007be:	4b34      	ldr	r3, [pc, #208]	@ (8000890 <CheckCommand+0x1c8>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff32 	bl	800062c <Flash_WriteBalance>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d004      	beq.n	80007d8 <CheckCommand+0x110>
                {
                    printf("Withdrawed: %d\r\n", amount);
 80007ce:	6979      	ldr	r1, [r7, #20]
 80007d0:	4836      	ldr	r0, [pc, #216]	@ (80008ac <CheckCommand+0x1e4>)
 80007d2:	f006 fa75 	bl	8006cc0 <iprintf>
 80007d6:	e007      	b.n	80007e8 <CheckCommand+0x120>
                }
                else
                {
                    printf("Flash write error!\r\n");
 80007d8:	4831      	ldr	r0, [pc, #196]	@ (80008a0 <CheckCommand+0x1d8>)
 80007da:	f006 fad9 	bl	8006d90 <puts>
 80007de:	e003      	b.n	80007e8 <CheckCommand+0x120>
                }
            }
            else
            {
                printf("Invalid value: '%s'\r\n", num_str);
 80007e0:	69b9      	ldr	r1, [r7, #24]
 80007e2:	4830      	ldr	r0, [pc, #192]	@ (80008a4 <CheckCommand+0x1dc>)
 80007e4:	f006 fa6c 	bl	8006cc0 <iprintf>
            }
            return true;
 80007e8:	2301      	movs	r3, #1
 80007ea:	e038      	b.n	800085e <CheckCommand+0x196>
        }

    if(strcmp(cmd, "whoami") == 0)
 80007ec:	4930      	ldr	r1, [pc, #192]	@ (80008b0 <CheckCommand+0x1e8>)
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fcee 	bl	80001d0 <strcmp>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <CheckCommand+0x13e>
    {
        printf("%s\r\n", user_name);
 80007fa:	492e      	ldr	r1, [pc, #184]	@ (80008b4 <CheckCommand+0x1ec>)
 80007fc:	482e      	ldr	r0, [pc, #184]	@ (80008b8 <CheckCommand+0x1f0>)
 80007fe:	f006 fa5f 	bl	8006cc0 <iprintf>
        return true;
 8000802:	2301      	movs	r3, #1
 8000804:	e02b      	b.n	800085e <CheckCommand+0x196>
    }

    if (strncmp(cmd, "setuser ", 8) == 0)
 8000806:	2208      	movs	r2, #8
 8000808:	492c      	ldr	r1, [pc, #176]	@ (80008bc <CheckCommand+0x1f4>)
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f006 fc98 	bl	8007140 <strncmp>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d11e      	bne.n	8000854 <CheckCommand+0x18c>
    {
        const char* name_ptr = cmd + 8;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3308      	adds	r3, #8
 800081a:	61fb      	str	r3, [r7, #28]
        if(strlen(name_ptr) > 0 && strlen(name_ptr) < 15) {
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d012      	beq.n	800084a <CheckCommand+0x182>
 8000824:	69f8      	ldr	r0, [r7, #28]
 8000826:	f7ff fcdd 	bl	80001e4 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	2b0e      	cmp	r3, #14
 800082e:	d80c      	bhi.n	800084a <CheckCommand+0x182>

        	strncpy(user_name, name_ptr, USERNAME_LEN - 1);
 8000830:	220f      	movs	r2, #15
 8000832:	69f9      	ldr	r1, [r7, #28]
 8000834:	481f      	ldr	r0, [pc, #124]	@ (80008b4 <CheckCommand+0x1ec>)
 8000836:	f006 fc95 	bl	8007164 <strncpy>

        	user_name[USERNAME_LEN - 1] = '\0';
 800083a:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <CheckCommand+0x1ec>)
 800083c:	2200      	movs	r2, #0
 800083e:	73da      	strb	r2, [r3, #15]
            // Tutaj symulujemy zapis nazwy (sukces)
            printf("Username saved: %s\r\n", user_name);
 8000840:	491c      	ldr	r1, [pc, #112]	@ (80008b4 <CheckCommand+0x1ec>)
 8000842:	481f      	ldr	r0, [pc, #124]	@ (80008c0 <CheckCommand+0x1f8>)
 8000844:	f006 fa3c 	bl	8006cc0 <iprintf>
 8000848:	e002      	b.n	8000850 <CheckCommand+0x188>
        } else {
            printf("Invalid username!\r\n");
 800084a:	481e      	ldr	r0, [pc, #120]	@ (80008c4 <CheckCommand+0x1fc>)
 800084c:	f006 faa0 	bl	8006d90 <puts>
        }
        return true;
 8000850:	2301      	movs	r3, #1
 8000852:	e004      	b.n	800085e <CheckCommand+0x196>
    }

    printf("command not found : '%s'\r\n", cmd);
 8000854:	6879      	ldr	r1, [r7, #4]
 8000856:	481c      	ldr	r0, [pc, #112]	@ (80008c8 <CheckCommand+0x200>)
 8000858:	f006 fa32 	bl	8006cc0 <iprintf>
    return false;
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	3720      	adds	r7, #32
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	08007fc8 	.word	0x08007fc8
 800086c:	08007fd0 	.word	0x08007fd0
 8000870:	08007fe4 	.word	0x08007fe4
 8000874:	08007fe8 	.word	0x08007fe8
 8000878:	0800801c 	.word	0x0800801c
 800087c:	08008054 	.word	0x08008054
 8000880:	08008088 	.word	0x08008088
 8000884:	080080c0 	.word	0x080080c0
 8000888:	080080e0 	.word	0x080080e0
 800088c:	0800810c 	.word	0x0800810c
 8000890:	20000000 	.word	0x20000000
 8000894:	08008114 	.word	0x08008114
 8000898:	0800812c 	.word	0x0800812c
 800089c:	08008138 	.word	0x08008138
 80008a0:	08008148 	.word	0x08008148
 80008a4:	0800815c 	.word	0x0800815c
 80008a8:	08008174 	.word	0x08008174
 80008ac:	08008180 	.word	0x08008180
 80008b0:	08008194 	.word	0x08008194
 80008b4:	20000004 	.word	0x20000004
 80008b8:	0800819c 	.word	0x0800819c
 80008bc:	080081a4 	.word	0x080081a4
 80008c0:	080081b0 	.word	0x080081b0
 80008c4:	080081c8 	.word	0x080081c8
 80008c8:	080081dc 	.word	0x080081dc

080008cc <DrawMenuLine>:

// Funkcja do zaznaczenia wybranej opcji w menu
void DrawMenuLine(int y, int index, char* text){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af02      	add	r7, sp, #8
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
	if(menu_position == index){
 80008d8:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <DrawMenuLine+0x6c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	68ba      	ldr	r2, [r7, #8]
 80008de:	429a      	cmp	r2, r3
 80008e0:	d118      	bne.n	8000914 <DrawMenuLine+0x48>
		ssd1306_FillRectangle(0, y - 1, 128, 11, White);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2d9      	uxtb	r1, r3
 80008ea:	2301      	movs	r3, #1
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	230b      	movs	r3, #11
 80008f0:	2280      	movs	r2, #128	@ 0x80
 80008f2:	2000      	movs	r0, #0
 80008f4:	f001 f935 	bl	8001b62 <ssd1306_FillRectangle>

		ssd1306_SetCursor(10, y);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	4619      	mov	r1, r3
 80008fe:	200a      	movs	r0, #10
 8000900:	f001 f874 	bl	80019ec <ssd1306_SetCursor>

		ssd1306_WriteString(text, Font_6x8, Black);
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <DrawMenuLine+0x70>)
 8000906:	2200      	movs	r2, #0
 8000908:	9200      	str	r2, [sp, #0]
 800090a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f001 f847 	bl	80019a0 <ssd1306_WriteString>
	}else{
		ssd1306_SetCursor(10, y);

		ssd1306_WriteString(text, Font_6x8, White);
	}
}
 8000912:	e00c      	b.n	800092e <DrawMenuLine+0x62>
		ssd1306_SetCursor(10, y);
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4619      	mov	r1, r3
 800091a:	200a      	movs	r0, #10
 800091c:	f001 f866 	bl	80019ec <ssd1306_SetCursor>
		ssd1306_WriteString(text, Font_6x8, White);
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <DrawMenuLine+0x70>)
 8000922:	2201      	movs	r2, #1
 8000924:	9200      	str	r2, [sp, #0]
 8000926:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f001 f839 	bl	80019a0 <ssd1306_WriteString>
}
 800092e:	bf00      	nop
 8000930:	3710      	adds	r7, #16
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200002ac 	.word	0x200002ac
 800093c:	08009ed8 	.word	0x08009ed8

08000940 <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	80fb      	strh	r3, [r7, #6]
	printf("debug1");fflush(stdout);
 800094a:	4806      	ldr	r0, [pc, #24]	@ (8000964 <HAL_GPIO_EXTI_Callback+0x24>)
 800094c:	f006 f9b8 	bl	8006cc0 <iprintf>
 8000950:	4b05      	ldr	r3, [pc, #20]	@ (8000968 <HAL_GPIO_EXTI_Callback+0x28>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	4618      	mov	r0, r3
 8000958:	f006 f8dc 	bl	8006b14 <fflush>
	return;
 800095c:	bf00      	nop
            } else {
                no_money = 1;
            }
        }
    }
}
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	080081f8 	.word	0x080081f8
 8000968:	200000b8 	.word	0x200000b8

0800096c <HAL_UART_RxCpltCallback>:

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	printf("debug1");fflush(stdout);
 8000974:	4863      	ldr	r0, [pc, #396]	@ (8000b04 <HAL_UART_RxCpltCallback+0x198>)
 8000976:	f006 f9a3 	bl	8006cc0 <iprintf>
 800097a:	4b63      	ldr	r3, [pc, #396]	@ (8000b08 <HAL_UART_RxCpltCallback+0x19c>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	4618      	mov	r0, r3
 8000982:	f006 f8c7 	bl	8006b14 <fflush>

		// //////////////////////
    if (huart->Instance == USART2)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a60      	ldr	r2, [pc, #384]	@ (8000b0c <HAL_UART_RxCpltCallback+0x1a0>)
 800098c:	4293      	cmp	r3, r2
 800098e:	f040 80b5 	bne.w	8000afc <HAL_UART_RxCpltCallback+0x190>
    {
        char c = (char)rx_data[0];
 8000992:	4b5f      	ldr	r3, [pc, #380]	@ (8000b10 <HAL_UART_RxCpltCallback+0x1a4>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	73bb      	strb	r3, [r7, #14]
        uint8_t is_nav_command = 0; // Flaga: czy to by≈Ç klawisz sterujƒÖcy?
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]
        // 1. STEROWANIE MENU (tylko gdy nie wpisujemy ju≈º komendy)
        if (cmd_index == 0)
 800099c:	4b5d      	ldr	r3, [pc, #372]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d158      	bne.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
        {
            if (c == 'q')
 80009a6:	7bbb      	ldrb	r3, [r7, #14]
 80009a8:	2b71      	cmp	r3, #113	@ 0x71
 80009aa:	d108      	bne.n	80009be <HAL_UART_RxCpltCallback+0x52>
            {
                currentState = STATE_MENU;
 80009ac:	4b5a      	ldr	r3, [pc, #360]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	701a      	strb	r2, [r3, #0]
                game_active = 0;
 80009b2:	4b5a      	ldr	r3, [pc, #360]	@ (8000b1c <HAL_UART_RxCpltCallback+0x1b0>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1; // Zaznaczamy, ≈ºe obs≈Çu≈ºono jako nawigacjƒô
 80009b8:	2301      	movs	r3, #1
 80009ba:	73fb      	strb	r3, [r7, #15]
 80009bc:	e04c      	b.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
            }
            else if (currentState == STATE_MENU)
 80009be:	4b56      	ldr	r3, [pc, #344]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d147      	bne.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
            {
                if (c == 'a')
 80009c8:	7bbb      	ldrb	r3, [r7, #14]
 80009ca:	2b61      	cmp	r3, #97	@ 0x61
 80009cc:	d10e      	bne.n	80009ec <HAL_UART_RxCpltCallback+0x80>
                {
                    menu_position--;
 80009ce:	4b54      	ldr	r3, [pc, #336]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	4a52      	ldr	r2, [pc, #328]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009d6:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 80009d8:	4b51      	ldr	r3, [pc, #324]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	da02      	bge.n	80009e6 <HAL_UART_RxCpltCallback+0x7a>
 80009e0:	4b4f      	ldr	r3, [pc, #316]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009e2:	2203      	movs	r2, #3
 80009e4:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 80009e6:	2301      	movs	r3, #1
 80009e8:	73fb      	strb	r3, [r7, #15]
 80009ea:	e035      	b.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
                }
                else if (c == 'd')
 80009ec:	7bbb      	ldrb	r3, [r7, #14]
 80009ee:	2b64      	cmp	r3, #100	@ 0x64
 80009f0:	d10e      	bne.n	8000a10 <HAL_UART_RxCpltCallback+0xa4>
                {
                    menu_position++;
 80009f2:	4b4b      	ldr	r3, [pc, #300]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	3301      	adds	r3, #1
 80009f8:	4a49      	ldr	r2, [pc, #292]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009fa:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 80009fc:	4b48      	ldr	r3, [pc, #288]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b03      	cmp	r3, #3
 8000a02:	dd02      	ble.n	8000a0a <HAL_UART_RxCpltCallback+0x9e>
 8000a04:	4b46      	ldr	r3, [pc, #280]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	73fb      	strb	r3, [r7, #15]
 8000a0e:	e023      	b.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
                }
                else if (c == 'e')
 8000a10:	7bbb      	ldrb	r3, [r7, #14]
 8000a12:	2b65      	cmp	r3, #101	@ 0x65
 8000a14:	d120      	bne.n	8000a58 <HAL_UART_RxCpltCallback+0xec>
                {
                    switch(menu_position)
 8000a16:	4b42      	ldr	r3, [pc, #264]	@ (8000b20 <HAL_UART_RxCpltCallback+0x1b4>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d81a      	bhi.n	8000a54 <HAL_UART_RxCpltCallback+0xe8>
 8000a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000a24 <HAL_UART_RxCpltCallback+0xb8>)
 8000a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a24:	08000a35 	.word	0x08000a35
 8000a28:	08000a3d 	.word	0x08000a3d
 8000a2c:	08000a45 	.word	0x08000a45
 8000a30:	08000a4d 	.word	0x08000a4d
                    {
                        case 0: currentState = STATE_GAME; break;
 8000a34:	4b38      	ldr	r3, [pc, #224]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	701a      	strb	r2, [r3, #0]
 8000a3a:	e00b      	b.n	8000a54 <HAL_UART_RxCpltCallback+0xe8>
                        case 1: currentState = STATE_AUTHORS; break;
 8000a3c:	4b36      	ldr	r3, [pc, #216]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 8000a3e:	2202      	movs	r2, #2
 8000a40:	701a      	strb	r2, [r3, #0]
 8000a42:	e007      	b.n	8000a54 <HAL_UART_RxCpltCallback+0xe8>
                        case 2: currentState = STATE_DESC; break;
 8000a44:	4b34      	ldr	r3, [pc, #208]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 8000a46:	2203      	movs	r2, #3
 8000a48:	701a      	strb	r2, [r3, #0]
 8000a4a:	e003      	b.n	8000a54 <HAL_UART_RxCpltCallback+0xe8>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000a4c:	4b32      	ldr	r3, [pc, #200]	@ (8000b18 <HAL_UART_RxCpltCallback+0x1ac>)
 8000a4e:	2204      	movs	r2, #4
 8000a50:	701a      	strb	r2, [r3, #0]
 8000a52:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000a54:	2301      	movs	r3, #1
 8000a56:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
        // 2. TERMINAL (Wykonujemy TYLKO je≈õli to nie by≈Ça nawigacja)
        if (is_nav_command == 0)
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d149      	bne.n	8000af2 <HAL_UART_RxCpltCallback+0x186>
        {
            HAL_UART_Transmit(&huart2, &rx_data[0], 1, 10); // Echo znaku
 8000a5e:	230a      	movs	r3, #10
 8000a60:	2201      	movs	r2, #1
 8000a62:	492b      	ldr	r1, [pc, #172]	@ (8000b10 <HAL_UART_RxCpltCallback+0x1a4>)
 8000a64:	482f      	ldr	r0, [pc, #188]	@ (8000b24 <HAL_UART_RxCpltCallback+0x1b8>)
 8000a66:	f004 fa7f 	bl	8004f68 <HAL_UART_Transmit>

            if (c == '\r' || c == '\n')
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	2b0d      	cmp	r3, #13
 8000a6e:	d002      	beq.n	8000a76 <HAL_UART_RxCpltCallback+0x10a>
 8000a70:	7bbb      	ldrb	r3, [r7, #14]
 8000a72:	2b0a      	cmp	r3, #10
 8000a74:	d11a      	bne.n	8000aac <HAL_UART_RxCpltCallback+0x140>
            {
                printf("\r\n"); // Nowa linia
 8000a76:	482c      	ldr	r0, [pc, #176]	@ (8000b28 <HAL_UART_RxCpltCallback+0x1bc>)
 8000a78:	f006 f98a 	bl	8006d90 <puts>
                cmd_buffer[cmd_index] = '\0';
 8000a7c:	4b25      	ldr	r3, [pc, #148]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	461a      	mov	r2, r3
 8000a84:	4b29      	ldr	r3, [pc, #164]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1c0>)
 8000a86:	2100      	movs	r1, #0
 8000a88:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0) {
 8000a8a:	4b22      	ldr	r3, [pc, #136]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d005      	beq.n	8000aa0 <HAL_UART_RxCpltCallback+0x134>
                    CheckCommand(cmd_buffer);
 8000a94:	4825      	ldr	r0, [pc, #148]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1c0>)
 8000a96:	f7ff fe17 	bl	80006c8 <CheckCommand>
                    DisplayTerminalPrompt();
 8000a9a:	f7ff fe03 	bl	80006a4 <DisplayTerminalPrompt>
 8000a9e:	e001      	b.n	8000aa4 <HAL_UART_RxCpltCallback+0x138>
                } else {
                    DisplayTerminalPrompt();
 8000aa0:	f7ff fe00 	bl	80006a4 <DisplayTerminalPrompt>
                }
                cmd_index = 0; // Reset bufora po Enterze
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	e022      	b.n	8000af2 <HAL_UART_RxCpltCallback+0x186>
            }
            else if (c == 0x08 || c == 127) { // Backspace
 8000aac:	7bbb      	ldrb	r3, [r7, #14]
 8000aae:	2b08      	cmp	r3, #8
 8000ab0:	d002      	beq.n	8000ab8 <HAL_UART_RxCpltCallback+0x14c>
 8000ab2:	7bbb      	ldrb	r3, [r7, #14]
 8000ab4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ab6:	d10c      	bne.n	8000ad2 <HAL_UART_RxCpltCallback+0x166>
                if (cmd_index > 0) cmd_index--;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d017      	beq.n	8000af2 <HAL_UART_RxCpltCallback+0x186>
 8000ac2:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ace:	701a      	strb	r2, [r3, #0]
 8000ad0:	e00f      	b.n	8000af2 <HAL_UART_RxCpltCallback+0x186>
            }
            else {
                if (cmd_index < CMD_BUF_SIZE) cmd_buffer[cmd_index++] = c;
 8000ad2:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b27      	cmp	r3, #39	@ 0x27
 8000ada:	d80a      	bhi.n	8000af2 <HAL_UART_RxCpltCallback+0x186>
 8000adc:	4b0d      	ldr	r3, [pc, #52]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	1c5a      	adds	r2, r3, #1
 8000ae4:	b2d1      	uxtb	r1, r2
 8000ae6:	4a0b      	ldr	r2, [pc, #44]	@ (8000b14 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ae8:	7011      	strb	r1, [r2, #0]
 8000aea:	4619      	mov	r1, r3
 8000aec:	4a0f      	ldr	r2, [pc, #60]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1c0>)
 8000aee:	7bbb      	ldrb	r3, [r7, #14]
 8000af0:	5453      	strb	r3, [r2, r1]
            }
        }
        // Wa≈ºne: wznawiamy nas≈Çuchiwanie
        //GetCommand();
        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000af2:	2201      	movs	r2, #1
 8000af4:	4906      	ldr	r1, [pc, #24]	@ (8000b10 <HAL_UART_RxCpltCallback+0x1a4>)
 8000af6:	480b      	ldr	r0, [pc, #44]	@ (8000b24 <HAL_UART_RxCpltCallback+0x1b8>)
 8000af8:	f004 fb88 	bl	800520c <HAL_UART_Receive_IT>
    }
}
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	080081f8 	.word	0x080081f8
 8000b08:	200000b8 	.word	0x200000b8
 8000b0c:	40004400 	.word	0x40004400
 8000b10:	200002b0 	.word	0x200002b0
 8000b14:	200002b1 	.word	0x200002b1
 8000b18:	200002a9 	.word	0x200002a9
 8000b1c:	2000029c 	.word	0x2000029c
 8000b20:	200002ac 	.word	0x200002ac
 8000b24:	200001dc 	.word	0x200001dc
 8000b28:	08007fe4 	.word	0x08007fe4
 8000b2c:	20000264 	.word	0x20000264

08000b30 <Flash_ReadBalance>:


uint32_t Flash_ReadBalance(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	@ (8000b64 <Flash_ReadBalance+0x34>)
 8000b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b3c:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0; // Flash nie by≈Ça jeszcze zapisana
 8000b40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b48:	bf08      	it	eq
 8000b4a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8000b4e:	d101      	bne.n	8000b54 <Flash_ReadBalance+0x24>
 8000b50:	2300      	movs	r3, #0
 8000b52:	e000      	b.n	8000b56 <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);   // bierzemy dolne 32-bit
 8000b54:	683b      	ldr	r3, [r7, #0]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	080ff800 	.word	0x080ff800

08000b68 <DisplayTitle>:
        }
    }
}

void DisplayTitle()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000b6c:	4803      	ldr	r0, [pc, #12]	@ (8000b7c <DisplayTitle+0x14>)
 8000b6e:	f006 f90f 	bl	8006d90 <puts>
	printf("            In luck we trust, in probability we pray \r\n");
 8000b72:	4803      	ldr	r0, [pc, #12]	@ (8000b80 <DisplayTitle+0x18>)
 8000b74:	f006 f90c 	bl	8006d90 <puts>
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	08008204 	.word	0x08008204
 8000b80:	08008234 	.word	0x08008234

08000b84 <DisplaySeparationBorder>:
void DisplaySeparationBorder()
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	printf("------------------------------------------------------- \r\n");
 8000b88:	4802      	ldr	r0, [pc, #8]	@ (8000b94 <DisplaySeparationBorder+0x10>)
 8000b8a:	f006 f901 	bl	8006d90 <puts>
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	0800826c 	.word	0x0800826c

08000b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b098      	sub	sp, #96	@ 0x60
 8000b9c:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  //@@
  HAL_Init();
 8000b9e:	f001 fb27 	bl	80021f0 <HAL_Init>
  setvbuf(stdin, NULL ,_IONBF, 0);
 8000ba2:	4b78      	ldr	r3, [pc, #480]	@ (8000d84 <main+0x1ec>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	6858      	ldr	r0, [r3, #4]
 8000ba8:	2300      	movs	r3, #0
 8000baa:	2202      	movs	r2, #2
 8000bac:	2100      	movs	r1, #0
 8000bae:	f006 f8f7 	bl	8006da0 <setvbuf>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb2:	f000 fb19 	bl	80011e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb6:	f000 fc5b 	bl	8001470 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bba:	f000 fc29 	bl	8001410 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000bbe:	f000 fb65 	bl	800128c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000bc2:	f000 fbe7 	bl	8001394 <MX_SPI1_Init>
    	  {
    	        // komenda niepoprawna ‚Äì ju≈º wypisane w CheckCommand
    	  }
      }
  //@@*/
  setvbuf(stdout, NULL, _IONBF, 0);
 8000bc6:	4b6f      	ldr	r3, [pc, #444]	@ (8000d84 <main+0x1ec>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	6898      	ldr	r0, [r3, #8]
 8000bcc:	2300      	movs	r3, #0
 8000bce:	2202      	movs	r2, #2
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	f006 f8e5 	bl	8006da0 <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000bd6:	f000 fd55 	bl	8001684 <ssd1306_Init>
    ssd1306_Fill(Black);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 fdbc 	bl	8001758 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000be0:	f000 fdd2 	bl	8001788 <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    credits = Flash_ReadBalance();
 8000be4:	f7ff ffa4 	bl	8000b30 <Flash_ReadBalance>
 8000be8:	4603      	mov	r3, r0
 8000bea:	461a      	mov	r2, r3
 8000bec:	4b66      	ldr	r3, [pc, #408]	@ (8000d88 <main+0x1f0>)
 8000bee:	601a      	str	r2, [r3, #0]

    // 2. WYMUSZENIE PRIORYTETU PRZERWANIA
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	2026      	movs	r0, #38	@ 0x26
 8000bf6:	f001 fc76 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bfa:	2026      	movs	r0, #38	@ 0x26
 8000bfc:	f001 fc8f 	bl	800251e <HAL_NVIC_EnableIRQ>

    // 3. Test bezpo≈õredni
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000c00:	2364      	movs	r3, #100	@ 0x64
 8000c02:	220e      	movs	r2, #14
 8000c04:	4961      	ldr	r1, [pc, #388]	@ (8000d8c <main+0x1f4>)
 8000c06:	4862      	ldr	r0, [pc, #392]	@ (8000d90 <main+0x1f8>)
 8000c08:	f004 f9ae 	bl	8004f68 <HAL_UART_Transmit>

    // POWITANIE W TERMINALU
    printf("\033[2J\033[H"); // Clear screen
 8000c0c:	4861      	ldr	r0, [pc, #388]	@ (8000d94 <main+0x1fc>)
 8000c0e:	f006 f857 	bl	8006cc0 <iprintf>
    DisplayTitle();
 8000c12:	f7ff ffa9 	bl	8000b68 <DisplayTitle>
    DisplaySeparationBorder();
 8000c16:	f7ff ffb5 	bl	8000b84 <DisplaySeparationBorder>
    printf("System status  : ONLINE \r\n");
 8000c1a:	485f      	ldr	r0, [pc, #380]	@ (8000d98 <main+0x200>)
 8000c1c:	f006 f8b8 	bl	8006d90 <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000c20:	485e      	ldr	r0, [pc, #376]	@ (8000d9c <main+0x204>)
 8000c22:	f006 f8b5 	bl	8006d90 <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000c26:	4b58      	ldr	r3, [pc, #352]	@ (8000d88 <main+0x1f0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	485c      	ldr	r0, [pc, #368]	@ (8000da0 <main+0x208>)
 8000c2e:	f006 f847 	bl	8006cc0 <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000c32:	495c      	ldr	r1, [pc, #368]	@ (8000da4 <main+0x20c>)
 8000c34:	485c      	ldr	r0, [pc, #368]	@ (8000da8 <main+0x210>)
 8000c36:	f006 f843 	bl	8006cc0 <iprintf>
    DisplaySeparationBorder();
 8000c3a:	f7ff ffa3 	bl	8000b84 <DisplaySeparationBorder>
    DisplayTerminalPrompt();
 8000c3e:	f7ff fd31 	bl	80006a4 <DisplayTerminalPrompt>




    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000c42:	2201      	movs	r2, #1
 8000c44:	4959      	ldr	r1, [pc, #356]	@ (8000dac <main+0x214>)
 8000c46:	4852      	ldr	r0, [pc, #328]	@ (8000d90 <main+0x1f8>)
 8000c48:	f004 fae0 	bl	800520c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f000 fd83 	bl	8001758 <ssd1306_Fill>
	  switch (currentState)
 8000c52:	4b57      	ldr	r3, [pc, #348]	@ (8000db0 <main+0x218>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2b04      	cmp	r3, #4
 8000c5a:	f200 82a5 	bhi.w	80011a8 <main+0x610>
 8000c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8000c64 <main+0xcc>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000c79 	.word	0x08000c79
 8000c68:	08000cd9 	.word	0x08000cd9
 8000c6c:	080010f9 	.word	0x080010f9
 8000c70:	0800113d 	.word	0x0800113d
 8000c74:	08001155 	.word	0x08001155
	  {
	  	  case STATE_MENU:
	  		  ssd1306_FillRectangle(0, 0, 128, 12, White);
 8000c78:	2301      	movs	r3, #1
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	230c      	movs	r3, #12
 8000c7e:	2280      	movs	r2, #128	@ 0x80
 8000c80:	2100      	movs	r1, #0
 8000c82:	2000      	movs	r0, #0
 8000c84:	f000 ff6d 	bl	8001b62 <ssd1306_FillRectangle>
	  		  ssd1306_SetCursor(20, 2);
 8000c88:	2102      	movs	r1, #2
 8000c8a:	2014      	movs	r0, #20
 8000c8c:	f000 feae 	bl	80019ec <ssd1306_SetCursor>
	  		  ssd1306_WriteString("MALE LAS VEGAS", Font_6x8, Black);
 8000c90:	4b48      	ldr	r3, [pc, #288]	@ (8000db4 <main+0x21c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	9200      	str	r2, [sp, #0]
 8000c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c98:	4847      	ldr	r0, [pc, #284]	@ (8000db8 <main+0x220>)
 8000c9a:	f000 fe81 	bl	80019a0 <ssd1306_WriteString>
	  	  	  DrawMenuLine(16,0,"1. Game");
 8000c9e:	4a47      	ldr	r2, [pc, #284]	@ (8000dbc <main+0x224>)
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2010      	movs	r0, #16
 8000ca4:	f7ff fe12 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(27,1,"2. Authors");
 8000ca8:	4a45      	ldr	r2, [pc, #276]	@ (8000dc0 <main+0x228>)
 8000caa:	2101      	movs	r1, #1
 8000cac:	201b      	movs	r0, #27
 8000cae:	f7ff fe0d 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(38, 2,"3. About game");
 8000cb2:	4a44      	ldr	r2, [pc, #272]	@ (8000dc4 <main+0x22c>)
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	2026      	movs	r0, #38	@ 0x26
 8000cb8:	f7ff fe08 	bl	80008cc <DrawMenuLine>
	  	  	  DrawMenuLine(49,3,"4. Accounts");
 8000cbc:	4a42      	ldr	r2, [pc, #264]	@ (8000dc8 <main+0x230>)
 8000cbe:	2103      	movs	r1, #3
 8000cc0:	2031      	movs	r0, #49	@ 0x31
 8000cc2:	f7ff fe03 	bl	80008cc <DrawMenuLine>
	  	  	  ssd1306_DrawRectangle(0, 13, 127, 63, White);
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	233f      	movs	r3, #63	@ 0x3f
 8000ccc:	227f      	movs	r2, #127	@ 0x7f
 8000cce:	210d      	movs	r1, #13
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f000 ff0f 	bl	8001af4 <ssd1306_DrawRectangle>
	  	  	  break;
 8000cd6:	e267      	b.n	80011a8 <main+0x610>
	  	  case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f000 fe86 	bl	80019ec <ssd1306_SetCursor>
	  	  	  	                sprintf(buffor, "Credits: %d", credits);
 8000ce0:	4b29      	ldr	r3, [pc, #164]	@ (8000d88 <main+0x1f0>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	4939      	ldr	r1, [pc, #228]	@ (8000dcc <main+0x234>)
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f006 f90d 	bl	8006f08 <siprintf>
	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 8000cee:	4b31      	ldr	r3, [pc, #196]	@ (8000db4 <main+0x21c>)
 8000cf0:	1d38      	adds	r0, r7, #4
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	9200      	str	r2, [sp, #0]
 8000cf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cf8:	f000 fe52 	bl	80019a0 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2050      	movs	r0, #80	@ 0x50
 8000d00:	f000 fe74 	bl	80019ec <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 8000d04:	4b2b      	ldr	r3, [pc, #172]	@ (8000db4 <main+0x21c>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	9200      	str	r2, [sp, #0]
 8000d0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d0c:	4830      	ldr	r0, [pc, #192]	@ (8000dd0 <main+0x238>)
 8000d0e:	f000 fe47 	bl	80019a0 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000d12:	2300      	movs	r3, #0
 8000d14:	657b      	str	r3, [r7, #84]	@ 0x54
 8000d16:	e009      	b.n	8000d2c <main+0x194>
 8000d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	210f      	movs	r1, #15
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 fd59 	bl	80017d8 <ssd1306_DrawPixel>
 8000d26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d28:	3301      	adds	r3, #1
 8000d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8000d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d30:	ddf2      	ble.n	8000d18 <main+0x180>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000d32:	2300      	movs	r3, #0
 8000d34:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d36:	e009      	b.n	8000d4c <main+0x1b4>
 8000d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2130      	movs	r1, #48	@ 0x30
 8000d40:	4618      	mov	r0, r3
 8000d42:	f000 fd49 	bl	80017d8 <ssd1306_DrawPixel>
 8000d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d48:	3301      	adds	r3, #1
 8000d4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d4e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d50:	ddf2      	ble.n	8000d38 <main+0x1a0>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 8000d52:	211b      	movs	r1, #27
 8000d54:	2000      	movs	r0, #0
 8000d56:	f000 fe49 	bl	80019ec <ssd1306_SetCursor>
 8000d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd4 <main+0x23c>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	9200      	str	r2, [sp, #0]
 8000d60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d62:	481d      	ldr	r0, [pc, #116]	@ (8000dd8 <main+0x240>)
 8000d64:	f000 fe1c 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8000d68:	211b      	movs	r1, #27
 8000d6a:	2078      	movs	r0, #120	@ 0x78
 8000d6c:	f000 fe3e 	bl	80019ec <ssd1306_SetCursor>
 8000d70:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <main+0x23c>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	9200      	str	r2, [sp, #0]
 8000d76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d78:	4818      	ldr	r0, [pc, #96]	@ (8000ddc <main+0x244>)
 8000d7a:	f000 fe11 	bl	80019a0 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 8000d7e:	2300      	movs	r3, #0
 8000d80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d82:	e0d4      	b.n	8000f2e <main+0x396>
 8000d84:	200000b8 	.word	0x200000b8
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	080082a8 	.word	0x080082a8
 8000d90:	200001dc 	.word	0x200001dc
 8000d94:	080082bc 	.word	0x080082bc
 8000d98:	080082c4 	.word	0x080082c4
 8000d9c:	080082e0 	.word	0x080082e0
 8000da0:	080082fc 	.word	0x080082fc
 8000da4:	20000004 	.word	0x20000004
 8000da8:	08008318 	.word	0x08008318
 8000dac:	200002b0 	.word	0x200002b0
 8000db0:	200002a9 	.word	0x200002a9
 8000db4:	08009ed8 	.word	0x08009ed8
 8000db8:	08008330 	.word	0x08008330
 8000dbc:	08008340 	.word	0x08008340
 8000dc0:	08008348 	.word	0x08008348
 8000dc4:	08008354 	.word	0x08008354
 8000dc8:	08008364 	.word	0x08008364
 8000dcc:	08008370 	.word	0x08008370
 8000dd0:	0800837c 	.word	0x0800837c
 8000dd4:	08009ee4 	.word	0x08009ee4
 8000dd8:	08008384 	.word	0x08008384
 8000ddc:	08008388 	.word	0x08008388
	  	  	  	                    if(reel_state[i] == 1){
 8000de0:	4aa5      	ldr	r2, [pc, #660]	@ (8001078 <main+0x4e0>)
 8000de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d161      	bne.n	8000eb0 <main+0x318>
	  	  	  	                        uint32_t dodatkowe_opoznienie = i * 1000;
 8000dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000df2:	fb02 f303 	mul.w	r3, r2, r3
 8000df6:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - start_time > (duration + dodatkowe_opoznienie)){
 8000df8:	f001 fa6a 	bl	80022d0 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	4b9f      	ldr	r3, [pc, #636]	@ (800107c <main+0x4e4>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	1ad2      	subs	r2, r2, r3
 8000e04:	4b9e      	ldr	r3, [pc, #632]	@ (8001080 <main+0x4e8>)
 8000e06:	6819      	ldr	r1, [r3, #0]
 8000e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e0a:	440b      	add	r3, r1
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d90c      	bls.n	8000e2a <main+0x292>
	  	  	  	                            if(reel[i].pixel_offset == 0){
 8000e10:	4a9c      	ldr	r2, [pc, #624]	@ (8001084 <main+0x4ec>)
 8000e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e14:	011b      	lsls	r3, r3, #4
 8000e16:	4413      	add	r3, r2
 8000e18:	3308      	adds	r3, #8
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d104      	bne.n	8000e2a <main+0x292>
	  	  	  	                                reel_state[i] = 0;
 8000e20:	4a95      	ldr	r2, [pc, #596]	@ (8001078 <main+0x4e0>)
 8000e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e24:	2100      	movs	r1, #0
 8000e26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(reel_state[i] == 1) {
 8000e2a:	4a93      	ldr	r2, [pc, #588]	@ (8001078 <main+0x4e0>)
 8000e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d13c      	bne.n	8000eb0 <main+0x318>
	  	  	  	                            reel[i].pixel_offset += speed;
 8000e36:	4a93      	ldr	r2, [pc, #588]	@ (8001084 <main+0x4ec>)
 8000e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e3a:	011b      	lsls	r3, r3, #4
 8000e3c:	4413      	add	r3, r2
 8000e3e:	3308      	adds	r3, #8
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	4b91      	ldr	r3, [pc, #580]	@ (8001088 <main+0x4f0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	441a      	add	r2, r3
 8000e48:	498e      	ldr	r1, [pc, #568]	@ (8001084 <main+0x4ec>)
 8000e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e4c:	011b      	lsls	r3, r3, #4
 8000e4e:	440b      	add	r3, r1
 8000e50:	3308      	adds	r3, #8
 8000e52:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(reel[i].pixel_offset >= 32){
 8000e54:	4a8b      	ldr	r2, [pc, #556]	@ (8001084 <main+0x4ec>)
 8000e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e58:	011b      	lsls	r3, r3, #4
 8000e5a:	4413      	add	r3, r2
 8000e5c:	3308      	adds	r3, #8
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b1f      	cmp	r3, #31
 8000e62:	dd25      	ble.n	8000eb0 <main+0x318>
	  	  	  	                                reel[i].pixel_offset = 0;
 8000e64:	4a87      	ldr	r2, [pc, #540]	@ (8001084 <main+0x4ec>)
 8000e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e68:	011b      	lsls	r3, r3, #4
 8000e6a:	4413      	add	r3, r2
 8000e6c:	3308      	adds	r3, #8
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].current_symbol = reel[i].next_symbol;
 8000e72:	4a84      	ldr	r2, [pc, #528]	@ (8001084 <main+0x4ec>)
 8000e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e76:	011b      	lsls	r3, r3, #4
 8000e78:	4413      	add	r3, r2
 8000e7a:	3304      	adds	r3, #4
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	4981      	ldr	r1, [pc, #516]	@ (8001084 <main+0x4ec>)
 8000e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e82:	011b      	lsls	r3, r3, #4
 8000e84:	440b      	add	r3, r1
 8000e86:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].next_symbol = rand() % 7;
 8000e88:	f005 fcd6 	bl	8006838 <rand>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800108c <main+0x4f4>)
 8000e90:	fb83 1302 	smull	r1, r3, r3, r2
 8000e94:	4413      	add	r3, r2
 8000e96:	1099      	asrs	r1, r3, #2
 8000e98:	17d3      	asrs	r3, r2, #31
 8000e9a:	1ac9      	subs	r1, r1, r3
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	00db      	lsls	r3, r3, #3
 8000ea0:	1a5b      	subs	r3, r3, r1
 8000ea2:	1ad1      	subs	r1, r2, r3
 8000ea4:	4a77      	ldr	r2, [pc, #476]	@ (8001084 <main+0x4ec>)
 8000ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	4413      	add	r3, r2
 8000eac:	3304      	adds	r3, #4
 8000eae:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int symbol_obecny_y = reel[i].pixel_offset + 16;
 8000eb0:	4a74      	ldr	r2, [pc, #464]	@ (8001084 <main+0x4ec>)
 8000eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb4:	011b      	lsls	r3, r3, #4
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3308      	adds	r3, #8
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	3310      	adds	r3, #16
 8000ebe:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int symbol_nastepny_y = symbol_obecny_y - 32;
 8000ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ec2:	3b20      	subs	r3, #32
 8000ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, symbol_obecny_y, epd_bitmap_allArray[reel[i].current_symbol], 32, 32, White);
 8000ec6:	4a6f      	ldr	r2, [pc, #444]	@ (8001084 <main+0x4ec>)
 8000ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eca:	011b      	lsls	r3, r3, #4
 8000ecc:	4413      	add	r3, r2
 8000ece:	330c      	adds	r3, #12
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	b2d8      	uxtb	r0, r3
 8000ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed6:	b2d9      	uxtb	r1, r3
 8000ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8001084 <main+0x4ec>)
 8000eda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000edc:	011b      	lsls	r3, r3, #4
 8000ede:	4413      	add	r3, r2
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a6b      	ldr	r2, [pc, #428]	@ (8001090 <main+0x4f8>)
 8000ee4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	2320      	movs	r3, #32
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	2320      	movs	r3, #32
 8000ef2:	f000 fe84 	bl	8001bfe <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, symbol_nastepny_y, epd_bitmap_allArray[reel[i].next_symbol], 32, 32, White);
 8000ef6:	4a63      	ldr	r2, [pc, #396]	@ (8001084 <main+0x4ec>)
 8000ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	4413      	add	r3, r2
 8000efe:	330c      	adds	r3, #12
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	b2d8      	uxtb	r0, r3
 8000f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f06:	b2d9      	uxtb	r1, r3
 8000f08:	4a5e      	ldr	r2, [pc, #376]	@ (8001084 <main+0x4ec>)
 8000f0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f0c:	011b      	lsls	r3, r3, #4
 8000f0e:	4413      	add	r3, r2
 8000f10:	3304      	adds	r3, #4
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a5e      	ldr	r2, [pc, #376]	@ (8001090 <main+0x4f8>)
 8000f16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	2320      	movs	r3, #32
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2320      	movs	r3, #32
 8000f24:	f000 fe6b 	bl	8001bfe <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 8000f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	f77f af55 	ble.w	8000de0 <main+0x248>
	  	  	  	                }

	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8000f36:	4b57      	ldr	r3, [pc, #348]	@ (8001094 <main+0x4fc>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	f040 80b7 	bne.w	80010b0 <main+0x518>
 8000f42:	4b4d      	ldr	r3, [pc, #308]	@ (8001078 <main+0x4e0>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	f040 80b2 	bne.w	80010b0 <main+0x518>
 8000f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8001078 <main+0x4e0>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	f040 80ad 	bne.w	80010b0 <main+0x518>
 8000f56:	4b48      	ldr	r3, [pc, #288]	@ (8001078 <main+0x4e0>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f040 80a8 	bne.w	80010b0 <main+0x518>
 8000f60:	4b4d      	ldr	r3, [pc, #308]	@ (8001098 <main+0x500>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	f040 80a2 	bne.w	80010b0 <main+0x518>
	  	  	  	                    int s0 = reel[0].current_symbol;
 8000f6c:	4b45      	ldr	r3, [pc, #276]	@ (8001084 <main+0x4ec>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s1 = reel[1].current_symbol;
 8000f72:	4b44      	ldr	r3, [pc, #272]	@ (8001084 <main+0x4ec>)
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int s2 = reel[2].current_symbol;
 8000f78:	4b42      	ldr	r3, [pc, #264]	@ (8001084 <main+0x4ec>)
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                    int win = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(s0 == s1 && s1 == s2) win = symbols_credits[s0];
 8000f82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d109      	bne.n	8000f9e <main+0x406>
 8000f8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d105      	bne.n	8000f9e <main+0x406>
 8000f92:	4a42      	ldr	r2, [pc, #264]	@ (800109c <main+0x504>)
 8000f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f9c:	e02b      	b.n	8000ff6 <main+0x45e>
	  	  	  	                    else if(s0 == s1) win = (symbols_credits[s0])/3;
 8000f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d10a      	bne.n	8000fbc <main+0x424>
 8000fa6:	4a3d      	ldr	r2, [pc, #244]	@ (800109c <main+0x504>)
 8000fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fae:	4a3c      	ldr	r2, [pc, #240]	@ (80010a0 <main+0x508>)
 8000fb0:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb4:	17db      	asrs	r3, r3, #31
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000fba:	e01c      	b.n	8000ff6 <main+0x45e>
	  	  	  	                    else if(s1 == s2) win = (symbols_credits[s1])/3;
 8000fbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000fbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d10a      	bne.n	8000fda <main+0x442>
 8000fc4:	4a35      	ldr	r2, [pc, #212]	@ (800109c <main+0x504>)
 8000fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fcc:	4a34      	ldr	r2, [pc, #208]	@ (80010a0 <main+0x508>)
 8000fce:	fb82 1203 	smull	r1, r2, r2, r3
 8000fd2:	17db      	asrs	r3, r3, #31
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000fd8:	e00d      	b.n	8000ff6 <main+0x45e>
	  	  	  	                    else if(s0 == s2) win = (symbols_credits[s0])/3;
 8000fda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000fdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d109      	bne.n	8000ff6 <main+0x45e>
 8000fe2:	4a2e      	ldr	r2, [pc, #184]	@ (800109c <main+0x504>)
 8000fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fea:	4a2d      	ldr	r2, [pc, #180]	@ (80010a0 <main+0x508>)
 8000fec:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff0:	17db      	asrs	r3, r3, #31
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(win > 0){
 8000ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	dd33      	ble.n	8001064 <main+0x4cc>
	  	  	  	                        credits += win;
 8000ffc:	4b29      	ldr	r3, [pc, #164]	@ (80010a4 <main+0x50c>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001002:	4413      	add	r3, r2
 8001004:	4a27      	ldr	r2, [pc, #156]	@ (80010a4 <main+0x50c>)
 8001006:	6013      	str	r3, [r2, #0]
	  	  	  	                        Flash_WriteBalance(credits);
 8001008:	4b26      	ldr	r3, [pc, #152]	@ (80010a4 <main+0x50c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fb0d 	bl	800062c <Flash_WriteBalance>
	  	  	  	                        ssd1306_FillRectangle(10, 18, 108, 48, White);
 8001012:	2301      	movs	r3, #1
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2330      	movs	r3, #48	@ 0x30
 8001018:	226c      	movs	r2, #108	@ 0x6c
 800101a:	2112      	movs	r1, #18
 800101c:	200a      	movs	r0, #10
 800101e:	f000 fda0 	bl	8001b62 <ssd1306_FillRectangle>
	  	  	  	                        sprintf(buffor,"WIN %d", win );
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001026:	4920      	ldr	r1, [pc, #128]	@ (80010a8 <main+0x510>)
 8001028:	4618      	mov	r0, r3
 800102a:	f005 ff6d 	bl	8006f08 <siprintf>
	  	  	  	                        int x_position = (win > 99) ? 25 : 35;
 800102e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001030:	2b63      	cmp	r3, #99	@ 0x63
 8001032:	dd01      	ble.n	8001038 <main+0x4a0>
 8001034:	2319      	movs	r3, #25
 8001036:	e000      	b.n	800103a <main+0x4a2>
 8001038:	2323      	movs	r3, #35	@ 0x23
 800103a:	63bb      	str	r3, [r7, #56]	@ 0x38
	  	  	  	                        ssd1306_SetCursor(x_position, 28);
 800103c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800103e:	b2db      	uxtb	r3, r3
 8001040:	211c      	movs	r1, #28
 8001042:	4618      	mov	r0, r3
 8001044:	f000 fcd2 	bl	80019ec <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 8001048:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <main+0x514>)
 800104a:	1d38      	adds	r0, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	9200      	str	r2, [sp, #0]
 8001050:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001052:	f000 fca5 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                        ssd1306_UpdateScreen();
 8001056:	f000 fb97 	bl	8001788 <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 800105a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800105e:	f001 f943 	bl	80022e8 <HAL_Delay>
 8001062:	e003      	b.n	800106c <main+0x4d4>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 8001064:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001068:	f001 f93e 	bl	80022e8 <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    game_active = 0;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <main+0x4fc>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8001072:	bf00      	nop
	  	  	  	                    ssd1306_SetCursor(25, 22);
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
	  	  	  	                    ssd1306_SetCursor(20, 35);
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
	  	  	  	                }
	  	  	  	                break;
 8001074:	e097      	b.n	80011a6 <main+0x60e>
 8001076:	bf00      	nop
 8001078:	20000290 	.word	0x20000290
 800107c:	200002a0 	.word	0x200002a0
 8001080:	200002a4 	.word	0x200002a4
 8001084:	20000034 	.word	0x20000034
 8001088:	20000030 	.word	0x20000030
 800108c:	92492493 	.word	0x92492493
 8001090:	20000064 	.word	0x20000064
 8001094:	2000029c 	.word	0x2000029c
 8001098:	200002a8 	.word	0x200002a8
 800109c:	20000014 	.word	0x20000014
 80010a0:	55555556 	.word	0x55555556
 80010a4:	20000000 	.word	0x20000000
 80010a8:	0800838c 	.word	0x0800838c
 80010ac:	08009ef0 	.word	0x08009ef0
	  	  	  	                else if(no_money == 1){
 80010b0:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <main+0x618>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d175      	bne.n	80011a6 <main+0x60e>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 80010ba:	2301      	movs	r3, #1
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	2320      	movs	r3, #32
 80010c0:	226c      	movs	r2, #108	@ 0x6c
 80010c2:	2112      	movs	r1, #18
 80010c4:	200a      	movs	r0, #10
 80010c6:	f000 fd4c 	bl	8001b62 <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 22);
 80010ca:	2116      	movs	r1, #22
 80010cc:	2019      	movs	r0, #25
 80010ce:	f000 fc8d 	bl	80019ec <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
 80010d2:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <main+0x61c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	9200      	str	r2, [sp, #0]
 80010d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010da:	4837      	ldr	r0, [pc, #220]	@ (80011b8 <main+0x620>)
 80010dc:	f000 fc60 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 80010e0:	2123      	movs	r1, #35	@ 0x23
 80010e2:	2014      	movs	r0, #20
 80010e4:	f000 fc82 	bl	80019ec <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
 80010e8:	4b34      	ldr	r3, [pc, #208]	@ (80011bc <main+0x624>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	9200      	str	r2, [sp, #0]
 80010ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010f0:	4833      	ldr	r0, [pc, #204]	@ (80011c0 <main+0x628>)
 80010f2:	f000 fc55 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                break;
 80010f6:	e056      	b.n	80011a6 <main+0x60e>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Authors:", Font_7x10, White);
 80010f8:	2100      	movs	r1, #0
 80010fa:	2000      	movs	r0, #0
 80010fc:	f000 fc76 	bl	80019ec <ssd1306_SetCursor>
 8001100:	4b2c      	ldr	r3, [pc, #176]	@ (80011b4 <main+0x61c>)
 8001102:	2201      	movs	r2, #1
 8001104:	9200      	str	r2, [sp, #0]
 8001106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001108:	482e      	ldr	r0, [pc, #184]	@ (80011c4 <main+0x62c>)
 800110a:	f000 fc49 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 800110e:	2114      	movs	r1, #20
 8001110:	2000      	movs	r0, #0
 8001112:	f000 fc6b 	bl	80019ec <ssd1306_SetCursor>
 8001116:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <main+0x624>)
 8001118:	2201      	movs	r2, #1
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800111e:	482a      	ldr	r0, [pc, #168]	@ (80011c8 <main+0x630>)
 8001120:	f000 fc3e 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 8001124:	211e      	movs	r1, #30
 8001126:	2000      	movs	r0, #0
 8001128:	f000 fc60 	bl	80019ec <ssd1306_SetCursor>
 800112c:	4b23      	ldr	r3, [pc, #140]	@ (80011bc <main+0x624>)
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001134:	4825      	ldr	r0, [pc, #148]	@ (80011cc <main+0x634>)
 8001136:	f000 fc33 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                break;
 800113a:	e035      	b.n	80011a8 <main+0x610>

	  	  	  	            case STATE_DESC:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Opis gry...", Font_6x8, White);
 800113c:	2100      	movs	r1, #0
 800113e:	2000      	movs	r0, #0
 8001140:	f000 fc54 	bl	80019ec <ssd1306_SetCursor>
 8001144:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <main+0x624>)
 8001146:	2201      	movs	r2, #1
 8001148:	9200      	str	r2, [sp, #0]
 800114a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800114c:	4820      	ldr	r0, [pc, #128]	@ (80011d0 <main+0x638>)
 800114e:	f000 fc27 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                break;
 8001152:	e029      	b.n	80011a8 <main+0x610>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Accounts:", Font_7x10, White);
 8001154:	2100      	movs	r1, #0
 8001156:	2000      	movs	r0, #0
 8001158:	f000 fc48 	bl	80019ec <ssd1306_SetCursor>
 800115c:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <main+0x61c>)
 800115e:	2201      	movs	r2, #1
 8001160:	9200      	str	r2, [sp, #0]
 8001162:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001164:	481b      	ldr	r0, [pc, #108]	@ (80011d4 <main+0x63c>)
 8001166:	f000 fc1b 	bl	80019a0 <ssd1306_WriteString>

	  	  	  	                sprintf(buffor, "1. %s - %d", user_name, credits);
 800116a:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <main+0x640>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	1d38      	adds	r0, r7, #4
 8001170:	4a1a      	ldr	r2, [pc, #104]	@ (80011dc <main+0x644>)
 8001172:	491b      	ldr	r1, [pc, #108]	@ (80011e0 <main+0x648>)
 8001174:	f005 fec8 	bl	8006f08 <siprintf>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString(buffor, Font_6x8, White);
 8001178:	2114      	movs	r1, #20
 800117a:	2000      	movs	r0, #0
 800117c:	f000 fc36 	bl	80019ec <ssd1306_SetCursor>
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <main+0x624>)
 8001182:	1d38      	adds	r0, r7, #4
 8001184:	2201      	movs	r2, #1
 8001186:	9200      	str	r2, [sp, #0]
 8001188:	cb0e      	ldmia	r3, {r1, r2, r3}
 800118a:	f000 fc09 	bl	80019a0 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("2. CASINO - 1 MLN", Font_6x8, White);
 800118e:	211e      	movs	r1, #30
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fc2b 	bl	80019ec <ssd1306_SetCursor>
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <main+0x624>)
 8001198:	2201      	movs	r2, #1
 800119a:	9200      	str	r2, [sp, #0]
 800119c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800119e:	4811      	ldr	r0, [pc, #68]	@ (80011e4 <main+0x64c>)
 80011a0:	f000 fbfe 	bl	80019a0 <ssd1306_WriteString>
	  	  	  	                break;
 80011a4:	e000      	b.n	80011a8 <main+0x610>
	  	  	  	                break;
 80011a6:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 80011a8:	f000 faee 	bl	8001788 <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 80011ac:	e54e      	b.n	8000c4c <main+0xb4>
 80011ae:	bf00      	nop
 80011b0:	200002a8 	.word	0x200002a8
 80011b4:	08009ee4 	.word	0x08009ee4
 80011b8:	08008394 	.word	0x08008394
 80011bc:	08009ed8 	.word	0x08009ed8
 80011c0:	080083a4 	.word	0x080083a4
 80011c4:	080083b8 	.word	0x080083b8
 80011c8:	080083c4 	.word	0x080083c4
 80011cc:	080083d8 	.word	0x080083d8
 80011d0:	080083e8 	.word	0x080083e8
 80011d4:	080083f4 	.word	0x080083f4
 80011d8:	20000000 	.word	0x20000000
 80011dc:	20000004 	.word	0x20000004
 80011e0:	08008400 	.word	0x08008400
 80011e4:	0800840c 	.word	0x0800840c

080011e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b096      	sub	sp, #88	@ 0x58
 80011ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	2244      	movs	r2, #68	@ 0x44
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f005 ff9a 	bl	8007130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011fc:	463b      	mov	r3, r7
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800120a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800120e:	f001 ffcd 	bl	80031ac <HAL_PWREx_ControlVoltageScaling>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001218:	f000 f9c2 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800121c:	2302      	movs	r3, #2
 800121e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001220:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001224:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001226:	2310      	movs	r3, #16
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122a:	2302      	movs	r3, #2
 800122c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800122e:	2302      	movs	r3, #2
 8001230:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001232:	2301      	movs	r3, #1
 8001234:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001236:	230a      	movs	r3, #10
 8001238:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800123a:	2307      	movs	r3, #7
 800123c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800123e:	2302      	movs	r3, #2
 8001240:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001242:	2302      	movs	r3, #2
 8001244:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4618      	mov	r0, r3
 800124c:	f002 f804 	bl	8003258 <HAL_RCC_OscConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001256:	f000 f9a3 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2303      	movs	r3, #3
 8001260:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800126e:	463b      	mov	r3, r7
 8001270:	2104      	movs	r1, #4
 8001272:	4618      	mov	r0, r3
 8001274:	f002 fbcc 	bl	8003a10 <HAL_RCC_ClockConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800127e:	f000 f98f 	bl	80015a0 <Error_Handler>
  }
}
 8001282:	bf00      	nop
 8001284:	3758      	adds	r7, #88	@ 0x58
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b0aa      	sub	sp, #168	@ 0xa8
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	2288      	movs	r2, #136	@ 0x88
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f005 ff48 	bl	8007130 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012a0:	2340      	movs	r3, #64	@ 0x40
 80012a2:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	4618      	mov	r0, r3
 80012ae:	f002 fdd3 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 80012b2:	4b33      	ldr	r3, [pc, #204]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	4a32      	ldr	r2, [pc, #200]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80012be:	4b30      	ldr	r3, [pc, #192]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012d0:	f043 0302 	orr.w	r3, r3, #2
 80012d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <MX_I2C1_Init+0xf4>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80012e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012f0:	2301      	movs	r3, #1
 80012f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f6:	2303      	movs	r3, #3
 80012f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012fc:	2304      	movs	r3, #4
 80012fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001306:	4619      	mov	r1, r3
 8001308:	481e      	ldr	r0, [pc, #120]	@ (8001384 <MX_I2C1_Init+0xf8>)
 800130a:	f001 fc35 	bl	8002b78 <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001310:	4a1e      	ldr	r2, [pc, #120]	@ (800138c <MX_I2C1_Init+0x100>)
 8001312:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001316:	4a1e      	ldr	r2, [pc, #120]	@ (8001390 <MX_I2C1_Init+0x104>)
 8001318:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800131a:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <MX_I2C1_Init+0xfc>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001322:	2201      	movs	r2, #1
 8001324:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001326:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800132c:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <MX_I2C1_Init+0xfc>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001332:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <MX_I2C1_Init+0xfc>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800133e:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001340:	2200      	movs	r2, #0
 8001342:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001344:	4810      	ldr	r0, [pc, #64]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001346:	f001 fdf1 	bl	8002f2c <HAL_I2C_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8001350:	f000 f926 	bl	80015a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001354:	2100      	movs	r1, #0
 8001356:	480c      	ldr	r0, [pc, #48]	@ (8001388 <MX_I2C1_Init+0xfc>)
 8001358:	f001 fe83 	bl	8003062 <HAL_I2CEx_ConfigAnalogFilter>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8001362:	f000 f91d 	bl	80015a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001366:	2100      	movs	r1, #0
 8001368:	4807      	ldr	r0, [pc, #28]	@ (8001388 <MX_I2C1_Init+0xfc>)
 800136a:	f001 fec5 	bl	80030f8 <HAL_I2CEx_ConfigDigitalFilter>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8001374:	f000 f914 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	37a8      	adds	r7, #168	@ 0xa8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000
 8001384:	48000400 	.word	0x48000400
 8001388:	20000124 	.word	0x20000124
 800138c:	40005400 	.word	0x40005400
 8001390:	10d19ce4 	.word	0x10d19ce4

08001394 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_SPI1_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_SPI1_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013a6:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013ac:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013ae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013b2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013b4:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013c6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013ca:	2210      	movs	r2, #16
 80013cc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013da:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013e2:	2207      	movs	r2, #7
 80013e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013ee:	2208      	movs	r2, #8
 80013f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_SPI1_Init+0x74>)
 80013f4:	f003 f9ec 	bl	80047d0 <HAL_SPI_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80013fe:	f000 f8cf 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000178 	.word	0x20000178
 800140c:	40013000 	.word	0x40013000

08001410 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001414:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001416:	4a15      	ldr	r2, [pc, #84]	@ (800146c <MX_USART2_UART_Init+0x5c>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141a:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001446:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001448:	2200      	movs	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001454:	f003 fd3a 	bl	8004ecc <HAL_UART_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800145e:	f000 f89f 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200001dc 	.word	0x200001dc
 800146c:	40004400 	.word	0x40004400

08001470 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	@ 0x28
 8001474:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
 8001484:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001486:	4b43      	ldr	r3, [pc, #268]	@ (8001594 <MX_GPIO_Init+0x124>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148a:	4a42      	ldr	r2, [pc, #264]	@ (8001594 <MX_GPIO_Init+0x124>)
 800148c:	f043 0304 	orr.w	r3, r3, #4
 8001490:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001492:	4b40      	ldr	r3, [pc, #256]	@ (8001594 <MX_GPIO_Init+0x124>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	f003 0304 	and.w	r3, r3, #4
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149e:	4b3d      	ldr	r3, [pc, #244]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	4a3c      	ldr	r2, [pc, #240]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	4b37      	ldr	r3, [pc, #220]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	4a36      	ldr	r2, [pc, #216]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c2:	4b34      	ldr	r3, [pc, #208]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	4b31      	ldr	r3, [pc, #196]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a30      	ldr	r2, [pc, #192]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b2e      	ldr	r3, [pc, #184]	@ (8001594 <MX_GPIO_Init+0x124>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	482b      	ldr	r0, [pc, #172]	@ (8001598 <MX_GPIO_Init+0x128>)
 80014ec:	f001 fcee 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014fa:	f001 fce7 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2140      	movs	r1, #64	@ 0x40
 8001502:	4826      	ldr	r0, [pc, #152]	@ (800159c <MX_GPIO_Init+0x12c>)
 8001504:	f001 fce2 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800150e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001514:	2301      	movs	r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	481e      	ldr	r0, [pc, #120]	@ (8001598 <MX_GPIO_Init+0x128>)
 8001520:	f001 fb2a 	bl	8002b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4619      	mov	r1, r3
 800153a:	4817      	ldr	r0, [pc, #92]	@ (8001598 <MX_GPIO_Init+0x128>)
 800153c:	f001 fb1c 	bl	8002b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001540:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2300      	movs	r3, #0
 8001550:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155c:	f001 fb0c 	bl	8002b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001560:	2340      	movs	r3, #64	@ 0x40
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	4809      	ldr	r0, [pc, #36]	@ (800159c <MX_GPIO_Init+0x12c>)
 8001578:	f001 fafe 	bl	8002b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2101      	movs	r1, #1
 8001580:	2028      	movs	r0, #40	@ 0x28
 8001582:	f000 ffb0 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001586:	2028      	movs	r0, #40	@ 0x28
 8001588:	f000 ffc9 	bl	800251e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800158c:	bf00      	nop
 800158e:	3728      	adds	r7, #40	@ 0x28
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40021000 	.word	0x40021000
 8001598:	48000800 	.word	0x48000800
 800159c:	48000400 	.word	0x48000400

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <Error_Handler+0x8>

080015ac <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	2140      	movs	r1, #64	@ 0x40
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <ssd1306_Reset+0x3c>)
 80015b6:	f001 fc89 	bl	8002ecc <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c4:	f001 fc82 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015c8:	200a      	movs	r0, #10
 80015ca:	f000 fe8d 	bl	80022e8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d8:	f001 fc78 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015dc:	200a      	movs	r0, #10
 80015de:	f000 fe83 	bl	80022e8 <HAL_Delay>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	48000400 	.word	0x48000400

080015ec <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80015f6:	2200      	movs	r2, #0
 80015f8:	2140      	movs	r1, #64	@ 0x40
 80015fa:	480c      	ldr	r0, [pc, #48]	@ (800162c <ssd1306_WriteCommand+0x40>)
 80015fc:	f001 fc66 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001600:	2200      	movs	r2, #0
 8001602:	2180      	movs	r1, #128	@ 0x80
 8001604:	480a      	ldr	r0, [pc, #40]	@ (8001630 <ssd1306_WriteCommand+0x44>)
 8001606:	f001 fc61 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800160a:	1df9      	adds	r1, r7, #7
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	2201      	movs	r2, #1
 8001612:	4808      	ldr	r0, [pc, #32]	@ (8001634 <ssd1306_WriteCommand+0x48>)
 8001614:	f003 f97f 	bl	8004916 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001618:	2201      	movs	r2, #1
 800161a:	2140      	movs	r1, #64	@ 0x40
 800161c:	4803      	ldr	r0, [pc, #12]	@ (800162c <ssd1306_WriteCommand+0x40>)
 800161e:	f001 fc55 	bl	8002ecc <HAL_GPIO_WritePin>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	48000400 	.word	0x48000400
 8001630:	48000800 	.word	0x48000800
 8001634:	20000178 	.word	0x20000178

08001638 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001642:	2200      	movs	r2, #0
 8001644:	2140      	movs	r1, #64	@ 0x40
 8001646:	480c      	ldr	r0, [pc, #48]	@ (8001678 <ssd1306_WriteData+0x40>)
 8001648:	f001 fc40 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800164c:	2201      	movs	r2, #1
 800164e:	2180      	movs	r1, #128	@ 0x80
 8001650:	480a      	ldr	r0, [pc, #40]	@ (800167c <ssd1306_WriteData+0x44>)
 8001652:	f001 fc3b 	bl	8002ecc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	b29a      	uxth	r2, r3
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	4807      	ldr	r0, [pc, #28]	@ (8001680 <ssd1306_WriteData+0x48>)
 8001662:	f003 f958 	bl	8004916 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001666:	2201      	movs	r2, #1
 8001668:	2140      	movs	r1, #64	@ 0x40
 800166a:	4803      	ldr	r0, [pc, #12]	@ (8001678 <ssd1306_WriteData+0x40>)
 800166c:	f001 fc2e 	bl	8002ecc <HAL_GPIO_WritePin>
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	48000400 	.word	0x48000400
 800167c:	48000800 	.word	0x48000800
 8001680:	20000178 	.word	0x20000178

08001684 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001688:	f7ff ff90 	bl	80015ac <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800168c:	2064      	movs	r0, #100	@ 0x64
 800168e:	f000 fe2b 	bl	80022e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001692:	2000      	movs	r0, #0
 8001694:	f000 fb22 	bl	8001cdc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001698:	2020      	movs	r0, #32
 800169a:	f7ff ffa7 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800169e:	2000      	movs	r0, #0
 80016a0:	f7ff ffa4 	bl	80015ec <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016a4:	20b0      	movs	r0, #176	@ 0xb0
 80016a6:	f7ff ffa1 	bl	80015ec <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80016aa:	20c8      	movs	r0, #200	@ 0xc8
 80016ac:	f7ff ff9e 	bl	80015ec <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016b0:	2000      	movs	r0, #0
 80016b2:	f7ff ff9b 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016b6:	2010      	movs	r0, #16
 80016b8:	f7ff ff98 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80016bc:	2040      	movs	r0, #64	@ 0x40
 80016be:	f7ff ff95 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80016c2:	20ff      	movs	r0, #255	@ 0xff
 80016c4:	f000 faf6 	bl	8001cb4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80016c8:	20a1      	movs	r0, #161	@ 0xa1
 80016ca:	f7ff ff8f 	bl	80015ec <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80016ce:	20a6      	movs	r0, #166	@ 0xa6
 80016d0:	f7ff ff8c 	bl	80015ec <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80016d4:	20a8      	movs	r0, #168	@ 0xa8
 80016d6:	f7ff ff89 	bl	80015ec <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80016da:	203f      	movs	r0, #63	@ 0x3f
 80016dc:	f7ff ff86 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016e0:	20a4      	movs	r0, #164	@ 0xa4
 80016e2:	f7ff ff83 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80016e6:	20d3      	movs	r0, #211	@ 0xd3
 80016e8:	f7ff ff80 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80016ec:	2000      	movs	r0, #0
 80016ee:	f7ff ff7d 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80016f2:	20d5      	movs	r0, #213	@ 0xd5
 80016f4:	f7ff ff7a 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80016f8:	20f0      	movs	r0, #240	@ 0xf0
 80016fa:	f7ff ff77 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80016fe:	20d9      	movs	r0, #217	@ 0xd9
 8001700:	f7ff ff74 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001704:	2022      	movs	r0, #34	@ 0x22
 8001706:	f7ff ff71 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800170a:	20da      	movs	r0, #218	@ 0xda
 800170c:	f7ff ff6e 	bl	80015ec <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001710:	2012      	movs	r0, #18
 8001712:	f7ff ff6b 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001716:	20db      	movs	r0, #219	@ 0xdb
 8001718:	f7ff ff68 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800171c:	2020      	movs	r0, #32
 800171e:	f7ff ff65 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001722:	208d      	movs	r0, #141	@ 0x8d
 8001724:	f7ff ff62 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001728:	2014      	movs	r0, #20
 800172a:	f7ff ff5f 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800172e:	2001      	movs	r0, #1
 8001730:	f000 fad4 	bl	8001cdc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001734:	2000      	movs	r0, #0
 8001736:	f000 f80f 	bl	8001758 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800173a:	f000 f825 	bl	8001788 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800173e:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <ssd1306_Init+0xd0>)
 8001740:	2200      	movs	r2, #0
 8001742:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001744:	4b03      	ldr	r3, [pc, #12]	@ (8001754 <ssd1306_Init+0xd0>)
 8001746:	2200      	movs	r2, #0
 8001748:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 800174a:	4b02      	ldr	r3, [pc, #8]	@ (8001754 <ssd1306_Init+0xd0>)
 800174c:	2201      	movs	r2, #1
 800174e:	711a      	strb	r2, [r3, #4]
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200006b4 	.word	0x200006b4

08001758 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <ssd1306_Fill+0x14>
 8001768:	2300      	movs	r3, #0
 800176a:	e000      	b.n	800176e <ssd1306_Fill+0x16>
 800176c:	23ff      	movs	r3, #255	@ 0xff
 800176e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001772:	4619      	mov	r1, r3
 8001774:	4803      	ldr	r0, [pc, #12]	@ (8001784 <ssd1306_Fill+0x2c>)
 8001776:	f005 fcdb 	bl	8007130 <memset>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200002b4 	.word	0x200002b4

08001788 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800178e:	2300      	movs	r3, #0
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	e016      	b.n	80017c2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	3b50      	subs	r3, #80	@ 0x50
 8001798:	b2db      	uxtb	r3, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff26 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80017a0:	2000      	movs	r0, #0
 80017a2:	f7ff ff23 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80017a6:	2010      	movs	r0, #16
 80017a8:	f7ff ff20 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	01db      	lsls	r3, r3, #7
 80017b0:	4a08      	ldr	r2, [pc, #32]	@ (80017d4 <ssd1306_UpdateScreen+0x4c>)
 80017b2:	4413      	add	r3, r2
 80017b4:	2180      	movs	r1, #128	@ 0x80
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ff3e 	bl	8001638 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	3301      	adds	r3, #1
 80017c0:	71fb      	strb	r3, [r7, #7]
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b07      	cmp	r3, #7
 80017c6:	d9e5      	bls.n	8001794 <ssd1306_UpdateScreen+0xc>
    }
}
 80017c8:	bf00      	nop
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200002b4 	.word	0x200002b4

080017d8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
 80017e2:	460b      	mov	r3, r1
 80017e4:	71bb      	strb	r3, [r7, #6]
 80017e6:	4613      	mov	r3, r2
 80017e8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	db3d      	blt.n	800186e <ssd1306_DrawPixel+0x96>
 80017f2:	79bb      	ldrb	r3, [r7, #6]
 80017f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80017f6:	d83a      	bhi.n	800186e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 80017f8:	797b      	ldrb	r3, [r7, #5]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d11a      	bne.n	8001834 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017fe:	79fa      	ldrb	r2, [r7, #7]
 8001800:	79bb      	ldrb	r3, [r7, #6]
 8001802:	08db      	lsrs	r3, r3, #3
 8001804:	b2d8      	uxtb	r0, r3
 8001806:	4603      	mov	r3, r0
 8001808:	01db      	lsls	r3, r3, #7
 800180a:	4413      	add	r3, r2
 800180c:	4a1b      	ldr	r2, [pc, #108]	@ (800187c <ssd1306_DrawPixel+0xa4>)
 800180e:	5cd3      	ldrb	r3, [r2, r3]
 8001810:	b25a      	sxtb	r2, r3
 8001812:	79bb      	ldrb	r3, [r7, #6]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	2101      	movs	r1, #1
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	b25b      	sxtb	r3, r3
 8001820:	4313      	orrs	r3, r2
 8001822:	b259      	sxtb	r1, r3
 8001824:	79fa      	ldrb	r2, [r7, #7]
 8001826:	4603      	mov	r3, r0
 8001828:	01db      	lsls	r3, r3, #7
 800182a:	4413      	add	r3, r2
 800182c:	b2c9      	uxtb	r1, r1
 800182e:	4a13      	ldr	r2, [pc, #76]	@ (800187c <ssd1306_DrawPixel+0xa4>)
 8001830:	54d1      	strb	r1, [r2, r3]
 8001832:	e01d      	b.n	8001870 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001834:	79fa      	ldrb	r2, [r7, #7]
 8001836:	79bb      	ldrb	r3, [r7, #6]
 8001838:	08db      	lsrs	r3, r3, #3
 800183a:	b2d8      	uxtb	r0, r3
 800183c:	4603      	mov	r3, r0
 800183e:	01db      	lsls	r3, r3, #7
 8001840:	4413      	add	r3, r2
 8001842:	4a0e      	ldr	r2, [pc, #56]	@ (800187c <ssd1306_DrawPixel+0xa4>)
 8001844:	5cd3      	ldrb	r3, [r2, r3]
 8001846:	b25a      	sxtb	r2, r3
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	2101      	movs	r1, #1
 8001850:	fa01 f303 	lsl.w	r3, r1, r3
 8001854:	b25b      	sxtb	r3, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	b25b      	sxtb	r3, r3
 800185a:	4013      	ands	r3, r2
 800185c:	b259      	sxtb	r1, r3
 800185e:	79fa      	ldrb	r2, [r7, #7]
 8001860:	4603      	mov	r3, r0
 8001862:	01db      	lsls	r3, r3, #7
 8001864:	4413      	add	r3, r2
 8001866:	b2c9      	uxtb	r1, r1
 8001868:	4a04      	ldr	r2, [pc, #16]	@ (800187c <ssd1306_DrawPixel+0xa4>)
 800186a:	54d1      	strb	r1, [r2, r3]
 800186c:	e000      	b.n	8001870 <ssd1306_DrawPixel+0x98>
        return;
 800186e:	bf00      	nop
    }
}
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	200002b4 	.word	0x200002b4

08001880 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b089      	sub	sp, #36	@ 0x24
 8001884:	af00      	add	r7, sp, #0
 8001886:	4604      	mov	r4, r0
 8001888:	4638      	mov	r0, r7
 800188a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800188e:	4623      	mov	r3, r4
 8001890:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	2b1f      	cmp	r3, #31
 8001896:	d902      	bls.n	800189e <ssd1306_WriteChar+0x1e>
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b7e      	cmp	r3, #126	@ 0x7e
 800189c:	d901      	bls.n	80018a2 <ssd1306_WriteChar+0x22>
        return 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	e077      	b.n	8001992 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80018a2:	4b3e      	ldr	r3, [pc, #248]	@ (800199c <ssd1306_WriteChar+0x11c>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	461a      	mov	r2, r3
 80018a8:	783b      	ldrb	r3, [r7, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	2b80      	cmp	r3, #128	@ 0x80
 80018ae:	dc06      	bgt.n	80018be <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018b0:	4b3a      	ldr	r3, [pc, #232]	@ (800199c <ssd1306_WriteChar+0x11c>)
 80018b2:	885b      	ldrh	r3, [r3, #2]
 80018b4:	461a      	mov	r2, r3
 80018b6:	787b      	ldrb	r3, [r7, #1]
 80018b8:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80018ba:	2b40      	cmp	r3, #64	@ 0x40
 80018bc:	dd01      	ble.n	80018c2 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	e067      	b.n	8001992 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	e04e      	b.n	8001966 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	3b20      	subs	r3, #32
 80018ce:	7879      	ldrb	r1, [r7, #1]
 80018d0:	fb01 f303 	mul.w	r3, r1, r3
 80018d4:	4619      	mov	r1, r3
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	440b      	add	r3, r1
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4413      	add	r3, r2
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
 80018e6:	e036      	b.n	8001956 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d013      	beq.n	8001920 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80018f8:	4b28      	ldr	r3, [pc, #160]	@ (800199c <ssd1306_WriteChar+0x11c>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	4413      	add	r3, r2
 8001904:	b2d8      	uxtb	r0, r3
 8001906:	4b25      	ldr	r3, [pc, #148]	@ (800199c <ssd1306_WriteChar+0x11c>)
 8001908:	885b      	ldrh	r3, [r3, #2]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	b2db      	uxtb	r3, r3
 8001910:	4413      	add	r3, r2
 8001912:	b2db      	uxtb	r3, r3
 8001914:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001918:	4619      	mov	r1, r3
 800191a:	f7ff ff5d 	bl	80017d8 <ssd1306_DrawPixel>
 800191e:	e017      	b.n	8001950 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001920:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <ssd1306_WriteChar+0x11c>)
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	4413      	add	r3, r2
 800192c:	b2d8      	uxtb	r0, r3
 800192e:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <ssd1306_WriteChar+0x11c>)
 8001930:	885b      	ldrh	r3, [r3, #2]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	b2db      	uxtb	r3, r3
 8001938:	4413      	add	r3, r2
 800193a:	b2d9      	uxtb	r1, r3
 800193c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001940:	2b00      	cmp	r3, #0
 8001942:	bf0c      	ite	eq
 8001944:	2301      	moveq	r3, #1
 8001946:	2300      	movne	r3, #0
 8001948:	b2db      	uxtb	r3, r3
 800194a:	461a      	mov	r2, r3
 800194c:	f7ff ff44 	bl	80017d8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	3301      	adds	r3, #1
 8001954:	61bb      	str	r3, [r7, #24]
 8001956:	783b      	ldrb	r3, [r7, #0]
 8001958:	461a      	mov	r2, r3
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4293      	cmp	r3, r2
 800195e:	d3c3      	bcc.n	80018e8 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	3301      	adds	r3, #1
 8001964:	61fb      	str	r3, [r7, #28]
 8001966:	787b      	ldrb	r3, [r7, #1]
 8001968:	461a      	mov	r2, r3
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	4293      	cmp	r3, r2
 800196e:	d3ab      	bcc.n	80018c8 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <ssd1306_WriteChar+0x11c>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	68ba      	ldr	r2, [r7, #8]
 8001976:	2a00      	cmp	r2, #0
 8001978:	d005      	beq.n	8001986 <ssd1306_WriteChar+0x106>
 800197a:	68b9      	ldr	r1, [r7, #8]
 800197c:	7bfa      	ldrb	r2, [r7, #15]
 800197e:	3a20      	subs	r2, #32
 8001980:	440a      	add	r2, r1
 8001982:	7812      	ldrb	r2, [r2, #0]
 8001984:	e000      	b.n	8001988 <ssd1306_WriteChar+0x108>
 8001986:	783a      	ldrb	r2, [r7, #0]
 8001988:	4413      	add	r3, r2
 800198a:	b29a      	uxth	r2, r3
 800198c:	4b03      	ldr	r3, [pc, #12]	@ (800199c <ssd1306_WriteChar+0x11c>)
 800198e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001990:	7bfb      	ldrb	r3, [r7, #15]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3724      	adds	r7, #36	@ 0x24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	bf00      	nop
 800199c:	200006b4 	.word	0x200006b4

080019a0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af02      	add	r7, sp, #8
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	4638      	mov	r0, r7
 80019aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019ae:	e013      	b.n	80019d8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	7818      	ldrb	r0, [r3, #0]
 80019b4:	7e3b      	ldrb	r3, [r7, #24]
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	463b      	mov	r3, r7
 80019ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019bc:	f7ff ff60 	bl	8001880 <ssd1306_WriteChar>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461a      	mov	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d002      	beq.n	80019d2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	e008      	b.n	80019e4 <ssd1306_WriteString+0x44>
        }
        str++;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	3301      	adds	r3, #1
 80019d6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1e7      	bne.n	80019b0 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	781b      	ldrb	r3, [r3, #0]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	460a      	mov	r2, r1
 80019f6:	71fb      	strb	r3, [r7, #7]
 80019f8:	4613      	mov	r3, r2
 80019fa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <ssd1306_SetCursor+0x2c>)
 8001a02:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a04:	79bb      	ldrb	r3, [r7, #6]
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	4b03      	ldr	r3, [pc, #12]	@ (8001a18 <ssd1306_SetCursor+0x2c>)
 8001a0a:	805a      	strh	r2, [r3, #2]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	200006b4 	.word	0x200006b4

08001a1c <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b089      	sub	sp, #36	@ 0x24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4604      	mov	r4, r0
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4623      	mov	r3, r4
 8001a2c:	71fb      	strb	r3, [r7, #7]
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71bb      	strb	r3, [r7, #6]
 8001a32:	460b      	mov	r3, r1
 8001a34:	717b      	strb	r3, [r7, #5]
 8001a36:	4613      	mov	r3, r2
 8001a38:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001a3a:	797a      	ldrb	r2, [r7, #5]
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	bfb8      	it	lt
 8001a44:	425b      	neglt	r3, r3
 8001a46:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001a48:	793a      	ldrb	r2, [r7, #4]
 8001a4a:	79bb      	ldrb	r3, [r7, #6]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	bfb8      	it	lt
 8001a52:	425b      	neglt	r3, r3
 8001a54:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001a56:	79fa      	ldrb	r2, [r7, #7]
 8001a58:	797b      	ldrb	r3, [r7, #5]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d201      	bcs.n	8001a62 <ssd1306_Line+0x46>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e001      	b.n	8001a66 <ssd1306_Line+0x4a>
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001a68:	79ba      	ldrb	r2, [r7, #6]
 8001a6a:	793b      	ldrb	r3, [r7, #4]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d201      	bcs.n	8001a74 <ssd1306_Line+0x58>
 8001a70:	2301      	movs	r3, #1
 8001a72:	e001      	b.n	8001a78 <ssd1306_Line+0x5c>
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295
 8001a78:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8001a82:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a86:	7939      	ldrb	r1, [r7, #4]
 8001a88:	797b      	ldrb	r3, [r7, #5]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fea4 	bl	80017d8 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001a90:	e024      	b.n	8001adc <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001a92:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a96:	79b9      	ldrb	r1, [r7, #6]
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fe9c 	bl	80017d8 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	425b      	negs	r3, r3
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	dd08      	ble.n	8001ac2 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001ab0:	69fa      	ldr	r2, [r7, #28]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	4413      	add	r3, r2
 8001ac0:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8001ac2:	68ba      	ldr	r2, [r7, #8]
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	da08      	bge.n	8001adc <ssd1306_Line+0xc0>
            error += deltaX;
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	4413      	add	r3, r2
 8001ad0:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	79bb      	ldrb	r3, [r7, #6]
 8001ad8:	4413      	add	r3, r2
 8001ada:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001adc:	79fa      	ldrb	r2, [r7, #7]
 8001ade:	797b      	ldrb	r3, [r7, #5]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d1d6      	bne.n	8001a92 <ssd1306_Line+0x76>
 8001ae4:	79ba      	ldrb	r2, [r7, #6]
 8001ae6:	793b      	ldrb	r3, [r7, #4]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d1d2      	bne.n	8001a92 <ssd1306_Line+0x76>
        }
    }
    return;
 8001aec:	bf00      	nop
}
 8001aee:	3724      	adds	r7, #36	@ 0x24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd90      	pop	{r4, r7, pc}

08001af4 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af02      	add	r7, sp, #8
 8001afa:	4604      	mov	r4, r0
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	71fb      	strb	r3, [r7, #7]
 8001b06:	4603      	mov	r3, r0
 8001b08:	71bb      	strb	r3, [r7, #6]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	717b      	strb	r3, [r7, #5]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001b12:	79bc      	ldrb	r4, [r7, #6]
 8001b14:	797a      	ldrb	r2, [r7, #5]
 8001b16:	79b9      	ldrb	r1, [r7, #6]
 8001b18:	79f8      	ldrb	r0, [r7, #7]
 8001b1a:	7e3b      	ldrb	r3, [r7, #24]
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	4623      	mov	r3, r4
 8001b20:	f7ff ff7c 	bl	8001a1c <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001b24:	793c      	ldrb	r4, [r7, #4]
 8001b26:	797a      	ldrb	r2, [r7, #5]
 8001b28:	79b9      	ldrb	r1, [r7, #6]
 8001b2a:	7978      	ldrb	r0, [r7, #5]
 8001b2c:	7e3b      	ldrb	r3, [r7, #24]
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	4623      	mov	r3, r4
 8001b32:	f7ff ff73 	bl	8001a1c <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001b36:	793c      	ldrb	r4, [r7, #4]
 8001b38:	79fa      	ldrb	r2, [r7, #7]
 8001b3a:	7939      	ldrb	r1, [r7, #4]
 8001b3c:	7978      	ldrb	r0, [r7, #5]
 8001b3e:	7e3b      	ldrb	r3, [r7, #24]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	4623      	mov	r3, r4
 8001b44:	f7ff ff6a 	bl	8001a1c <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001b48:	79bc      	ldrb	r4, [r7, #6]
 8001b4a:	79fa      	ldrb	r2, [r7, #7]
 8001b4c:	7939      	ldrb	r1, [r7, #4]
 8001b4e:	79f8      	ldrb	r0, [r7, #7]
 8001b50:	7e3b      	ldrb	r3, [r7, #24]
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	4623      	mov	r3, r4
 8001b56:	f7ff ff61 	bl	8001a1c <ssd1306_Line>

    return;
 8001b5a:	bf00      	nop
}
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd90      	pop	{r4, r7, pc}

08001b62 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b62:	b590      	push	{r4, r7, lr}
 8001b64:	b085      	sub	sp, #20
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4604      	mov	r4, r0
 8001b6a:	4608      	mov	r0, r1
 8001b6c:	4611      	mov	r1, r2
 8001b6e:	461a      	mov	r2, r3
 8001b70:	4623      	mov	r3, r4
 8001b72:	71fb      	strb	r3, [r7, #7]
 8001b74:	4603      	mov	r3, r0
 8001b76:	71bb      	strb	r3, [r7, #6]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	717b      	strb	r3, [r7, #5]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001b80:	79fa      	ldrb	r2, [r7, #7]
 8001b82:	797b      	ldrb	r3, [r7, #5]
 8001b84:	4293      	cmp	r3, r2
 8001b86:	bf28      	it	cs
 8001b88:	4613      	movcs	r3, r2
 8001b8a:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001b8c:	797a      	ldrb	r2, [r7, #5]
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	4293      	cmp	r3, r2
 8001b92:	bf38      	it	cc
 8001b94:	4613      	movcc	r3, r2
 8001b96:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001b98:	79ba      	ldrb	r2, [r7, #6]
 8001b9a:	793b      	ldrb	r3, [r7, #4]
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	bf28      	it	cs
 8001ba0:	4613      	movcs	r3, r2
 8001ba2:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001ba4:	793a      	ldrb	r2, [r7, #4]
 8001ba6:	79bb      	ldrb	r3, [r7, #6]
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	bf38      	it	cc
 8001bac:	4613      	movcc	r3, r2
 8001bae:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001bb0:	7afb      	ldrb	r3, [r7, #11]
 8001bb2:	73fb      	strb	r3, [r7, #15]
 8001bb4:	e017      	b.n	8001be6 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bb6:	7b7b      	ldrb	r3, [r7, #13]
 8001bb8:	73bb      	strb	r3, [r7, #14]
 8001bba:	e009      	b.n	8001bd0 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001bbc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bc0:	7bf9      	ldrb	r1, [r7, #15]
 8001bc2:	7bbb      	ldrb	r3, [r7, #14]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fe07 	bl	80017d8 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bca:	7bbb      	ldrb	r3, [r7, #14]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	73bb      	strb	r3, [r7, #14]
 8001bd0:	7bba      	ldrb	r2, [r7, #14]
 8001bd2:	7b3b      	ldrb	r3, [r7, #12]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d803      	bhi.n	8001be0 <ssd1306_FillRectangle+0x7e>
 8001bd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	daed      	bge.n	8001bbc <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	3301      	adds	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	7bfa      	ldrb	r2, [r7, #15]
 8001be8:	7abb      	ldrb	r3, [r7, #10]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d803      	bhi.n	8001bf6 <ssd1306_FillRectangle+0x94>
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bf2:	d9e0      	bls.n	8001bb6 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
}
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd90      	pop	{r4, r7, pc}

08001bfe <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b084      	sub	sp, #16
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	603a      	str	r2, [r7, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	4603      	mov	r3, r0
 8001c0a:	71fb      	strb	r3, [r7, #7]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	71bb      	strb	r3, [r7, #6]
 8001c10:	4613      	mov	r3, r2
 8001c12:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001c14:	797b      	ldrb	r3, [r7, #5]
 8001c16:	3307      	adds	r3, #7
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	da00      	bge.n	8001c1e <ssd1306_DrawBitmap+0x20>
 8001c1c:	3307      	adds	r3, #7
 8001c1e:	10db      	asrs	r3, r3, #3
 8001c20:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	db3e      	blt.n	8001cac <ssd1306_DrawBitmap+0xae>
 8001c2e:	79bb      	ldrb	r3, [r7, #6]
 8001c30:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c32:	d83b      	bhi.n	8001cac <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001c34:	2300      	movs	r3, #0
 8001c36:	73bb      	strb	r3, [r7, #14]
 8001c38:	e033      	b.n	8001ca2 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	737b      	strb	r3, [r7, #13]
 8001c3e:	e026      	b.n	8001c8e <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001c40:	7b7b      	ldrb	r3, [r7, #13]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	73fb      	strb	r3, [r7, #15]
 8001c50:	e00d      	b.n	8001c6e <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001c52:	7bbb      	ldrb	r3, [r7, #14]
 8001c54:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001c58:	fb02 f303 	mul.w	r3, r2, r3
 8001c5c:	7b7a      	ldrb	r2, [r7, #13]
 8001c5e:	08d2      	lsrs	r2, r2, #3
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	4413      	add	r3, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	4413      	add	r3, r2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	da08      	bge.n	8001c88 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	7b7b      	ldrb	r3, [r7, #13]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	7f3a      	ldrb	r2, [r7, #28]
 8001c80:	79b9      	ldrb	r1, [r7, #6]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fda8 	bl	80017d8 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001c88:	7b7b      	ldrb	r3, [r7, #13]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	737b      	strb	r3, [r7, #13]
 8001c8e:	7b7a      	ldrb	r2, [r7, #13]
 8001c90:	797b      	ldrb	r3, [r7, #5]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d3d4      	bcc.n	8001c40 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001c96:	7bbb      	ldrb	r3, [r7, #14]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	73bb      	strb	r3, [r7, #14]
 8001c9c:	79bb      	ldrb	r3, [r7, #6]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	71bb      	strb	r3, [r7, #6]
 8001ca2:	7bba      	ldrb	r2, [r7, #14]
 8001ca4:	7e3b      	ldrb	r3, [r7, #24]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d3c7      	bcc.n	8001c3a <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001caa:	e000      	b.n	8001cae <ssd1306_DrawBitmap+0xb0>
        return;
 8001cac:	bf00      	nop
}
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001cbe:	2381      	movs	r3, #129	@ 0x81
 8001cc0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff fc91 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fc8d 	bl	80015ec <ssd1306_WriteCommand>
}
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d005      	beq.n	8001cf8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001cec:	23af      	movs	r3, #175	@ 0xaf
 8001cee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <ssd1306_SetDisplayOn+0x38>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	715a      	strb	r2, [r3, #5]
 8001cf6:	e004      	b.n	8001d02 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001cf8:	23ae      	movs	r3, #174	@ 0xae
 8001cfa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <ssd1306_SetDisplayOn+0x38>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff fc71 	bl	80015ec <ssd1306_WriteCommand>
}
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200006b4 	.word	0x200006b4

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d22:	4a0e      	ldr	r2, [pc, #56]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3a:	4a08      	ldr	r2, [pc, #32]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d42:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <HAL_MspInit+0x44>)
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000

08001d60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b0ac      	sub	sp, #176	@ 0xb0
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	2288      	movs	r2, #136	@ 0x88
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f005 f9d5 	bl	8007130 <memset>
  if(hi2c->Instance==I2C1)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a21      	ldr	r2, [pc, #132]	@ (8001e10 <HAL_I2C_MspInit+0xb0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d13b      	bne.n	8001e08 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d90:	2340      	movs	r3, #64	@ 0x40
 8001d92:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d94:	2300      	movs	r3, #0
 8001d96:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f002 f85b 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001da8:	f7ff fbfa 	bl	80015a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dac:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db0:	4a18      	ldr	r2, [pc, #96]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db8:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dc4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dcc:	2312      	movs	r3, #18
 8001dce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dde:	2304      	movs	r3, #4
 8001de0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001de8:	4619      	mov	r1, r3
 8001dea:	480b      	ldr	r0, [pc, #44]	@ (8001e18 <HAL_I2C_MspInit+0xb8>)
 8001dec:	f000 fec4 	bl	8002b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	4a07      	ldr	r2, [pc, #28]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001df6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dfc:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <HAL_I2C_MspInit+0xb4>)
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e08:	bf00      	nop
 8001e0a:	37b0      	adds	r7, #176	@ 0xb0
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40005400 	.word	0x40005400
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000400 	.word	0x48000400

08001e1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	@ 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a17      	ldr	r2, [pc, #92]	@ (8001e98 <HAL_SPI_MspInit+0x7c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d128      	bne.n	8001e90 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e3e:	4b17      	ldr	r3, [pc, #92]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e42:	4a16      	ldr	r2, [pc, #88]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e48:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e4a:	4b14      	ldr	r3, [pc, #80]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	4a10      	ldr	r2, [pc, #64]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_SPI_MspInit+0x80>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e6e:	23e0      	movs	r3, #224	@ 0xe0
 8001e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e7e:	2305      	movs	r3, #5
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	4619      	mov	r1, r3
 8001e88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e8c:	f000 fe74 	bl	8002b78 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	@ 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40013000 	.word	0x40013000
 8001e9c:	40021000 	.word	0x40021000

08001ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0ac      	sub	sp, #176	@ 0xb0
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2288      	movs	r2, #136	@ 0x88
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f005 f935 	bl	8007130 <memset>
  if(huart->Instance==USART2)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a25      	ldr	r2, [pc, #148]	@ (8001f60 <HAL_UART_MspInit+0xc0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d143      	bne.n	8001f58 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4618      	mov	r0, r3
 8001ede:	f001 ffbb 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee8:	f7ff fb5a 	bl	80015a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eec:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a16      	ldr	r2, [pc, #88]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f34:	2307      	movs	r3, #7
 8001f36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f44:	f000 fe18 	bl	8002b78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2102      	movs	r1, #2
 8001f4c:	2026      	movs	r0, #38	@ 0x26
 8001f4e:	f000 faca 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f52:	2026      	movs	r0, #38	@ 0x26
 8001f54:	f000 fae3 	bl	800251e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f58:	bf00      	nop
 8001f5a:	37b0      	adds	r7, #176	@ 0xb0
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40004400 	.word	0x40004400
 8001f64:	40021000 	.word	0x40021000

08001f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <NMI_Handler+0x4>

08001f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <HardFault_Handler+0x4>

08001f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <MemManage_Handler+0x4>

08001f80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <BusFault_Handler+0x4>

08001f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <UsageFault_Handler+0x4>

08001f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fbe:	f000 f973 	bl	80022a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
	...

08001fc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <USART2_IRQHandler+0x10>)
 8001fce:	f003 f969 	bl	80052a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	200001dc 	.word	0x200001dc

08001fdc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fe0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fe4:	f000 ff8a 	bl	8002efc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}

08001fec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_kill>:

int _kill(int pid, int sig)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002006:	f005 f907 	bl	8007218 <__errno>
 800200a:	4603      	mov	r3, r0
 800200c:	2216      	movs	r2, #22
 800200e:	601a      	str	r2, [r3, #0]
  return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <_exit>:

void _exit (int status)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002024:	f04f 31ff 	mov.w	r1, #4294967295
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff ffe7 	bl	8001ffc <_kill>
  while (1) {}    /* Make sure we hang here */
 800202e:	bf00      	nop
 8002030:	e7fd      	b.n	800202e <_exit+0x12>

08002032 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b086      	sub	sp, #24
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
 8002042:	e00a      	b.n	800205a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002044:	f7fe fad4 	bl	80005f0 <__io_getchar>
 8002048:	4601      	mov	r1, r0
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	60ba      	str	r2, [r7, #8]
 8002050:	b2ca      	uxtb	r2, r1
 8002052:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3301      	adds	r3, #1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	429a      	cmp	r2, r3
 8002060:	dbf0      	blt.n	8002044 <_read+0x12>
  }

  return len;
 8002062:	687b      	ldr	r3, [r7, #4]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e009      	b.n	8002092 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	1c5a      	adds	r2, r3, #1
 8002082:	60ba      	str	r2, [r7, #8]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe faa0 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	dbf1      	blt.n	800207e <_write+0x12>
  }
  return len;
 800209a:	687b      	ldr	r3, [r7, #4]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <_close>:

int _close(int file)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020cc:	605a      	str	r2, [r3, #4]
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_isatty>:

int _isatty(int file)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e4:	2301      	movs	r3, #1
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002114:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <_sbrk+0x5c>)
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <_sbrk+0x60>)
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002120:	4b13      	ldr	r3, [pc, #76]	@ (8002170 <_sbrk+0x64>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d102      	bne.n	800212e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <_sbrk+0x64>)
 800212a:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <_sbrk+0x68>)
 800212c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212e:	4b10      	ldr	r3, [pc, #64]	@ (8002170 <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	429a      	cmp	r2, r3
 800213a:	d207      	bcs.n	800214c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800213c:	f005 f86c 	bl	8007218 <__errno>
 8002140:	4603      	mov	r3, r0
 8002142:	220c      	movs	r2, #12
 8002144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002146:	f04f 33ff 	mov.w	r3, #4294967295
 800214a:	e009      	b.n	8002160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <_sbrk+0x64>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002152:	4b07      	ldr	r3, [pc, #28]	@ (8002170 <_sbrk+0x64>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	4a05      	ldr	r2, [pc, #20]	@ (8002170 <_sbrk+0x64>)
 800215c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20018000 	.word	0x20018000
 800216c:	00000400 	.word	0x00000400
 8002170:	200006bc 	.word	0x200006bc
 8002174:	20000810 	.word	0x20000810

08002178 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <SystemInit+0x20>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002182:	4a05      	ldr	r2, [pc, #20]	@ (8002198 <SystemInit+0x20>)
 8002184:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002188:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800219c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021a0:	f7ff ffea 	bl	8002178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80021a6:	490d      	ldr	r1, [pc, #52]	@ (80021dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80021a8:	4a0d      	ldr	r2, [pc, #52]	@ (80021e0 <LoopForever+0xe>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ac:	e002      	b.n	80021b4 <LoopCopyDataInit>

080021ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021b2:	3304      	adds	r3, #4

080021b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b8:	d3f9      	bcc.n	80021ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ba:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021bc:	4c0a      	ldr	r4, [pc, #40]	@ (80021e8 <LoopForever+0x16>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c0:	e001      	b.n	80021c6 <LoopFillZerobss>

080021c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c4:	3204      	adds	r2, #4

080021c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c8:	d3fb      	bcc.n	80021c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ca:	f005 f82b 	bl	8007224 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021ce:	f7fe fce3 	bl	8000b98 <main>

080021d2 <LoopForever>:

LoopForever:
    b LoopForever
 80021d2:	e7fe      	b.n	80021d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021dc:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 80021e0:	0800a4b4 	.word	0x0800a4b4
  ldr r2, =_sbss
 80021e4:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 80021e8:	20000810 	.word	0x20000810

080021ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021ec:	e7fe      	b.n	80021ec <ADC1_2_IRQHandler>
	...

080021f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021fa:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <HAL_Init+0x3c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a0b      	ldr	r2, [pc, #44]	@ (800222c <HAL_Init+0x3c>)
 8002200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002204:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002206:	2003      	movs	r0, #3
 8002208:	f000 f962 	bl	80024d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800220c:	2000      	movs	r0, #0
 800220e:	f000 f80f 	bl	8002230 <HAL_InitTick>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	71fb      	strb	r3, [r7, #7]
 800221c:	e001      	b.n	8002222 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800221e:	f7ff fd7b 	bl	8001d18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002222:	79fb      	ldrb	r3, [r7, #7]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40022000 	.word	0x40022000

08002230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800223c:	4b17      	ldr	r3, [pc, #92]	@ (800229c <HAL_InitTick+0x6c>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d023      	beq.n	800228c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002244:	4b16      	ldr	r3, [pc, #88]	@ (80022a0 <HAL_InitTick+0x70>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	4b14      	ldr	r3, [pc, #80]	@ (800229c <HAL_InitTick+0x6c>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	4619      	mov	r1, r3
 800224e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002252:	fbb3 f3f1 	udiv	r3, r3, r1
 8002256:	fbb2 f3f3 	udiv	r3, r2, r3
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f96d 	bl	800253a <HAL_SYSTICK_Config>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10f      	bne.n	8002286 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b0f      	cmp	r3, #15
 800226a:	d809      	bhi.n	8002280 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800226c:	2200      	movs	r2, #0
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	f04f 30ff 	mov.w	r0, #4294967295
 8002274:	f000 f937 	bl	80024e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002278:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <HAL_InitTick+0x74>)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e007      	b.n	8002290 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e004      	b.n	8002290 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]
 800228a:	e001      	b.n	8002290 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000088 	.word	0x20000088
 80022a0:	20000080 	.word	0x20000080
 80022a4:	20000084 	.word	0x20000084

080022a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <HAL_IncTick+0x20>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <HAL_IncTick+0x24>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	4a04      	ldr	r2, [pc, #16]	@ (80022cc <HAL_IncTick+0x24>)
 80022ba:	6013      	str	r3, [r2, #0]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	20000088 	.word	0x20000088
 80022cc:	200006c0 	.word	0x200006c0

080022d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return uwTick;
 80022d4:	4b03      	ldr	r3, [pc, #12]	@ (80022e4 <HAL_GetTick+0x14>)
 80022d6:	681b      	ldr	r3, [r3, #0]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	200006c0 	.word	0x200006c0

080022e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022f0:	f7ff ffee 	bl	80022d0 <HAL_GetTick>
 80022f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002300:	d005      	beq.n	800230e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_Delay+0x44>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800230e:	bf00      	nop
 8002310:	f7ff ffde 	bl	80022d0 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	429a      	cmp	r2, r3
 800231e:	d8f7      	bhi.n	8002310 <HAL_Delay+0x28>
  {
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000088 	.word	0x20000088

08002330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db0b      	blt.n	80023be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	f003 021f 	and.w	r2, r3, #31
 80023ac:	4907      	ldr	r1, [pc, #28]	@ (80023cc <__NVIC_EnableIRQ+0x38>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	2001      	movs	r0, #1
 80023b6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000e100 	.word	0xe000e100

080023d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	db0a      	blt.n	80023fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	490c      	ldr	r1, [pc, #48]	@ (800241c <__NVIC_SetPriority+0x4c>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	0112      	lsls	r2, r2, #4
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	440b      	add	r3, r1
 80023f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f8:	e00a      	b.n	8002410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4908      	ldr	r1, [pc, #32]	@ (8002420 <__NVIC_SetPriority+0x50>)
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	3b04      	subs	r3, #4
 8002408:	0112      	lsls	r2, r2, #4
 800240a:	b2d2      	uxtb	r2, r2
 800240c:	440b      	add	r3, r1
 800240e:	761a      	strb	r2, [r3, #24]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000e100 	.word	0xe000e100
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	@ 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f1c3 0307 	rsb	r3, r3, #7
 800243e:	2b04      	cmp	r3, #4
 8002440:	bf28      	it	cs
 8002442:	2304      	movcs	r3, #4
 8002444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3304      	adds	r3, #4
 800244a:	2b06      	cmp	r3, #6
 800244c:	d902      	bls.n	8002454 <NVIC_EncodePriority+0x30>
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	3b03      	subs	r3, #3
 8002452:	e000      	b.n	8002456 <NVIC_EncodePriority+0x32>
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002458:	f04f 32ff 	mov.w	r2, #4294967295
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43da      	mvns	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	401a      	ands	r2, r3
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800246c:	f04f 31ff 	mov.w	r1, #4294967295
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	fa01 f303 	lsl.w	r3, r1, r3
 8002476:	43d9      	mvns	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	4313      	orrs	r3, r2
         );
}
 800247e:	4618      	mov	r0, r3
 8002480:	3724      	adds	r7, #36	@ 0x24
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800249c:	d301      	bcc.n	80024a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800249e:	2301      	movs	r3, #1
 80024a0:	e00f      	b.n	80024c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a2:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <SysTick_Config+0x40>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024aa:	210f      	movs	r1, #15
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f7ff ff8e 	bl	80023d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <SysTick_Config+0x40>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ba:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <SysTick_Config+0x40>)
 80024bc:	2207      	movs	r2, #7
 80024be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	e000e010 	.word	0xe000e010

080024d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff ff29 	bl	8002330 <__NVIC_SetPriorityGrouping>
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	4603      	mov	r3, r0
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024f8:	f7ff ff3e 	bl	8002378 <__NVIC_GetPriorityGrouping>
 80024fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68b9      	ldr	r1, [r7, #8]
 8002502:	6978      	ldr	r0, [r7, #20]
 8002504:	f7ff ff8e 	bl	8002424 <NVIC_EncodePriority>
 8002508:	4602      	mov	r2, r0
 800250a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff5d 	bl	80023d0 <__NVIC_SetPriority>
}
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff ff31 	bl	8002394 <__NVIC_EnableIRQ>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ffa2 	bl	800248c <SysTick_Config>
 8002548:	4603      	mov	r3, r0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002552:	b480      	push	{r7}
 8002554:	b085      	sub	sp, #20
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800255a:	2300      	movs	r3, #0
 800255c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d008      	beq.n	800257c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2204      	movs	r2, #4
 800256e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e022      	b.n	80025c2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 020e 	bic.w	r2, r2, #14
 800258a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0201 	bic.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	f003 021c 	and.w	r2, r3, #28
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a8:	2101      	movs	r1, #1
 80025aa:	fa01 f202 	lsl.w	r2, r1, r2
 80025ae:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b084      	sub	sp, #16
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d005      	beq.n	80025f2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2204      	movs	r2, #4
 80025ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	e029      	b.n	8002646 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 020e 	bic.w	r2, r2, #14
 8002600:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0201 	bic.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	f003 021c 	and.w	r2, r3, #28
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
    }
  }
  return status;
 8002646:	7bfb      	ldrb	r3, [r7, #15]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002662:	4b2f      	ldr	r3, [pc, #188]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_FLASH_Program+0x1e>
 800266a:	2302      	movs	r3, #2
 800266c:	e053      	b.n	8002716 <HAL_FLASH_Program+0xc6>
 800266e:	4b2c      	ldr	r3, [pc, #176]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 8002670:	2201      	movs	r2, #1
 8002672:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002674:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002678:	f000 f888 	bl	800278c <FLASH_WaitForLastOperation>
 800267c:	4603      	mov	r3, r0
 800267e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002680:	7dfb      	ldrb	r3, [r7, #23]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d143      	bne.n	800270e <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002686:	4b26      	ldr	r3, [pc, #152]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 8002688:	2200      	movs	r2, #0
 800268a:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800268c:	4b25      	ldr	r3, [pc, #148]	@ (8002724 <HAL_FLASH_Program+0xd4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002694:	2b00      	cmp	r3, #0
 8002696:	d009      	beq.n	80026ac <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002698:	4b22      	ldr	r3, [pc, #136]	@ (8002724 <HAL_FLASH_Program+0xd4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a21      	ldr	r2, [pc, #132]	@ (8002724 <HAL_FLASH_Program+0xd4>)
 800269e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80026a2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80026a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 80026a6:	2202      	movs	r2, #2
 80026a8:	771a      	strb	r2, [r3, #28]
 80026aa:	e002      	b.n	80026b2 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80026ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d107      	bne.n	80026c8 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80026b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026bc:	68b8      	ldr	r0, [r7, #8]
 80026be:	f000 f8bb 	bl	8002838 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80026c2:	2301      	movs	r3, #1
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	e010      	b.n	80026ea <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d002      	beq.n	80026d4 <HAL_FLASH_Program+0x84>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d10a      	bne.n	80026ea <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	4619      	mov	r1, r3
 80026d8:	68b8      	ldr	r0, [r7, #8]
 80026da:	f000 f8d3 	bl	8002884 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d102      	bne.n	80026ea <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80026e4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80026e8:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026ea:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80026ee:	f000 f84d 	bl	800278c <FLASH_WaitForLastOperation>
 80026f2:	4603      	mov	r3, r0
 80026f4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80026fc:	4b09      	ldr	r3, [pc, #36]	@ (8002724 <HAL_FLASH_Program+0xd4>)
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	43db      	mvns	r3, r3
 8002704:	4907      	ldr	r1, [pc, #28]	@ (8002724 <HAL_FLASH_Program+0xd4>)
 8002706:	4013      	ands	r3, r2
 8002708:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800270a:	f000 f9eb 	bl	8002ae4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800270e:	4b04      	ldr	r3, [pc, #16]	@ (8002720 <HAL_FLASH_Program+0xd0>)
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]

  return status;
 8002714:	7dfb      	ldrb	r3, [r7, #23]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000008c 	.word	0x2000008c
 8002724:	40022000 	.word	0x40022000

08002728 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002732:	4b0b      	ldr	r3, [pc, #44]	@ (8002760 <HAL_FLASH_Unlock+0x38>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2b00      	cmp	r3, #0
 8002738:	da0b      	bge.n	8002752 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800273a:	4b09      	ldr	r3, [pc, #36]	@ (8002760 <HAL_FLASH_Unlock+0x38>)
 800273c:	4a09      	ldr	r2, [pc, #36]	@ (8002764 <HAL_FLASH_Unlock+0x3c>)
 800273e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002740:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <HAL_FLASH_Unlock+0x38>)
 8002742:	4a09      	ldr	r2, [pc, #36]	@ (8002768 <HAL_FLASH_Unlock+0x40>)
 8002744:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002746:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_FLASH_Unlock+0x38>)
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	2b00      	cmp	r3, #0
 800274c:	da01      	bge.n	8002752 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002752:	79fb      	ldrb	r3, [r7, #7]
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	40022000 	.word	0x40022000
 8002764:	45670123 	.word	0x45670123
 8002768:	cdef89ab 	.word	0xcdef89ab

0800276c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <HAL_FLASH_Lock+0x1c>)
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <HAL_FLASH_Lock+0x1c>)
 8002776:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800277a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	40022000 	.word	0x40022000

0800278c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff fd9c 	bl	80022d0 <HAL_GetTick>
 8002798:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800279a:	e00d      	b.n	80027b8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a2:	d009      	beq.n	80027b8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80027a4:	f7ff fd94 	bl	80022d0 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d801      	bhi.n	80027b8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e036      	b.n	8002826 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80027b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1eb      	bne.n	800279c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80027c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80027cc:	4013      	ands	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d01d      	beq.n	8002812 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80027d6:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <FLASH_WaitForLastOperation+0xa8>)
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	4313      	orrs	r3, r2
 80027de:	4a15      	ldr	r2, [pc, #84]	@ (8002834 <FLASH_WaitForLastOperation+0xa8>)
 80027e0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e8:	d307      	bcc.n	80027fa <FLASH_WaitForLastOperation+0x6e>
 80027ea:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80027f4:	490e      	ldr	r1, [pc, #56]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	618b      	str	r3, [r1, #24]
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d004      	beq.n	800280e <FLASH_WaitForLastOperation+0x82>
 8002804:	4a0a      	ldr	r2, [pc, #40]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800280c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e009      	b.n	8002826 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002812:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800281e:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <FLASH_WaitForLastOperation+0xa4>)
 8002820:	2201      	movs	r2, #1
 8002822:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40022000 	.word	0x40022000
 8002834:	2000008c 	.word	0x2000008c

08002838 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <FLASH_Program_DoubleWord+0x48>)
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <FLASH_Program_DoubleWord+0x48>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002856:	f3bf 8f6f 	isb	sy
}
 800285a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800285c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	000a      	movs	r2, r1
 800286a:	2300      	movs	r3, #0
 800286c:	68f9      	ldr	r1, [r7, #12]
 800286e:	3104      	adds	r1, #4
 8002870:	4613      	mov	r3, r2
 8002872:	600b      	str	r3, [r1, #0]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	40022000 	.word	0x40022000

08002884 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	@ 0x24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800288e:	2340      	movs	r3, #64	@ 0x40
 8002890:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800289a:	4b14      	ldr	r3, [pc, #80]	@ (80028ec <FLASH_Program_Fast+0x68>)
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	4a13      	ldr	r2, [pc, #76]	@ (80028ec <FLASH_Program_Fast+0x68>)
 80028a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028a4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028a6:	f3ef 8310 	mrs	r3, PRIMASK
 80028aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80028ac:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80028ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80028b0:	b672      	cpsid	i
}
 80028b2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	3304      	adds	r3, #4
 80028c0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	3304      	adds	r3, #4
 80028c6:	617b      	str	r3, [r7, #20]
    row_index--;
 80028c8:	7ffb      	ldrb	r3, [r7, #31]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80028ce:	7ffb      	ldrb	r3, [r7, #31]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1ef      	bne.n	80028b4 <FLASH_Program_Fast+0x30>
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f383 8810 	msr	PRIMASK, r3
}
 80028de:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80028e0:	bf00      	nop
 80028e2:	3724      	adds	r7, #36	@ 0x24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	40022000 	.word	0x40022000

080028f0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80028fa:	4b49      	ldr	r3, [pc, #292]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d101      	bne.n	8002906 <HAL_FLASHEx_Erase+0x16>
 8002902:	2302      	movs	r3, #2
 8002904:	e087      	b.n	8002a16 <HAL_FLASHEx_Erase+0x126>
 8002906:	4b46      	ldr	r3, [pc, #280]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 8002908:	2201      	movs	r2, #1
 800290a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800290c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002910:	f7ff ff3c 	bl	800278c <FLASH_WaitForLastOperation>
 8002914:	4603      	mov	r3, r0
 8002916:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d177      	bne.n	8002a0e <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800291e:	4b40      	ldr	r3, [pc, #256]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 8002920:	2200      	movs	r2, #0
 8002922:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002924:	4b3f      	ldr	r3, [pc, #252]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800292c:	2b00      	cmp	r3, #0
 800292e:	d013      	beq.n	8002958 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002930:	4b3c      	ldr	r3, [pc, #240]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002938:	2b00      	cmp	r3, #0
 800293a:	d009      	beq.n	8002950 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800293c:	4b39      	ldr	r3, [pc, #228]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a38      	ldr	r2, [pc, #224]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 8002942:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002946:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002948:	4b35      	ldr	r3, [pc, #212]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 800294a:	2203      	movs	r2, #3
 800294c:	771a      	strb	r2, [r3, #28]
 800294e:	e016      	b.n	800297e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002950:	4b33      	ldr	r3, [pc, #204]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 8002952:	2201      	movs	r2, #1
 8002954:	771a      	strb	r2, [r3, #28]
 8002956:	e012      	b.n	800297e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002958:	4b32      	ldr	r3, [pc, #200]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002960:	2b00      	cmp	r3, #0
 8002962:	d009      	beq.n	8002978 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002964:	4b2f      	ldr	r3, [pc, #188]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a2e      	ldr	r2, [pc, #184]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 800296a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800296e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002970:	4b2b      	ldr	r3, [pc, #172]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 8002972:	2202      	movs	r2, #2
 8002974:	771a      	strb	r2, [r3, #28]
 8002976:	e002      	b.n	800297e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002978:	4b29      	ldr	r3, [pc, #164]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 800297a:	2200      	movs	r2, #0
 800297c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d113      	bne.n	80029ae <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4618      	mov	r0, r3
 800298c:	f000 f84c 	bl	8002a28 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002990:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002994:	f7ff fefa 	bl	800278c <FLASH_WaitForLastOperation>
 8002998:	4603      	mov	r3, r0
 800299a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800299c:	4b21      	ldr	r3, [pc, #132]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	4a20      	ldr	r2, [pc, #128]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 80029a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80029a6:	f023 0304 	bic.w	r3, r3, #4
 80029aa:	6153      	str	r3, [r2, #20]
 80029ac:	e02d      	b.n	8002a0a <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	f04f 32ff 	mov.w	r2, #4294967295
 80029b4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	e01d      	b.n	80029fa <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	4619      	mov	r1, r3
 80029c4:	68b8      	ldr	r0, [r7, #8]
 80029c6:	f000 f857 	bl	8002a78 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80029ce:	f7ff fedd 	bl	800278c <FLASH_WaitForLastOperation>
 80029d2:	4603      	mov	r3, r0
 80029d4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80029d6:	4b13      	ldr	r3, [pc, #76]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	4a12      	ldr	r2, [pc, #72]	@ (8002a24 <HAL_FLASHEx_Erase+0x134>)
 80029dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80029e0:	f023 0302 	bic.w	r3, r3, #2
 80029e4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	601a      	str	r2, [r3, #0]
          break;
 80029f2:	e00a      	b.n	8002a0a <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	3301      	adds	r3, #1
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	4413      	add	r3, r2
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d3d9      	bcc.n	80029be <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002a0a:	f000 f86b 	bl	8002ae4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002a0e:	4b04      	ldr	r3, [pc, #16]	@ (8002a20 <HAL_FLASHEx_Erase+0x130>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]

  return status;
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000008c 	.word	0x2000008c
 8002a24:	40022000 	.word	0x40022000

08002a28 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d005      	beq.n	8002a46 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a40:	f043 0304 	orr.w	r3, r3, #4
 8002a44:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d005      	beq.n	8002a5c <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002a50:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a5a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002a5c:	4b05      	ldr	r3, [pc, #20]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <FLASH_MassErase+0x4c>)
 8002a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a66:	6153      	str	r3, [r2, #20]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	40022000 	.word	0x40022000

08002a78 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d006      	beq.n	8002a9a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002a8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	4a13      	ldr	r2, [pc, #76]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002a92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a96:	6153      	str	r3, [r2, #20]
 8002a98:	e005      	b.n	8002aa6 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8002a9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	4a10      	ldr	r2, [pc, #64]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002aa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aa4:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002ab6:	490a      	ldr	r1, [pc, #40]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002abc:	4b08      	ldr	r3, [pc, #32]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	4a07      	ldr	r2, [pc, #28]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002ac2:	f043 0302 	orr.w	r3, r3, #2
 8002ac6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	4a04      	ldr	r2, [pc, #16]	@ (8002ae0 <FLASH_PageErase+0x68>)
 8002ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad2:	6153      	str	r3, [r2, #20]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40022000 	.word	0x40022000

08002ae4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002aea:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <FLASH_FlushCaches+0x8c>)
 8002aec:	7f1b      	ldrb	r3, [r3, #28]
 8002aee:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d002      	beq.n	8002afc <FLASH_FlushCaches+0x18>
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d117      	bne.n	8002b2c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a1c      	ldr	r2, [pc, #112]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b02:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b06:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002b08:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a19      	ldr	r2, [pc, #100]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b0e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	4b17      	ldr	r3, [pc, #92]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a16      	ldr	r2, [pc, #88]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b1e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b20:	4b14      	ldr	r3, [pc, #80]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b2a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d002      	beq.n	8002b38 <FLASH_FlushCaches+0x54>
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d111      	bne.n	8002b5c <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002b38:	4b0e      	ldr	r3, [pc, #56]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b42:	6013      	str	r3, [r2, #0]
 8002b44:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b4e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b50:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a07      	ldr	r2, [pc, #28]	@ (8002b74 <FLASH_FlushCaches+0x90>)
 8002b56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b5a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002b5c:	4b04      	ldr	r3, [pc, #16]	@ (8002b70 <FLASH_FlushCaches+0x8c>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	771a      	strb	r2, [r3, #28]
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	2000008c 	.word	0x2000008c
 8002b74:	40022000 	.word	0x40022000

08002b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b087      	sub	sp, #28
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b86:	e17f      	b.n	8002e88 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8171 	beq.w	8002e82 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d005      	beq.n	8002bb8 <HAL_GPIO_Init+0x40>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d130      	bne.n	8002c1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bee:	2201      	movs	r2, #1
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	091b      	lsrs	r3, r3, #4
 8002c04:	f003 0201 	and.w	r2, r3, #1
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b03      	cmp	r3, #3
 8002c24:	d118      	bne.n	8002c58 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	08db      	lsrs	r3, r3, #3
 8002c42:	f003 0201 	and.w	r2, r3, #1
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d017      	beq.n	8002c94 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d123      	bne.n	8002ce8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	08da      	lsrs	r2, r3, #3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3208      	adds	r2, #8
 8002ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	220f      	movs	r2, #15
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	691a      	ldr	r2, [r3, #16]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	08da      	lsrs	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3208      	adds	r2, #8
 8002ce2:	6939      	ldr	r1, [r7, #16]
 8002ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0203 	and.w	r2, r3, #3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80ac 	beq.w	8002e82 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ea8 <HAL_GPIO_Init+0x330>)
 8002d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d2e:	4a5e      	ldr	r2, [pc, #376]	@ (8002ea8 <HAL_GPIO_Init+0x330>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d36:	4b5c      	ldr	r3, [pc, #368]	@ (8002ea8 <HAL_GPIO_Init+0x330>)
 8002d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	60bb      	str	r3, [r7, #8]
 8002d40:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d42:	4a5a      	ldr	r2, [pc, #360]	@ (8002eac <HAL_GPIO_Init+0x334>)
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	3302      	adds	r3, #2
 8002d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	220f      	movs	r2, #15
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4013      	ands	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d6c:	d025      	beq.n	8002dba <HAL_GPIO_Init+0x242>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a4f      	ldr	r2, [pc, #316]	@ (8002eb0 <HAL_GPIO_Init+0x338>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d01f      	beq.n	8002db6 <HAL_GPIO_Init+0x23e>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a4e      	ldr	r2, [pc, #312]	@ (8002eb4 <HAL_GPIO_Init+0x33c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d019      	beq.n	8002db2 <HAL_GPIO_Init+0x23a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a4d      	ldr	r2, [pc, #308]	@ (8002eb8 <HAL_GPIO_Init+0x340>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d013      	beq.n	8002dae <HAL_GPIO_Init+0x236>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a4c      	ldr	r2, [pc, #304]	@ (8002ebc <HAL_GPIO_Init+0x344>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d00d      	beq.n	8002daa <HAL_GPIO_Init+0x232>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a4b      	ldr	r2, [pc, #300]	@ (8002ec0 <HAL_GPIO_Init+0x348>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d007      	beq.n	8002da6 <HAL_GPIO_Init+0x22e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4a      	ldr	r2, [pc, #296]	@ (8002ec4 <HAL_GPIO_Init+0x34c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d101      	bne.n	8002da2 <HAL_GPIO_Init+0x22a>
 8002d9e:	2306      	movs	r3, #6
 8002da0:	e00c      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002da2:	2307      	movs	r3, #7
 8002da4:	e00a      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002da6:	2305      	movs	r3, #5
 8002da8:	e008      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002daa:	2304      	movs	r3, #4
 8002dac:	e006      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002dae:	2303      	movs	r3, #3
 8002db0:	e004      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e002      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <HAL_GPIO_Init+0x244>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	f002 0203 	and.w	r2, r2, #3
 8002dc2:	0092      	lsls	r2, r2, #2
 8002dc4:	4093      	lsls	r3, r2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dcc:	4937      	ldr	r1, [pc, #220]	@ (8002eac <HAL_GPIO_Init+0x334>)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	089b      	lsrs	r3, r3, #2
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dda:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	43db      	mvns	r3, r3
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	4013      	ands	r3, r2
 8002de8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002dfe:	4a32      	ldr	r2, [pc, #200]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e04:	4b30      	ldr	r3, [pc, #192]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	4013      	ands	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e28:	4a27      	ldr	r2, [pc, #156]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e2e:	4b26      	ldr	r3, [pc, #152]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	43db      	mvns	r3, r3
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e52:	4a1d      	ldr	r2, [pc, #116]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e58:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	43db      	mvns	r3, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e7c:	4a12      	ldr	r2, [pc, #72]	@ (8002ec8 <HAL_GPIO_Init+0x350>)
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	3301      	adds	r3, #1
 8002e86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f47f ae78 	bne.w	8002b88 <HAL_GPIO_Init+0x10>
  }
}
 8002e98:	bf00      	nop
 8002e9a:	bf00      	nop
 8002e9c:	371c      	adds	r7, #28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40010000 	.word	0x40010000
 8002eb0:	48000400 	.word	0x48000400
 8002eb4:	48000800 	.word	0x48000800
 8002eb8:	48000c00 	.word	0x48000c00
 8002ebc:	48001000 	.word	0x48001000
 8002ec0:	48001400 	.word	0x48001400
 8002ec4:	48001800 	.word	0x48001800
 8002ec8:	40010400 	.word	0x40010400

08002ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	807b      	strh	r3, [r7, #2]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002edc:	787b      	ldrb	r3, [r7, #1]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ee2:	887a      	ldrh	r2, [r7, #2]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ee8:	e002      	b.n	8002ef0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eea:	887a      	ldrh	r2, [r7, #2]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f06:	4b08      	ldr	r3, [pc, #32]	@ (8002f28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f08:	695a      	ldr	r2, [r3, #20]
 8002f0a:	88fb      	ldrh	r3, [r7, #6]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d006      	beq.n	8002f20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f12:	4a05      	ldr	r2, [pc, #20]	@ (8002f28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f14:	88fb      	ldrh	r3, [r7, #6]
 8002f16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fd fd10 	bl	8000940 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f20:	bf00      	nop
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40010400 	.word	0x40010400

08002f2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e08d      	b.n	800305a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fe ff04 	bl	8001d60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2224      	movs	r2, #36	@ 0x24
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0201 	bic.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d107      	bne.n	8002fa6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	e006      	b.n	8002fb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002fb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d108      	bne.n	8002fce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fca:	605a      	str	r2, [r3, #4]
 8002fcc:	e007      	b.n	8002fde <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ff0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003000:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69d9      	ldr	r1, [r3, #28]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1a      	ldr	r2, [r3, #32]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0201 	orr.w	r2, r2, #1
 800303a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2220      	movs	r2, #32
 8003046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b20      	cmp	r3, #32
 8003076:	d138      	bne.n	80030ea <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003082:	2302      	movs	r3, #2
 8003084:	e032      	b.n	80030ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2224      	movs	r2, #36	@ 0x24
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030b4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6819      	ldr	r1, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0201 	orr.w	r2, r2, #1
 80030d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e000      	b.n	80030ec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030ea:	2302      	movs	r3, #2
  }
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b20      	cmp	r3, #32
 800310c:	d139      	bne.n	8003182 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003118:	2302      	movs	r3, #2
 800311a:	e033      	b.n	8003184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2224      	movs	r2, #36	@ 0x24
 8003128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0201 	bic.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800314a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e000      	b.n	8003184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003182:	2302      	movs	r3, #2
  }
}
 8003184:	4618      	mov	r0, r3
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003194:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40007000 	.word	0x40007000

080031ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ba:	d130      	bne.n	800321e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031bc:	4b23      	ldr	r3, [pc, #140]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031c8:	d038      	beq.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ca:	4b20      	ldr	r3, [pc, #128]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d2:	4a1e      	ldr	r2, [pc, #120]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031da:	4b1d      	ldr	r3, [pc, #116]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2232      	movs	r2, #50	@ 0x32
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	0c9b      	lsrs	r3, r3, #18
 80031ec:	3301      	adds	r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f0:	e002      	b.n	80031f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f8:	4b14      	ldr	r3, [pc, #80]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003204:	d102      	bne.n	800320c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f2      	bne.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320c:	4b0f      	ldr	r3, [pc, #60]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003218:	d110      	bne.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e00f      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800321e:	4b0b      	ldr	r3, [pc, #44]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800322a:	d007      	beq.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800322c:	4b07      	ldr	r3, [pc, #28]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003234:	4a05      	ldr	r2, [pc, #20]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003236:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800323a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40007000 	.word	0x40007000
 8003250:	20000080 	.word	0x20000080
 8003254:	431bde83 	.word	0x431bde83

08003258 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e3ca      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800326a:	4b97      	ldr	r3, [pc, #604]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 030c 	and.w	r3, r3, #12
 8003272:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003274:	4b94      	ldr	r3, [pc, #592]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0310 	and.w	r3, r3, #16
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 80e4 	beq.w	8003454 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d007      	beq.n	80032a2 <HAL_RCC_OscConfig+0x4a>
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	2b0c      	cmp	r3, #12
 8003296:	f040 808b 	bne.w	80033b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b01      	cmp	r3, #1
 800329e:	f040 8087 	bne.w	80033b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032a2:	4b89      	ldr	r3, [pc, #548]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d005      	beq.n	80032ba <HAL_RCC_OscConfig+0x62>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e3a2      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1a      	ldr	r2, [r3, #32]
 80032be:	4b82      	ldr	r3, [pc, #520]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d004      	beq.n	80032d4 <HAL_RCC_OscConfig+0x7c>
 80032ca:	4b7f      	ldr	r3, [pc, #508]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032d2:	e005      	b.n	80032e0 <HAL_RCC_OscConfig+0x88>
 80032d4:	4b7c      	ldr	r3, [pc, #496]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032da:	091b      	lsrs	r3, r3, #4
 80032dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d223      	bcs.n	800332c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fd55 	bl	8003d98 <RCC_SetFlashLatencyFromMSIRange>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e383      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032f8:	4b73      	ldr	r3, [pc, #460]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a72      	ldr	r2, [pc, #456]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032fe:	f043 0308 	orr.w	r3, r3, #8
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	4b70      	ldr	r3, [pc, #448]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	496d      	ldr	r1, [pc, #436]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003316:	4b6c      	ldr	r3, [pc, #432]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	4968      	ldr	r1, [pc, #416]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003326:	4313      	orrs	r3, r2
 8003328:	604b      	str	r3, [r1, #4]
 800332a:	e025      	b.n	8003378 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800332c:	4b66      	ldr	r3, [pc, #408]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a65      	ldr	r2, [pc, #404]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003332:	f043 0308 	orr.w	r3, r3, #8
 8003336:	6013      	str	r3, [r2, #0]
 8003338:	4b63      	ldr	r3, [pc, #396]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	4960      	ldr	r1, [pc, #384]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800334a:	4b5f      	ldr	r3, [pc, #380]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	021b      	lsls	r3, r3, #8
 8003358:	495b      	ldr	r1, [pc, #364]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800335a:	4313      	orrs	r3, r2
 800335c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d109      	bne.n	8003378 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	4618      	mov	r0, r3
 800336a:	f000 fd15 	bl	8003d98 <RCC_SetFlashLatencyFromMSIRange>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e343      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003378:	f000 fc4a 	bl	8003c10 <HAL_RCC_GetSysClockFreq>
 800337c:	4602      	mov	r2, r0
 800337e:	4b52      	ldr	r3, [pc, #328]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	4950      	ldr	r1, [pc, #320]	@ (80034cc <HAL_RCC_OscConfig+0x274>)
 800338a:	5ccb      	ldrb	r3, [r1, r3]
 800338c:	f003 031f 	and.w	r3, r3, #31
 8003390:	fa22 f303 	lsr.w	r3, r2, r3
 8003394:	4a4e      	ldr	r2, [pc, #312]	@ (80034d0 <HAL_RCC_OscConfig+0x278>)
 8003396:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003398:	4b4e      	ldr	r3, [pc, #312]	@ (80034d4 <HAL_RCC_OscConfig+0x27c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7fe ff47 	bl	8002230 <HAL_InitTick>
 80033a2:	4603      	mov	r3, r0
 80033a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d052      	beq.n	8003452 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	e327      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d032      	beq.n	800341e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033b8:	4b43      	ldr	r3, [pc, #268]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a42      	ldr	r2, [pc, #264]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033be:	f043 0301 	orr.w	r3, r3, #1
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033c4:	f7fe ff84 	bl	80022d0 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033cc:	f7fe ff80 	bl	80022d0 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e310      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033de:	4b3a      	ldr	r3, [pc, #232]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033ea:	4b37      	ldr	r3, [pc, #220]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a36      	ldr	r2, [pc, #216]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033f0:	f043 0308 	orr.w	r3, r3, #8
 80033f4:	6013      	str	r3, [r2, #0]
 80033f6:	4b34      	ldr	r3, [pc, #208]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	4931      	ldr	r1, [pc, #196]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003404:	4313      	orrs	r3, r2
 8003406:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003408:	4b2f      	ldr	r3, [pc, #188]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	021b      	lsls	r3, r3, #8
 8003416:	492c      	ldr	r1, [pc, #176]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003418:	4313      	orrs	r3, r2
 800341a:	604b      	str	r3, [r1, #4]
 800341c:	e01a      	b.n	8003454 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800341e:	4b2a      	ldr	r3, [pc, #168]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a29      	ldr	r2, [pc, #164]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003424:	f023 0301 	bic.w	r3, r3, #1
 8003428:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800342a:	f7fe ff51 	bl	80022d0 <HAL_GetTick>
 800342e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003432:	f7fe ff4d 	bl	80022d0 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e2dd      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003444:	4b20      	ldr	r3, [pc, #128]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1f0      	bne.n	8003432 <HAL_RCC_OscConfig+0x1da>
 8003450:	e000      	b.n	8003454 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003452:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d074      	beq.n	800354a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	2b08      	cmp	r3, #8
 8003464:	d005      	beq.n	8003472 <HAL_RCC_OscConfig+0x21a>
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	2b0c      	cmp	r3, #12
 800346a:	d10e      	bne.n	800348a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	2b03      	cmp	r3, #3
 8003470:	d10b      	bne.n	800348a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003472:	4b15      	ldr	r3, [pc, #84]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d064      	beq.n	8003548 <HAL_RCC_OscConfig+0x2f0>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d160      	bne.n	8003548 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e2ba      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003492:	d106      	bne.n	80034a2 <HAL_RCC_OscConfig+0x24a>
 8003494:	4b0c      	ldr	r3, [pc, #48]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a0b      	ldr	r2, [pc, #44]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 800349a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349e:	6013      	str	r3, [r2, #0]
 80034a0:	e026      	b.n	80034f0 <HAL_RCC_OscConfig+0x298>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034aa:	d115      	bne.n	80034d8 <HAL_RCC_OscConfig+0x280>
 80034ac:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a05      	ldr	r2, [pc, #20]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	4b03      	ldr	r3, [pc, #12]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a02      	ldr	r2, [pc, #8]	@ (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	e014      	b.n	80034f0 <HAL_RCC_OscConfig+0x298>
 80034c6:	bf00      	nop
 80034c8:	40021000 	.word	0x40021000
 80034cc:	0800a27c 	.word	0x0800a27c
 80034d0:	20000080 	.word	0x20000080
 80034d4:	20000084 	.word	0x20000084
 80034d8:	4ba0      	ldr	r3, [pc, #640]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a9f      	ldr	r2, [pc, #636]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80034de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	4b9d      	ldr	r3, [pc, #628]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a9c      	ldr	r2, [pc, #624]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80034ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d013      	beq.n	8003520 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f8:	f7fe feea 	bl	80022d0 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003500:	f7fe fee6 	bl	80022d0 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	@ 0x64
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e276      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003512:	4b92      	ldr	r3, [pc, #584]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCC_OscConfig+0x2a8>
 800351e:	e014      	b.n	800354a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fe fed6 	bl	80022d0 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003528:	f7fe fed2 	bl	80022d0 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	@ 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e262      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800353a:	4b88      	ldr	r3, [pc, #544]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x2d0>
 8003546:	e000      	b.n	800354a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d060      	beq.n	8003618 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	2b04      	cmp	r3, #4
 800355a:	d005      	beq.n	8003568 <HAL_RCC_OscConfig+0x310>
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	2b0c      	cmp	r3, #12
 8003560:	d119      	bne.n	8003596 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b02      	cmp	r3, #2
 8003566:	d116      	bne.n	8003596 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003568:	4b7c      	ldr	r3, [pc, #496]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_OscConfig+0x328>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e23f      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003580:	4b76      	ldr	r3, [pc, #472]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	061b      	lsls	r3, r3, #24
 800358e:	4973      	ldr	r1, [pc, #460]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003594:	e040      	b.n	8003618 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d023      	beq.n	80035e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800359e:	4b6f      	ldr	r3, [pc, #444]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a6e      	ldr	r2, [pc, #440]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fe fe91 	bl	80022d0 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b2:	f7fe fe8d 	bl	80022d0 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e21d      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035c4:	4b65      	ldr	r3, [pc, #404]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d0:	4b62      	ldr	r3, [pc, #392]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	061b      	lsls	r3, r3, #24
 80035de:	495f      	ldr	r1, [pc, #380]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	e018      	b.n	8003618 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035e6:	4b5d      	ldr	r3, [pc, #372]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a5c      	ldr	r2, [pc, #368]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80035ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f2:	f7fe fe6d 	bl	80022d0 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fa:	f7fe fe69 	bl	80022d0 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e1f9      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800360c:	4b53      	ldr	r3, [pc, #332]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1f0      	bne.n	80035fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0308 	and.w	r3, r3, #8
 8003620:	2b00      	cmp	r3, #0
 8003622:	d03c      	beq.n	800369e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01c      	beq.n	8003666 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800362c:	4b4b      	ldr	r3, [pc, #300]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800362e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003632:	4a4a      	ldr	r2, [pc, #296]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fe fe48 	bl	80022d0 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7fe fe44 	bl	80022d0 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e1d4      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003656:	4b41      	ldr	r3, [pc, #260]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <HAL_RCC_OscConfig+0x3ec>
 8003664:	e01b      	b.n	800369e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003666:	4b3d      	ldr	r3, [pc, #244]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800366c:	4a3b      	ldr	r2, [pc, #236]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003676:	f7fe fe2b 	bl	80022d0 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367e:	f7fe fe27 	bl	80022d0 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e1b7      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003690:	4b32      	ldr	r3, [pc, #200]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1ef      	bne.n	800367e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 80a6 	beq.w	80037f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ac:	2300      	movs	r3, #0
 80036ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036b0:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10d      	bne.n	80036d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036bc:	4b27      	ldr	r3, [pc, #156]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	4a26      	ldr	r2, [pc, #152]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80036c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036c8:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 80036ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d4:	2301      	movs	r3, #1
 80036d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036d8:	4b21      	ldr	r3, [pc, #132]	@ (8003760 <HAL_RCC_OscConfig+0x508>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d118      	bne.n	8003716 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036e4:	4b1e      	ldr	r3, [pc, #120]	@ (8003760 <HAL_RCC_OscConfig+0x508>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003760 <HAL_RCC_OscConfig+0x508>)
 80036ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f0:	f7fe fdee 	bl	80022d0 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f8:	f7fe fdea 	bl	80022d0 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e17a      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800370a:	4b15      	ldr	r3, [pc, #84]	@ (8003760 <HAL_RCC_OscConfig+0x508>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d108      	bne.n	8003730 <HAL_RCC_OscConfig+0x4d8>
 800371e:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003724:	4a0d      	ldr	r2, [pc, #52]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800372e:	e029      	b.n	8003784 <HAL_RCC_OscConfig+0x52c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d115      	bne.n	8003764 <HAL_RCC_OscConfig+0x50c>
 8003738:	4b08      	ldr	r3, [pc, #32]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800373a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373e:	4a07      	ldr	r2, [pc, #28]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003740:	f043 0304 	orr.w	r3, r3, #4
 8003744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003748:	4b04      	ldr	r3, [pc, #16]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 800374a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374e:	4a03      	ldr	r2, [pc, #12]	@ (800375c <HAL_RCC_OscConfig+0x504>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003758:	e014      	b.n	8003784 <HAL_RCC_OscConfig+0x52c>
 800375a:	bf00      	nop
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
 8003764:	4b9c      	ldr	r3, [pc, #624]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376a:	4a9b      	ldr	r2, [pc, #620]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800376c:	f023 0301 	bic.w	r3, r3, #1
 8003770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003774:	4b98      	ldr	r3, [pc, #608]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377a:	4a97      	ldr	r2, [pc, #604]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800377c:	f023 0304 	bic.w	r3, r3, #4
 8003780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d016      	beq.n	80037ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7fe fda0 	bl	80022d0 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003792:	e00a      	b.n	80037aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003794:	f7fe fd9c 	bl	80022d0 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e12a      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037aa:	4b8b      	ldr	r3, [pc, #556]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0ed      	beq.n	8003794 <HAL_RCC_OscConfig+0x53c>
 80037b8:	e015      	b.n	80037e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ba:	f7fe fd89 	bl	80022d0 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037c0:	e00a      	b.n	80037d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c2:	f7fe fd85 	bl	80022d0 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e113      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d8:	4b7f      	ldr	r3, [pc, #508]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1ed      	bne.n	80037c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037e6:	7ffb      	ldrb	r3, [r7, #31]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d105      	bne.n	80037f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ec:	4b7a      	ldr	r3, [pc, #488]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80037ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f0:	4a79      	ldr	r2, [pc, #484]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80037f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037f6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80fe 	beq.w	80039fe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003806:	2b02      	cmp	r3, #2
 8003808:	f040 80d0 	bne.w	80039ac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800380c:	4b72      	ldr	r3, [pc, #456]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f003 0203 	and.w	r2, r3, #3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381c:	429a      	cmp	r2, r3
 800381e:	d130      	bne.n	8003882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	3b01      	subs	r3, #1
 800382c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	429a      	cmp	r2, r3
 8003830:	d127      	bne.n	8003882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800383c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800383e:	429a      	cmp	r2, r3
 8003840:	d11f      	bne.n	8003882 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800384c:	2a07      	cmp	r2, #7
 800384e:	bf14      	ite	ne
 8003850:	2201      	movne	r2, #1
 8003852:	2200      	moveq	r2, #0
 8003854:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003856:	4293      	cmp	r3, r2
 8003858:	d113      	bne.n	8003882 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003864:	085b      	lsrs	r3, r3, #1
 8003866:	3b01      	subs	r3, #1
 8003868:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d109      	bne.n	8003882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	085b      	lsrs	r3, r3, #1
 800387a:	3b01      	subs	r3, #1
 800387c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800387e:	429a      	cmp	r2, r3
 8003880:	d06e      	beq.n	8003960 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b0c      	cmp	r3, #12
 8003886:	d069      	beq.n	800395c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003888:	4b53      	ldr	r3, [pc, #332]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d105      	bne.n	80038a0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003894:	4b50      	ldr	r3, [pc, #320]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0ad      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038a4:	4b4c      	ldr	r3, [pc, #304]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a4b      	ldr	r2, [pc, #300]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80038aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038b0:	f7fe fd0e 	bl	80022d0 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b8:	f7fe fd0a 	bl	80022d0 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e09a      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ca:	4b43      	ldr	r3, [pc, #268]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038d6:	4b40      	ldr	r3, [pc, #256]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	4b40      	ldr	r3, [pc, #256]	@ (80039dc <HAL_RCC_OscConfig+0x784>)
 80038dc:	4013      	ands	r3, r2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038e6:	3a01      	subs	r2, #1
 80038e8:	0112      	lsls	r2, r2, #4
 80038ea:	4311      	orrs	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038f0:	0212      	lsls	r2, r2, #8
 80038f2:	4311      	orrs	r1, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038f8:	0852      	lsrs	r2, r2, #1
 80038fa:	3a01      	subs	r2, #1
 80038fc:	0552      	lsls	r2, r2, #21
 80038fe:	4311      	orrs	r1, r2
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003904:	0852      	lsrs	r2, r2, #1
 8003906:	3a01      	subs	r2, #1
 8003908:	0652      	lsls	r2, r2, #25
 800390a:	4311      	orrs	r1, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003910:	0912      	lsrs	r2, r2, #4
 8003912:	0452      	lsls	r2, r2, #17
 8003914:	430a      	orrs	r2, r1
 8003916:	4930      	ldr	r1, [pc, #192]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003918:	4313      	orrs	r3, r2
 800391a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800391c:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a2d      	ldr	r2, [pc, #180]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003926:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003928:	4b2b      	ldr	r3, [pc, #172]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	4a2a      	ldr	r2, [pc, #168]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800392e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003932:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003934:	f7fe fccc 	bl	80022d0 <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800393a:	e008      	b.n	800394e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800393c:	f7fe fcc8 	bl	80022d0 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e058      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394e:	4b22      	ldr	r3, [pc, #136]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d0f0      	beq.n	800393c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800395a:	e050      	b.n	80039fe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e04f      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003960:	4b1d      	ldr	r3, [pc, #116]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d148      	bne.n	80039fe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800396c:	4b1a      	ldr	r3, [pc, #104]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a19      	ldr	r2, [pc, #100]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 8003972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003976:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003978:	4b17      	ldr	r3, [pc, #92]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	4a16      	ldr	r2, [pc, #88]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 800397e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003982:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003984:	f7fe fca4 	bl	80022d0 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800398c:	f7fe fca0 	bl	80022d0 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e030      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800399e:	4b0e      	ldr	r3, [pc, #56]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x734>
 80039aa:	e028      	b.n	80039fe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d023      	beq.n	80039fa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b2:	4b09      	ldr	r3, [pc, #36]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a08      	ldr	r2, [pc, #32]	@ (80039d8 <HAL_RCC_OscConfig+0x780>)
 80039b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039be:	f7fe fc87 	bl	80022d0 <HAL_GetTick>
 80039c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039c4:	e00c      	b.n	80039e0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c6:	f7fe fc83 	bl	80022d0 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d905      	bls.n	80039e0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e013      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
 80039d8:	40021000 	.word	0x40021000
 80039dc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039e0:	4b09      	ldr	r3, [pc, #36]	@ (8003a08 <HAL_RCC_OscConfig+0x7b0>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1ec      	bne.n	80039c6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80039ec:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_RCC_OscConfig+0x7b0>)
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	4905      	ldr	r1, [pc, #20]	@ (8003a08 <HAL_RCC_OscConfig+0x7b0>)
 80039f2:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <HAL_RCC_OscConfig+0x7b4>)
 80039f4:	4013      	ands	r3, r2
 80039f6:	60cb      	str	r3, [r1, #12]
 80039f8:	e001      	b.n	80039fe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3720      	adds	r7, #32
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	feeefffc 	.word	0xfeeefffc

08003a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e0e7      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a24:	4b75      	ldr	r3, [pc, #468]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d910      	bls.n	8003a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a32:	4b72      	ldr	r3, [pc, #456]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f023 0207 	bic.w	r2, r3, #7
 8003a3a:	4970      	ldr	r1, [pc, #448]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a42:	4b6e      	ldr	r3, [pc, #440]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0cf      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d010      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	4b66      	ldr	r3, [pc, #408]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d908      	bls.n	8003a82 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a70:	4b63      	ldr	r3, [pc, #396]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4960      	ldr	r1, [pc, #384]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d04c      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a96:	4b5a      	ldr	r3, [pc, #360]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d121      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e0a6      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d107      	bne.n	8003abe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aae:	4b54      	ldr	r3, [pc, #336]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d115      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e09a      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d107      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ac6:	4b4e      	ldr	r3, [pc, #312]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e08e      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e086      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ae6:	4b46      	ldr	r3, [pc, #280]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f023 0203 	bic.w	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4943      	ldr	r1, [pc, #268]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af8:	f7fe fbea 	bl	80022d0 <HAL_GetTick>
 8003afc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b00:	f7fe fbe6 	bl	80022d0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e06e      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b16:	4b3a      	ldr	r3, [pc, #232]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 020c 	and.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d1eb      	bne.n	8003b00 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d010      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	4b31      	ldr	r3, [pc, #196]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d208      	bcs.n	8003b56 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b44:	4b2e      	ldr	r3, [pc, #184]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	492b      	ldr	r1, [pc, #172]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b56:	4b29      	ldr	r3, [pc, #164]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d210      	bcs.n	8003b86 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b64:	4b25      	ldr	r3, [pc, #148]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f023 0207 	bic.w	r2, r3, #7
 8003b6c:	4923      	ldr	r1, [pc, #140]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b74:	4b21      	ldr	r3, [pc, #132]	@ (8003bfc <HAL_RCC_ClockConfig+0x1ec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d001      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e036      	b.n	8003bf4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0304 	and.w	r3, r3, #4
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d008      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b92:	4b1b      	ldr	r3, [pc, #108]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	4918      	ldr	r1, [pc, #96]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d009      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bb0:	4b13      	ldr	r3, [pc, #76]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4910      	ldr	r1, [pc, #64]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bc4:	f000 f824 	bl	8003c10 <HAL_RCC_GetSysClockFreq>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	4b0d      	ldr	r3, [pc, #52]	@ (8003c00 <HAL_RCC_ClockConfig+0x1f0>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	091b      	lsrs	r3, r3, #4
 8003bd0:	f003 030f 	and.w	r3, r3, #15
 8003bd4:	490b      	ldr	r1, [pc, #44]	@ (8003c04 <HAL_RCC_ClockConfig+0x1f4>)
 8003bd6:	5ccb      	ldrb	r3, [r1, r3]
 8003bd8:	f003 031f 	and.w	r3, r3, #31
 8003bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003be0:	4a09      	ldr	r2, [pc, #36]	@ (8003c08 <HAL_RCC_ClockConfig+0x1f8>)
 8003be2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003be4:	4b09      	ldr	r3, [pc, #36]	@ (8003c0c <HAL_RCC_ClockConfig+0x1fc>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7fe fb21 	bl	8002230 <HAL_InitTick>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003bf2:	7afb      	ldrb	r3, [r7, #11]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40022000 	.word	0x40022000
 8003c00:	40021000 	.word	0x40021000
 8003c04:	0800a27c 	.word	0x0800a27c
 8003c08:	20000080 	.word	0x20000080
 8003c0c:	20000084 	.word	0x20000084

08003c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b089      	sub	sp, #36	@ 0x24
 8003c14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c28:	4b3b      	ldr	r3, [pc, #236]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f003 0303 	and.w	r3, r3, #3
 8003c30:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_RCC_GetSysClockFreq+0x34>
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	2b0c      	cmp	r3, #12
 8003c3c:	d121      	bne.n	8003c82 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d11e      	bne.n	8003c82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c44:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d107      	bne.n	8003c60 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c50:	4b31      	ldr	r3, [pc, #196]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c56:	0a1b      	lsrs	r3, r3, #8
 8003c58:	f003 030f 	and.w	r3, r3, #15
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	e005      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c60:	4b2d      	ldr	r3, [pc, #180]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	091b      	lsrs	r3, r3, #4
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c6c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c74:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10d      	bne.n	8003c98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d102      	bne.n	8003c8e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c88:	4b25      	ldr	r3, [pc, #148]	@ (8003d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	e004      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d101      	bne.n	8003c98 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c94:	4b23      	ldr	r3, [pc, #140]	@ (8003d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c96:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	2b0c      	cmp	r3, #12
 8003c9c:	d134      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d003      	beq.n	8003cb6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d003      	beq.n	8003cbc <HAL_RCC_GetSysClockFreq+0xac>
 8003cb4:	e005      	b.n	8003cc2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cb8:	617b      	str	r3, [r7, #20]
      break;
 8003cba:	e005      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003cbc:	4b19      	ldr	r3, [pc, #100]	@ (8003d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cbe:	617b      	str	r3, [r7, #20]
      break;
 8003cc0:	e002      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	617b      	str	r3, [r7, #20]
      break;
 8003cc6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cc8:	4b13      	ldr	r3, [pc, #76]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	091b      	lsrs	r3, r3, #4
 8003cce:	f003 0307 	and.w	r3, r3, #7
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cd6:	4b10      	ldr	r3, [pc, #64]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	0a1b      	lsrs	r3, r3, #8
 8003cdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	fb03 f202 	mul.w	r2, r3, r2
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cee:	4b0a      	ldr	r3, [pc, #40]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	0e5b      	lsrs	r3, r3, #25
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d06:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d08:	69bb      	ldr	r3, [r7, #24]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3724      	adds	r7, #36	@ 0x24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	0800a294 	.word	0x0800a294
 8003d20:	00f42400 	.word	0x00f42400
 8003d24:	007a1200 	.word	0x007a1200

08003d28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d2c:	4b03      	ldr	r3, [pc, #12]	@ (8003d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	20000080 	.word	0x20000080

08003d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d44:	f7ff fff0 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	0a1b      	lsrs	r3, r3, #8
 8003d50:	f003 0307 	and.w	r3, r3, #7
 8003d54:	4904      	ldr	r1, [pc, #16]	@ (8003d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d56:	5ccb      	ldrb	r3, [r1, r3]
 8003d58:	f003 031f 	and.w	r3, r3, #31
 8003d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000
 8003d68:	0800a28c 	.word	0x0800a28c

08003d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d70:	f7ff ffda 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003d74:	4602      	mov	r2, r0
 8003d76:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	0adb      	lsrs	r3, r3, #11
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	4904      	ldr	r1, [pc, #16]	@ (8003d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d82:	5ccb      	ldrb	r3, [r1, r3]
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40021000 	.word	0x40021000
 8003d94:	0800a28c 	.word	0x0800a28c

08003d98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003da4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003db0:	f7ff f9ee 	bl	8003190 <HAL_PWREx_GetVoltageRange>
 8003db4:	6178      	str	r0, [r7, #20]
 8003db6:	e014      	b.n	8003de2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003db8:	4b25      	ldr	r3, [pc, #148]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbc:	4a24      	ldr	r2, [pc, #144]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dc4:	4b22      	ldr	r3, [pc, #136]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003dd0:	f7ff f9de 	bl	8003190 <HAL_PWREx_GetVoltageRange>
 8003dd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	4a1d      	ldr	r2, [pc, #116]	@ (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de8:	d10b      	bne.n	8003e02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b80      	cmp	r3, #128	@ 0x80
 8003dee:	d919      	bls.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003df4:	d902      	bls.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003df6:	2302      	movs	r3, #2
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	e013      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	613b      	str	r3, [r7, #16]
 8003e00:	e010      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b80      	cmp	r3, #128	@ 0x80
 8003e06:	d902      	bls.n	8003e0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e08:	2303      	movs	r3, #3
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	e00a      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b80      	cmp	r3, #128	@ 0x80
 8003e12:	d102      	bne.n	8003e1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e14:	2302      	movs	r3, #2
 8003e16:	613b      	str	r3, [r7, #16]
 8003e18:	e004      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b70      	cmp	r3, #112	@ 0x70
 8003e1e:	d101      	bne.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e20:	2301      	movs	r3, #1
 8003e22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e24:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f023 0207 	bic.w	r2, r3, #7
 8003e2c:	4909      	ldr	r1, [pc, #36]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e34:	4b07      	ldr	r3, [pc, #28]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d001      	beq.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40021000 	.word	0x40021000
 8003e54:	40022000 	.word	0x40022000

08003e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e60:	2300      	movs	r3, #0
 8003e62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e64:	2300      	movs	r3, #0
 8003e66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d041      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e78:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e7c:	d02a      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e7e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e82:	d824      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e88:	d008      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e8e:	d81e      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00a      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003e94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e98:	d010      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e9a:	e018      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e9c:	4b86      	ldr	r3, [pc, #536]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4a85      	ldr	r2, [pc, #532]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ea8:	e015      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3304      	adds	r3, #4
 8003eae:	2100      	movs	r1, #0
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 fabb 	bl	800442c <RCCEx_PLLSAI1_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eba:	e00c      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3320      	adds	r3, #32
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 fba6 	bl	8004614 <RCCEx_PLLSAI2_Config>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ecc:	e003      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ed2:	e000      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ed4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ed6:	7cfb      	ldrb	r3, [r7, #19]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10b      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003edc:	4b76      	ldr	r3, [pc, #472]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003eea:	4973      	ldr	r1, [pc, #460]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ef2:	e001      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef4:	7cfb      	ldrb	r3, [r7, #19]
 8003ef6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d041      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f08:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f0c:	d02a      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f12:	d824      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f18:	d008      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f1e:	d81e      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003f24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f28:	d010      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f2a:	e018      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f2c:	4b62      	ldr	r3, [pc, #392]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a61      	ldr	r2, [pc, #388]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f36:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f38:	e015      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2100      	movs	r1, #0
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 fa73 	bl	800442c <RCCEx_PLLSAI1_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f4a:	e00c      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3320      	adds	r3, #32
 8003f50:	2100      	movs	r1, #0
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fb5e 	bl	8004614 <RCCEx_PLLSAI2_Config>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f5c:	e003      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	74fb      	strb	r3, [r7, #19]
      break;
 8003f62:	e000      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10b      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f6c:	4b52      	ldr	r3, [pc, #328]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f72:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f7a:	494f      	ldr	r1, [pc, #316]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f82:	e001      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 80a0 	beq.w	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f96:	2300      	movs	r3, #0
 8003f98:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f9a:	4b47      	ldr	r3, [pc, #284]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003faa:	2300      	movs	r3, #0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00d      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb0:	4b41      	ldr	r3, [pc, #260]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb4:	4a40      	ldr	r2, [pc, #256]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fba:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fbc:	4b3e      	ldr	r3, [pc, #248]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a3a      	ldr	r2, [pc, #232]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fd6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fd8:	f7fe f97a 	bl	80022d0 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003fde:	e009      	b.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fe0:	f7fe f976 	bl	80022d0 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d902      	bls.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ff2:	e005      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ff4:	4b31      	ldr	r3, [pc, #196]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0ef      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004000:	7cfb      	ldrb	r3, [r7, #19]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d15c      	bne.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004006:	4b2c      	ldr	r3, [pc, #176]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800400c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004010:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d01f      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	429a      	cmp	r2, r3
 8004022:	d019      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004024:	4b24      	ldr	r3, [pc, #144]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800402e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004030:	4b21      	ldr	r3, [pc, #132]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004036:	4a20      	ldr	r2, [pc, #128]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800403c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004040:	4b1d      	ldr	r3, [pc, #116]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004046:	4a1c      	ldr	r2, [pc, #112]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800404c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004050:	4a19      	ldr	r2, [pc, #100]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d016      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004062:	f7fe f935 	bl	80022d0 <HAL_GetTick>
 8004066:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004068:	e00b      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406a:	f7fe f931 	bl	80022d0 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004078:	4293      	cmp	r3, r2
 800407a:	d902      	bls.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	74fb      	strb	r3, [r7, #19]
            break;
 8004080:	e006      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004082:	4b0d      	ldr	r3, [pc, #52]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ec      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10c      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004096:	4b08      	ldr	r3, [pc, #32]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a6:	4904      	ldr	r1, [pc, #16]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80040ae:	e009      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040b0:	7cfb      	ldrb	r3, [r7, #19]
 80040b2:	74bb      	strb	r3, [r7, #18]
 80040b4:	e006      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80040b6:	bf00      	nop
 80040b8:	40021000 	.word	0x40021000
 80040bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c0:	7cfb      	ldrb	r3, [r7, #19]
 80040c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c4:	7c7b      	ldrb	r3, [r7, #17]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d105      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ca:	4b9e      	ldr	r3, [pc, #632]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ce:	4a9d      	ldr	r2, [pc, #628]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040e2:	4b98      	ldr	r3, [pc, #608]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e8:	f023 0203 	bic.w	r2, r3, #3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f0:	4994      	ldr	r1, [pc, #592]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00a      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004104:	4b8f      	ldr	r3, [pc, #572]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410a:	f023 020c 	bic.w	r2, r3, #12
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004112:	498c      	ldr	r1, [pc, #560]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004114:	4313      	orrs	r3, r2
 8004116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0304 	and.w	r3, r3, #4
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00a      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004126:	4b87      	ldr	r3, [pc, #540]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	4983      	ldr	r1, [pc, #524]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004136:	4313      	orrs	r3, r2
 8004138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00a      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004148:	4b7e      	ldr	r3, [pc, #504]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800414e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004156:	497b      	ldr	r1, [pc, #492]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004158:	4313      	orrs	r3, r2
 800415a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00a      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800416a:	4b76      	ldr	r3, [pc, #472]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004170:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004178:	4972      	ldr	r1, [pc, #456]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417a:	4313      	orrs	r3, r2
 800417c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00a      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800418c:	4b6d      	ldr	r3, [pc, #436]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004192:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419a:	496a      	ldr	r1, [pc, #424]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419c:	4313      	orrs	r3, r2
 800419e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00a      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041ae:	4b65      	ldr	r3, [pc, #404]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041bc:	4961      	ldr	r1, [pc, #388]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00a      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041d0:	4b5c      	ldr	r3, [pc, #368]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041de:	4959      	ldr	r1, [pc, #356]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00a      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041f2:	4b54      	ldr	r3, [pc, #336]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004200:	4950      	ldr	r1, [pc, #320]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004202:	4313      	orrs	r3, r2
 8004204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004214:	4b4b      	ldr	r3, [pc, #300]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800421a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004222:	4948      	ldr	r1, [pc, #288]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004224:	4313      	orrs	r3, r2
 8004226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004236:	4b43      	ldr	r3, [pc, #268]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004244:	493f      	ldr	r1, [pc, #252]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004246:	4313      	orrs	r3, r2
 8004248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d028      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004258:	4b3a      	ldr	r3, [pc, #232]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004266:	4937      	ldr	r1, [pc, #220]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004268:	4313      	orrs	r3, r2
 800426a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004272:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004276:	d106      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004278:	4b32      	ldr	r3, [pc, #200]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4a31      	ldr	r2, [pc, #196]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004282:	60d3      	str	r3, [r2, #12]
 8004284:	e011      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800428a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800428e:	d10c      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3304      	adds	r3, #4
 8004294:	2101      	movs	r1, #1
 8004296:	4618      	mov	r0, r3
 8004298:	f000 f8c8 	bl	800442c <RCCEx_PLLSAI1_Config>
 800429c:	4603      	mov	r3, r0
 800429e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80042a0:	7cfb      	ldrb	r3, [r7, #19]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d028      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80042b6:	4b23      	ldr	r3, [pc, #140]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c4:	491f      	ldr	r1, [pc, #124]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042d4:	d106      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	4a1a      	ldr	r2, [pc, #104]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042e0:	60d3      	str	r3, [r2, #12]
 80042e2:	e011      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042ec:	d10c      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	3304      	adds	r3, #4
 80042f2:	2101      	movs	r1, #1
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 f899 	bl	800442c <RCCEx_PLLSAI1_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042fe:	7cfb      	ldrb	r3, [r7, #19]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d02b      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004314:	4b0b      	ldr	r3, [pc, #44]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004322:	4908      	ldr	r1, [pc, #32]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004332:	d109      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004334:	4b03      	ldr	r3, [pc, #12]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	4a02      	ldr	r2, [pc, #8]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800433e:	60d3      	str	r3, [r2, #12]
 8004340:	e014      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004342:	bf00      	nop
 8004344:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004350:	d10c      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3304      	adds	r3, #4
 8004356:	2101      	movs	r1, #1
 8004358:	4618      	mov	r0, r3
 800435a:	f000 f867 	bl	800442c <RCCEx_PLLSAI1_Config>
 800435e:	4603      	mov	r3, r0
 8004360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d02f      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004378:	4b2b      	ldr	r3, [pc, #172]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004386:	4928      	ldr	r1, [pc, #160]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004392:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004396:	d10d      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3304      	adds	r3, #4
 800439c:	2102      	movs	r1, #2
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 f844 	bl	800442c <RCCEx_PLLSAI1_Config>
 80043a4:	4603      	mov	r3, r0
 80043a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043a8:	7cfb      	ldrb	r3, [r7, #19]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d014      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043ae:	7cfb      	ldrb	r3, [r7, #19]
 80043b0:	74bb      	strb	r3, [r7, #18]
 80043b2:	e011      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043bc:	d10c      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	3320      	adds	r3, #32
 80043c2:	2102      	movs	r1, #2
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 f925 	bl	8004614 <RCCEx_PLLSAI2_Config>
 80043ca:	4603      	mov	r3, r0
 80043cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043ce:	7cfb      	ldrb	r3, [r7, #19]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043d4:	7cfb      	ldrb	r3, [r7, #19]
 80043d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00a      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043e4:	4b10      	ldr	r3, [pc, #64]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ea:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043f2:	490d      	ldr	r1, [pc, #52]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00b      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004406:	4b08      	ldr	r3, [pc, #32]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004416:	4904      	ldr	r1, [pc, #16]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800441e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40021000 	.word	0x40021000

0800442c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004436:	2300      	movs	r3, #0
 8004438:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800443a:	4b75      	ldr	r3, [pc, #468]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d018      	beq.n	8004478 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004446:	4b72      	ldr	r3, [pc, #456]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f003 0203 	and.w	r2, r3, #3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d10d      	bne.n	8004472 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
       ||
 800445a:	2b00      	cmp	r3, #0
 800445c:	d009      	beq.n	8004472 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800445e:	4b6c      	ldr	r3, [pc, #432]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	091b      	lsrs	r3, r3, #4
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	1c5a      	adds	r2, r3, #1
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
       ||
 800446e:	429a      	cmp	r2, r3
 8004470:	d047      	beq.n	8004502 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]
 8004476:	e044      	b.n	8004502 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b03      	cmp	r3, #3
 800447e:	d018      	beq.n	80044b2 <RCCEx_PLLSAI1_Config+0x86>
 8004480:	2b03      	cmp	r3, #3
 8004482:	d825      	bhi.n	80044d0 <RCCEx_PLLSAI1_Config+0xa4>
 8004484:	2b01      	cmp	r3, #1
 8004486:	d002      	beq.n	800448e <RCCEx_PLLSAI1_Config+0x62>
 8004488:	2b02      	cmp	r3, #2
 800448a:	d009      	beq.n	80044a0 <RCCEx_PLLSAI1_Config+0x74>
 800448c:	e020      	b.n	80044d0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800448e:	4b60      	ldr	r3, [pc, #384]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d11d      	bne.n	80044d6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800449e:	e01a      	b.n	80044d6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d116      	bne.n	80044da <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b0:	e013      	b.n	80044da <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044b2:	4b57      	ldr	r3, [pc, #348]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10f      	bne.n	80044de <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044be:	4b54      	ldr	r3, [pc, #336]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044ce:	e006      	b.n	80044de <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
      break;
 80044d4:	e004      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044d6:	bf00      	nop
 80044d8:	e002      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044da:	bf00      	nop
 80044dc:	e000      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80044de:	bf00      	nop
    }

    if(status == HAL_OK)
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10d      	bne.n	8004502 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6819      	ldr	r1, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	3b01      	subs	r3, #1
 80044f8:	011b      	lsls	r3, r3, #4
 80044fa:	430b      	orrs	r3, r1
 80044fc:	4944      	ldr	r1, [pc, #272]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d17d      	bne.n	8004604 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004508:	4b41      	ldr	r3, [pc, #260]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a40      	ldr	r2, [pc, #256]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 800450e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004512:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004514:	f7fd fedc 	bl	80022d0 <HAL_GetTick>
 8004518:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800451a:	e009      	b.n	8004530 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800451c:	f7fd fed8 	bl	80022d0 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d902      	bls.n	8004530 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	73fb      	strb	r3, [r7, #15]
        break;
 800452e:	e005      	b.n	800453c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004530:	4b37      	ldr	r3, [pc, #220]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1ef      	bne.n	800451c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d160      	bne.n	8004604 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d111      	bne.n	800456c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004548:	4b31      	ldr	r3, [pc, #196]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004550:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6892      	ldr	r2, [r2, #8]
 8004558:	0211      	lsls	r1, r2, #8
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	68d2      	ldr	r2, [r2, #12]
 800455e:	0912      	lsrs	r2, r2, #4
 8004560:	0452      	lsls	r2, r2, #17
 8004562:	430a      	orrs	r2, r1
 8004564:	492a      	ldr	r1, [pc, #168]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004566:	4313      	orrs	r3, r2
 8004568:	610b      	str	r3, [r1, #16]
 800456a:	e027      	b.n	80045bc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d112      	bne.n	8004598 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004572:	4b27      	ldr	r3, [pc, #156]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800457a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6892      	ldr	r2, [r2, #8]
 8004582:	0211      	lsls	r1, r2, #8
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6912      	ldr	r2, [r2, #16]
 8004588:	0852      	lsrs	r2, r2, #1
 800458a:	3a01      	subs	r2, #1
 800458c:	0552      	lsls	r2, r2, #21
 800458e:	430a      	orrs	r2, r1
 8004590:	491f      	ldr	r1, [pc, #124]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004592:	4313      	orrs	r3, r2
 8004594:	610b      	str	r3, [r1, #16]
 8004596:	e011      	b.n	80045bc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004598:	4b1d      	ldr	r3, [pc, #116]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80045a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6892      	ldr	r2, [r2, #8]
 80045a8:	0211      	lsls	r1, r2, #8
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6952      	ldr	r2, [r2, #20]
 80045ae:	0852      	lsrs	r2, r2, #1
 80045b0:	3a01      	subs	r2, #1
 80045b2:	0652      	lsls	r2, r2, #25
 80045b4:	430a      	orrs	r2, r1
 80045b6:	4916      	ldr	r1, [pc, #88]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045bc:	4b14      	ldr	r3, [pc, #80]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a13      	ldr	r2, [pc, #76]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c8:	f7fd fe82 	bl	80022d0 <HAL_GetTick>
 80045cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045ce:	e009      	b.n	80045e4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045d0:	f7fd fe7e 	bl	80022d0 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d902      	bls.n	80045e4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	73fb      	strb	r3, [r7, #15]
          break;
 80045e2:	e005      	b.n	80045f0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0ef      	beq.n	80045d0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d106      	bne.n	8004604 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80045f6:	4b06      	ldr	r3, [pc, #24]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	4904      	ldr	r1, [pc, #16]	@ (8004610 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004600:	4313      	orrs	r3, r2
 8004602:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004604:	7bfb      	ldrb	r3, [r7, #15]
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	40021000 	.word	0x40021000

08004614 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004622:	4b6a      	ldr	r3, [pc, #424]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800462e:	4b67      	ldr	r3, [pc, #412]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f003 0203 	and.w	r2, r3, #3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d10d      	bne.n	800465a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
       ||
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004646:	4b61      	ldr	r3, [pc, #388]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	091b      	lsrs	r3, r3, #4
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
       ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d047      	beq.n	80046ea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
 800465e:	e044      	b.n	80046ea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b03      	cmp	r3, #3
 8004666:	d018      	beq.n	800469a <RCCEx_PLLSAI2_Config+0x86>
 8004668:	2b03      	cmp	r3, #3
 800466a:	d825      	bhi.n	80046b8 <RCCEx_PLLSAI2_Config+0xa4>
 800466c:	2b01      	cmp	r3, #1
 800466e:	d002      	beq.n	8004676 <RCCEx_PLLSAI2_Config+0x62>
 8004670:	2b02      	cmp	r3, #2
 8004672:	d009      	beq.n	8004688 <RCCEx_PLLSAI2_Config+0x74>
 8004674:	e020      	b.n	80046b8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004676:	4b55      	ldr	r3, [pc, #340]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d11d      	bne.n	80046be <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004686:	e01a      	b.n	80046be <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004688:	4b50      	ldr	r3, [pc, #320]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004690:	2b00      	cmp	r3, #0
 8004692:	d116      	bne.n	80046c2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004698:	e013      	b.n	80046c2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800469a:	4b4c      	ldr	r3, [pc, #304]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10f      	bne.n	80046c6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046a6:	4b49      	ldr	r3, [pc, #292]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d109      	bne.n	80046c6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046b6:	e006      	b.n	80046c6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	73fb      	strb	r3, [r7, #15]
      break;
 80046bc:	e004      	b.n	80046c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046be:	bf00      	nop
 80046c0:	e002      	b.n	80046c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046c2:	bf00      	nop
 80046c4:	e000      	b.n	80046c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10d      	bne.n	80046ea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046ce:	4b3f      	ldr	r3, [pc, #252]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6819      	ldr	r1, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	3b01      	subs	r3, #1
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	430b      	orrs	r3, r1
 80046e4:	4939      	ldr	r1, [pc, #228]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d167      	bne.n	80047c0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80046f0:	4b36      	ldr	r3, [pc, #216]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a35      	ldr	r2, [pc, #212]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046fc:	f7fd fde8 	bl	80022d0 <HAL_GetTick>
 8004700:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004702:	e009      	b.n	8004718 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004704:	f7fd fde4 	bl	80022d0 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d902      	bls.n	8004718 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	73fb      	strb	r3, [r7, #15]
        break;
 8004716:	e005      	b.n	8004724 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004718:	4b2c      	ldr	r3, [pc, #176]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1ef      	bne.n	8004704 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d14a      	bne.n	80047c0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d111      	bne.n	8004754 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004730:	4b26      	ldr	r3, [pc, #152]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6892      	ldr	r2, [r2, #8]
 8004740:	0211      	lsls	r1, r2, #8
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	68d2      	ldr	r2, [r2, #12]
 8004746:	0912      	lsrs	r2, r2, #4
 8004748:	0452      	lsls	r2, r2, #17
 800474a:	430a      	orrs	r2, r1
 800474c:	491f      	ldr	r1, [pc, #124]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800474e:	4313      	orrs	r3, r2
 8004750:	614b      	str	r3, [r1, #20]
 8004752:	e011      	b.n	8004778 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004754:	4b1d      	ldr	r3, [pc, #116]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800475c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6892      	ldr	r2, [r2, #8]
 8004764:	0211      	lsls	r1, r2, #8
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6912      	ldr	r2, [r2, #16]
 800476a:	0852      	lsrs	r2, r2, #1
 800476c:	3a01      	subs	r2, #1
 800476e:	0652      	lsls	r2, r2, #25
 8004770:	430a      	orrs	r2, r1
 8004772:	4916      	ldr	r1, [pc, #88]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004774:	4313      	orrs	r3, r2
 8004776:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004778:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a13      	ldr	r2, [pc, #76]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800477e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004782:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004784:	f7fd fda4 	bl	80022d0 <HAL_GetTick>
 8004788:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800478a:	e009      	b.n	80047a0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800478c:	f7fd fda0 	bl	80022d0 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d902      	bls.n	80047a0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	73fb      	strb	r3, [r7, #15]
          break;
 800479e:	e005      	b.n	80047ac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047a0:	4b0a      	ldr	r3, [pc, #40]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0ef      	beq.n	800478c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047b2:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b4:	695a      	ldr	r2, [r3, #20]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	4904      	ldr	r1, [pc, #16]	@ (80047cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40021000 	.word	0x40021000

080047d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e095      	b.n	800490e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d108      	bne.n	80047fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047f2:	d009      	beq.n	8004808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	61da      	str	r2, [r3, #28]
 80047fa:	e005      	b.n	8004808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fd fafa 	bl	8001e1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004848:	d902      	bls.n	8004850 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	e002      	b.n	8004856 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004854:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800485e:	d007      	beq.n	8004870 <HAL_SPI_Init+0xa0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004868:	d002      	beq.n	8004870 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004880:	431a      	orrs	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048a8:	431a      	orrs	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b2:	ea42 0103 	orr.w	r1, r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	0c1b      	lsrs	r3, r3, #16
 80048cc:	f003 0204 	and.w	r2, r3, #4
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	f003 0310 	and.w	r3, r3, #16
 80048d8:	431a      	orrs	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80048ec:	ea42 0103 	orr.w	r1, r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b088      	sub	sp, #32
 800491a:	af00      	add	r7, sp, #0
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	4613      	mov	r3, r2
 8004924:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004926:	f7fd fcd3 	bl	80022d0 <HAL_GetTick>
 800492a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800492c:	88fb      	ldrh	r3, [r7, #6]
 800492e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b01      	cmp	r3, #1
 800493a:	d001      	beq.n	8004940 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
 800493e:	e15c      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_SPI_Transmit+0x36>
 8004946:	88fb      	ldrh	r3, [r7, #6]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e154      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_SPI_Transmit+0x48>
 800495a:	2302      	movs	r3, #2
 800495c:	e14d      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2203      	movs	r2, #3
 800496a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	88fa      	ldrh	r2, [r7, #6]
 8004984:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049b0:	d10f      	bne.n	80049d2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049dc:	2b40      	cmp	r3, #64	@ 0x40
 80049de:	d007      	beq.n	80049f0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049f8:	d952      	bls.n	8004aa0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d002      	beq.n	8004a08 <HAL_SPI_Transmit+0xf2>
 8004a02:	8b7b      	ldrh	r3, [r7, #26]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d145      	bne.n	8004a94 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0c:	881a      	ldrh	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a18:	1c9a      	adds	r2, r3, #2
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a2c:	e032      	b.n	8004a94 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d112      	bne.n	8004a62 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a40:	881a      	ldrh	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	1c9a      	adds	r2, r3, #2
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a60:	e018      	b.n	8004a94 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a62:	f7fd fc35 	bl	80022d0 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d803      	bhi.n	8004a7a <HAL_SPI_Transmit+0x164>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a78:	d102      	bne.n	8004a80 <HAL_SPI_Transmit+0x16a>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d109      	bne.n	8004a94 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e0b2      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1c7      	bne.n	8004a2e <HAL_SPI_Transmit+0x118>
 8004a9e:	e083      	b.n	8004ba8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_SPI_Transmit+0x198>
 8004aa8:	8b7b      	ldrh	r3, [r7, #26]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d177      	bne.n	8004b9e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d912      	bls.n	8004ade <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abc:	881a      	ldrh	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac8:	1c9a      	adds	r2, r3, #2
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	3b02      	subs	r3, #2
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004adc:	e05f      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	7812      	ldrb	r2, [r2, #0]
 8004aea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004b04:	e04b      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d12b      	bne.n	8004b6c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d912      	bls.n	8004b44 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b22:	881a      	ldrh	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2e:	1c9a      	adds	r2, r3, #2
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3b02      	subs	r3, #2
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b42:	e02c      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	330c      	adds	r3, #12
 8004b4e:	7812      	ldrb	r2, [r2, #0]
 8004b50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b6a:	e018      	b.n	8004b9e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b6c:	f7fd fbb0 	bl	80022d0 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d803      	bhi.n	8004b84 <HAL_SPI_Transmit+0x26e>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b82:	d102      	bne.n	8004b8a <HAL_SPI_Transmit+0x274>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e02d      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1ae      	bne.n	8004b06 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	6839      	ldr	r1, [r7, #0]
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f947 	bl	8004e40 <SPI_EndRxTxTransaction>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	617b      	str	r3, [r7, #20]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	617b      	str	r3, [r7, #20]
 8004bda:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e000      	b.n	8004bfa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3720      	adds	r7, #32
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b088      	sub	sp, #32
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	4613      	mov	r3, r2
 8004c12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c14:	f7fd fb5c 	bl	80022d0 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1c:	1a9b      	subs	r3, r3, r2
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	4413      	add	r3, r2
 8004c22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c24:	f7fd fb54 	bl	80022d0 <HAL_GetTick>
 8004c28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c2a:	4b39      	ldr	r3, [pc, #228]	@ (8004d10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	015b      	lsls	r3, r3, #5
 8004c30:	0d1b      	lsrs	r3, r3, #20
 8004c32:	69fa      	ldr	r2, [r7, #28]
 8004c34:	fb02 f303 	mul.w	r3, r2, r3
 8004c38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c3a:	e054      	b.n	8004ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c42:	d050      	beq.n	8004ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c44:	f7fd fb44 	bl	80022d0 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d902      	bls.n	8004c5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d13d      	bne.n	8004cd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c72:	d111      	bne.n	8004c98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c7c:	d004      	beq.n	8004c88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c86:	d107      	bne.n	8004c98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca0:	d10f      	bne.n	8004cc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e017      	b.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	bf0c      	ite	eq
 8004cf6:	2301      	moveq	r3, #1
 8004cf8:	2300      	movne	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	79fb      	ldrb	r3, [r7, #7]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d19b      	bne.n	8004c3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000080 	.word	0x20000080

08004d14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08a      	sub	sp, #40	@ 0x28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
 8004d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d26:	f7fd fad3 	bl	80022d0 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	4413      	add	r3, r2
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004d36:	f7fd facb 	bl	80022d0 <HAL_GetTick>
 8004d3a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	330c      	adds	r3, #12
 8004d42:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d44:	4b3d      	ldr	r3, [pc, #244]	@ (8004e3c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	00da      	lsls	r2, r3, #3
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	0d1b      	lsrs	r3, r3, #20
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	fb02 f303 	mul.w	r3, r2, r3
 8004d5a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d5c:	e060      	b.n	8004e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d64:	d107      	bne.n	8004d76 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d74:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7c:	d050      	beq.n	8004e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d7e:	f7fd faa7 	bl	80022d0 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d902      	bls.n	8004d94 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d13d      	bne.n	8004e10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004da2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dac:	d111      	bne.n	8004dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004db6:	d004      	beq.n	8004dc2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc0:	d107      	bne.n	8004dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dda:	d10f      	bne.n	8004dfc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e010      	b.n	8004e32 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d196      	bne.n	8004d5e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3728      	adds	r7, #40	@ 0x28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000080 	.word	0x20000080

08004e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f7ff ff5b 	bl	8004d14 <SPI_WaitFifoStateUntilTimeout>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d007      	beq.n	8004e74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e68:	f043 0220 	orr.w	r2, r3, #32
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e027      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2180      	movs	r1, #128	@ 0x80
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f7ff fec0 	bl	8004c04 <SPI_WaitFlagStateUntilTimeout>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e8e:	f043 0220 	orr.w	r2, r3, #32
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e014      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f7ff ff34 	bl	8004d14 <SPI_WaitFifoStateUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb6:	f043 0220 	orr.w	r2, r3, #32
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e000      	b.n	8004ec4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e040      	b.n	8004f60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d106      	bne.n	8004ef4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fc ffd6 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2224      	movs	r2, #36	@ 0x24
 8004ef8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 ffa4 	bl	8005e60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 fce9 	bl	80058f0 <UART_SetConfig>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d101      	bne.n	8004f28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e01b      	b.n	8004f60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f001 f823 	bl	8005fa4 <UART_CheckIdleState>
 8004f5e:	4603      	mov	r3, r0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b08a      	sub	sp, #40	@ 0x28
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	4613      	mov	r3, r2
 8004f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f7c:	2b20      	cmp	r3, #32
 8004f7e:	d177      	bne.n	8005070 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d002      	beq.n	8004f8c <HAL_UART_Transmit+0x24>
 8004f86:	88fb      	ldrh	r3, [r7, #6]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e070      	b.n	8005072 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2221      	movs	r2, #33	@ 0x21
 8004f9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f9e:	f7fd f997 	bl	80022d0 <HAL_GetTick>
 8004fa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	88fa      	ldrh	r2, [r7, #6]
 8004fa8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	88fa      	ldrh	r2, [r7, #6]
 8004fb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fbc:	d108      	bne.n	8004fd0 <HAL_UART_Transmit+0x68>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d104      	bne.n	8004fd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	e003      	b.n	8004fd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fd8:	e02f      	b.n	800503a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2180      	movs	r1, #128	@ 0x80
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f001 f885 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e03b      	b.n	8005072 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d10b      	bne.n	8005018 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	881a      	ldrh	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800500c:	b292      	uxth	r2, r2
 800500e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	3302      	adds	r3, #2
 8005014:	61bb      	str	r3, [r7, #24]
 8005016:	e007      	b.n	8005028 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	781a      	ldrb	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	3301      	adds	r3, #1
 8005026:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1c9      	bne.n	8004fda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2200      	movs	r2, #0
 800504e:	2140      	movs	r1, #64	@ 0x40
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f001 f84f 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e005      	b.n	8005072 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2220      	movs	r2, #32
 800506a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	e000      	b.n	8005072 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005070:	2302      	movs	r3, #2
  }
}
 8005072:	4618      	mov	r0, r3
 8005074:	3720      	adds	r7, #32
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800507a:	b580      	push	{r7, lr}
 800507c:	b08a      	sub	sp, #40	@ 0x28
 800507e:	af02      	add	r7, sp, #8
 8005080:	60f8      	str	r0, [r7, #12]
 8005082:	60b9      	str	r1, [r7, #8]
 8005084:	603b      	str	r3, [r7, #0]
 8005086:	4613      	mov	r3, r2
 8005088:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005090:	2b20      	cmp	r3, #32
 8005092:	f040 80b6 	bne.w	8005202 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <HAL_UART_Receive+0x28>
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e0ae      	b.n	8005204 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2222      	movs	r2, #34	@ 0x22
 80050b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050bc:	f7fd f908 	bl	80022d0 <HAL_GetTick>
 80050c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	88fa      	ldrh	r2, [r7, #6]
 80050c6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	88fa      	ldrh	r2, [r7, #6]
 80050ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050da:	d10e      	bne.n	80050fa <HAL_UART_Receive+0x80>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d105      	bne.n	80050f0 <HAL_UART_Receive+0x76>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80050ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80050ee:	e02d      	b.n	800514c <HAL_UART_Receive+0xd2>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	22ff      	movs	r2, #255	@ 0xff
 80050f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80050f8:	e028      	b.n	800514c <HAL_UART_Receive+0xd2>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10d      	bne.n	800511e <HAL_UART_Receive+0xa4>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d104      	bne.n	8005114 <HAL_UART_Receive+0x9a>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	22ff      	movs	r2, #255	@ 0xff
 800510e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005112:	e01b      	b.n	800514c <HAL_UART_Receive+0xd2>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	227f      	movs	r2, #127	@ 0x7f
 8005118:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800511c:	e016      	b.n	800514c <HAL_UART_Receive+0xd2>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005126:	d10d      	bne.n	8005144 <HAL_UART_Receive+0xca>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d104      	bne.n	800513a <HAL_UART_Receive+0xc0>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	227f      	movs	r2, #127	@ 0x7f
 8005134:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005138:	e008      	b.n	800514c <HAL_UART_Receive+0xd2>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	223f      	movs	r2, #63	@ 0x3f
 800513e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005142:	e003      	b.n	800514c <HAL_UART_Receive+0xd2>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005152:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800515c:	d108      	bne.n	8005170 <HAL_UART_Receive+0xf6>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d104      	bne.n	8005170 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005166:	2300      	movs	r3, #0
 8005168:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	61bb      	str	r3, [r7, #24]
 800516e:	e003      	b.n	8005178 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005174:	2300      	movs	r3, #0
 8005176:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005178:	e037      	b.n	80051ea <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	2200      	movs	r2, #0
 8005182:	2120      	movs	r1, #32
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f000 ffb5 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d005      	beq.n	800519c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2220      	movs	r2, #32
 8005194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e033      	b.n	8005204 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10c      	bne.n	80051bc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	8a7b      	ldrh	r3, [r7, #18]
 80051ac:	4013      	ands	r3, r2
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	3302      	adds	r3, #2
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	e00d      	b.n	80051d8 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	8a7b      	ldrh	r3, [r7, #18]
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	4013      	ands	r3, r2
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	3301      	adds	r3, #1
 80051d6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051de:	b29b      	uxth	r3, r3
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1c1      	bne.n	800517a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80051fe:	2300      	movs	r3, #0
 8005200:	e000      	b.n	8005204 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005202:	2302      	movs	r3, #2
  }
}
 8005204:	4618      	mov	r0, r3
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	@ 0x28
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	4613      	mov	r3, r2
 8005218:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005220:	2b20      	cmp	r3, #32
 8005222:	d137      	bne.n	8005294 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <HAL_UART_Receive_IT+0x24>
 800522a:	88fb      	ldrh	r3, [r7, #6]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e030      	b.n	8005296 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a18      	ldr	r2, [pc, #96]	@ (80052a0 <HAL_UART_Receive_IT+0x94>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d01f      	beq.n	8005284 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d018      	beq.n	8005284 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	613b      	str	r3, [r7, #16]
   return(result);
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	461a      	mov	r2, r3
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	623b      	str	r3, [r7, #32]
 8005272:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	69f9      	ldr	r1, [r7, #28]
 8005276:	6a3a      	ldr	r2, [r7, #32]
 8005278:	e841 2300 	strex	r3, r2, [r1]
 800527c:	61bb      	str	r3, [r7, #24]
   return(result);
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1e6      	bne.n	8005252 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	461a      	mov	r2, r3
 8005288:	68b9      	ldr	r1, [r7, #8]
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 ffa0 	bl	80061d0 <UART_Start_Receive_IT>
 8005290:	4603      	mov	r3, r0
 8005292:	e000      	b.n	8005296 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005294:	2302      	movs	r3, #2
  }
}
 8005296:	4618      	mov	r0, r3
 8005298:	3728      	adds	r7, #40	@ 0x28
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	40008000 	.word	0x40008000

080052a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b0ba      	sub	sp, #232	@ 0xe8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80052ce:	f640 030f 	movw	r3, #2063	@ 0x80f
 80052d2:	4013      	ands	r3, r2
 80052d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80052d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d115      	bne.n	800530c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e4:	f003 0320 	and.w	r3, r3, #32
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00f      	beq.n	800530c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d009      	beq.n	800530c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 82ca 	beq.w	8005896 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	4798      	blx	r3
      }
      return;
 800530a:	e2c4      	b.n	8005896 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800530c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 8117 	beq.w	8005544 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d106      	bne.n	8005330 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005322:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005326:	4b85      	ldr	r3, [pc, #532]	@ (800553c <HAL_UART_IRQHandler+0x298>)
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 810a 	beq.w	8005544 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d011      	beq.n	8005360 <HAL_UART_IRQHandler+0xbc>
 800533c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00b      	beq.n	8005360 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2201      	movs	r2, #1
 800534e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005356:	f043 0201 	orr.w	r2, r3, #1
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d011      	beq.n	8005390 <HAL_UART_IRQHandler+0xec>
 800536c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00b      	beq.n	8005390 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2202      	movs	r2, #2
 800537e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005386:	f043 0204 	orr.w	r2, r3, #4
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	d011      	beq.n	80053c0 <HAL_UART_IRQHandler+0x11c>
 800539c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00b      	beq.n	80053c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2204      	movs	r2, #4
 80053ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053b6:	f043 0202 	orr.w	r2, r3, #2
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80053c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c4:	f003 0308 	and.w	r3, r3, #8
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d017      	beq.n	80053fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d105      	bne.n	80053e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80053d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00b      	beq.n	80053fc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2208      	movs	r2, #8
 80053ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053f2:	f043 0208 	orr.w	r2, r3, #8
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80053fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005404:	2b00      	cmp	r3, #0
 8005406:	d012      	beq.n	800542e <HAL_UART_IRQHandler+0x18a>
 8005408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800540c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00c      	beq.n	800542e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800541c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005424:	f043 0220 	orr.w	r2, r3, #32
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 8230 	beq.w	800589a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544a:	f003 0320 	and.w	r3, r3, #32
 800544e:	2b00      	cmp	r3, #0
 8005450:	d007      	beq.n	8005462 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005468:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005476:	2b40      	cmp	r3, #64	@ 0x40
 8005478:	d005      	beq.n	8005486 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800547a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800547e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005482:	2b00      	cmp	r3, #0
 8005484:	d04f      	beq.n	8005526 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 ff68 	bl	800635c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b40      	cmp	r3, #64	@ 0x40
 8005498:	d141      	bne.n	800551e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3308      	adds	r3, #8
 80054a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3308      	adds	r3, #8
 80054c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1d9      	bne.n	800549a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d013      	beq.n	8005516 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054f2:	4a13      	ldr	r2, [pc, #76]	@ (8005540 <HAL_UART_IRQHandler+0x29c>)
 80054f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd f867 	bl	80025ce <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d017      	beq.n	8005536 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005510:	4610      	mov	r0, r2
 8005512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	e00f      	b.n	8005536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f9d4 	bl	80058c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	e00b      	b.n	8005536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f9d0 	bl	80058c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005524:	e007      	b.n	8005536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f9cc 	bl	80058c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005534:	e1b1      	b.n	800589a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005536:	bf00      	nop
    return;
 8005538:	e1af      	b.n	800589a <HAL_UART_IRQHandler+0x5f6>
 800553a:	bf00      	nop
 800553c:	04000120 	.word	0x04000120
 8005540:	08006425 	.word	0x08006425

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005548:	2b01      	cmp	r3, #1
 800554a:	f040 816a 	bne.w	8005822 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800554e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005552:	f003 0310 	and.w	r3, r3, #16
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 8163 	beq.w	8005822 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800555c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	f000 815c 	beq.w	8005822 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2210      	movs	r2, #16
 8005570:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557c:	2b40      	cmp	r3, #64	@ 0x40
 800557e:	f040 80d4 	bne.w	800572a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800558e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005592:	2b00      	cmp	r3, #0
 8005594:	f000 80ad 	beq.w	80056f2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800559e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055a2:	429a      	cmp	r2, r3
 80055a4:	f080 80a5 	bcs.w	80056f2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f040 8086 	bne.w	80056d0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	461a      	mov	r2, r3
 80055ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80055f2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055fe:	e841 2300 	strex	r3, r2, [r1]
 8005602:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005606:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1da      	bne.n	80055c4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	3308      	adds	r3, #8
 8005614:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800561e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005620:	f023 0301 	bic.w	r3, r3, #1
 8005624:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3308      	adds	r3, #8
 800562e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005632:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005636:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005638:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800563a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e1      	bne.n	800560e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3308      	adds	r3, #8
 8005650:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005654:	e853 3f00 	ldrex	r3, [r3]
 8005658:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800565a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800565c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005660:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	3308      	adds	r3, #8
 800566a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800566e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005670:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005672:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005674:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005676:	e841 2300 	strex	r3, r2, [r1]
 800567a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800567c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1e3      	bne.n	800564a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005698:	e853 3f00 	ldrex	r3, [r3]
 800569c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800569e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056a0:	f023 0310 	bic.w	r3, r3, #16
 80056a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	461a      	mov	r2, r3
 80056ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1e4      	bne.n	8005690 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7fc ff41 	bl	8002552 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2202      	movs	r2, #2
 80056d4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	4619      	mov	r1, r3
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f8f4 	bl	80058d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056f0:	e0d5      	b.n	800589e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056fc:	429a      	cmp	r2, r3
 80056fe:	f040 80ce 	bne.w	800589e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0320 	and.w	r3, r3, #32
 800570e:	2b20      	cmp	r3, #32
 8005710:	f040 80c5 	bne.w	800589e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2202      	movs	r2, #2
 8005718:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f8d8 	bl	80058d8 <HAL_UARTEx_RxEventCallback>
      return;
 8005728:	e0b9      	b.n	800589e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005736:	b29b      	uxth	r3, r3
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 80ab 	beq.w	80058a2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800574c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 80a6 	beq.w	80058a2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005766:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800576a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	461a      	mov	r2, r3
 8005774:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005778:	647b      	str	r3, [r7, #68]	@ 0x44
 800577a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800577e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005780:	e841 2300 	strex	r3, r2, [r1]
 8005784:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1e4      	bne.n	8005756 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3308      	adds	r3, #8
 8005792:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005796:	e853 3f00 	ldrex	r3, [r3]
 800579a:	623b      	str	r3, [r7, #32]
   return(result);
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	f023 0301 	bic.w	r3, r3, #1
 80057a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3308      	adds	r3, #8
 80057ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80057b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057b8:	e841 2300 	strex	r3, r2, [r1]
 80057bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1e3      	bne.n	800578c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2220      	movs	r2, #32
 80057c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f023 0310 	bic.w	r3, r3, #16
 80057ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	461a      	mov	r2, r3
 80057f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057fa:	61fb      	str	r3, [r7, #28]
 80057fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fe:	69b9      	ldr	r1, [r7, #24]
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	e841 2300 	strex	r3, r2, [r1]
 8005806:	617b      	str	r3, [r7, #20]
   return(result);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1e4      	bne.n	80057d8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2202      	movs	r2, #2
 8005812:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005814:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f85c 	bl	80058d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005820:	e03f      	b.n	80058a2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005826:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00e      	beq.n	800584c <HAL_UART_IRQHandler+0x5a8>
 800582e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d008      	beq.n	800584c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005842:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 ffe9 	bl	800681c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800584a:	e02d      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800584c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00e      	beq.n	8005876 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800585c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005860:	2b00      	cmp	r3, #0
 8005862:	d008      	beq.n	8005876 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01c      	beq.n	80058a6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	4798      	blx	r3
    }
    return;
 8005874:	e017      	b.n	80058a6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587e:	2b00      	cmp	r3, #0
 8005880:	d012      	beq.n	80058a8 <HAL_UART_IRQHandler+0x604>
 8005882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00c      	beq.n	80058a8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 fdde 	bl	8006450 <UART_EndTransmit_IT>
    return;
 8005894:	e008      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
      return;
 8005896:	bf00      	nop
 8005898:	e006      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
    return;
 800589a:	bf00      	nop
 800589c:	e004      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
      return;
 800589e:	bf00      	nop
 80058a0:	e002      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
      return;
 80058a2:	bf00      	nop
 80058a4:	e000      	b.n	80058a8 <HAL_UART_IRQHandler+0x604>
    return;
 80058a6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80058a8:	37e8      	adds	r7, #232	@ 0xe8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop

080058b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	460b      	mov	r3, r1
 80058e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058f4:	b08a      	sub	sp, #40	@ 0x28
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	431a      	orrs	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	431a      	orrs	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	4313      	orrs	r3, r2
 8005916:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	4ba4      	ldr	r3, [pc, #656]	@ (8005bb0 <UART_SetConfig+0x2c0>)
 8005920:	4013      	ands	r3, r2
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005928:	430b      	orrs	r3, r1
 800592a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	68da      	ldr	r2, [r3, #12]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a99      	ldr	r2, [pc, #612]	@ (8005bb4 <UART_SetConfig+0x2c4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d004      	beq.n	800595c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005958:	4313      	orrs	r3, r2
 800595a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596c:	430a      	orrs	r2, r1
 800596e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a90      	ldr	r2, [pc, #576]	@ (8005bb8 <UART_SetConfig+0x2c8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d126      	bne.n	80059c8 <UART_SetConfig+0xd8>
 800597a:	4b90      	ldr	r3, [pc, #576]	@ (8005bbc <UART_SetConfig+0x2cc>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005980:	f003 0303 	and.w	r3, r3, #3
 8005984:	2b03      	cmp	r3, #3
 8005986:	d81b      	bhi.n	80059c0 <UART_SetConfig+0xd0>
 8005988:	a201      	add	r2, pc, #4	@ (adr r2, 8005990 <UART_SetConfig+0xa0>)
 800598a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598e:	bf00      	nop
 8005990:	080059a1 	.word	0x080059a1
 8005994:	080059b1 	.word	0x080059b1
 8005998:	080059a9 	.word	0x080059a9
 800599c:	080059b9 	.word	0x080059b9
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a6:	e116      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 80059a8:	2302      	movs	r3, #2
 80059aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ae:	e112      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 80059b0:	2304      	movs	r3, #4
 80059b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b6:	e10e      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 80059b8:	2308      	movs	r3, #8
 80059ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059be:	e10a      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 80059c0:	2310      	movs	r3, #16
 80059c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059c6:	e106      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a7c      	ldr	r2, [pc, #496]	@ (8005bc0 <UART_SetConfig+0x2d0>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d138      	bne.n	8005a44 <UART_SetConfig+0x154>
 80059d2:	4b7a      	ldr	r3, [pc, #488]	@ (8005bbc <UART_SetConfig+0x2cc>)
 80059d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d8:	f003 030c 	and.w	r3, r3, #12
 80059dc:	2b0c      	cmp	r3, #12
 80059de:	d82d      	bhi.n	8005a3c <UART_SetConfig+0x14c>
 80059e0:	a201      	add	r2, pc, #4	@ (adr r2, 80059e8 <UART_SetConfig+0xf8>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	08005a1d 	.word	0x08005a1d
 80059ec:	08005a3d 	.word	0x08005a3d
 80059f0:	08005a3d 	.word	0x08005a3d
 80059f4:	08005a3d 	.word	0x08005a3d
 80059f8:	08005a2d 	.word	0x08005a2d
 80059fc:	08005a3d 	.word	0x08005a3d
 8005a00:	08005a3d 	.word	0x08005a3d
 8005a04:	08005a3d 	.word	0x08005a3d
 8005a08:	08005a25 	.word	0x08005a25
 8005a0c:	08005a3d 	.word	0x08005a3d
 8005a10:	08005a3d 	.word	0x08005a3d
 8005a14:	08005a3d 	.word	0x08005a3d
 8005a18:	08005a35 	.word	0x08005a35
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a22:	e0d8      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a24:	2302      	movs	r3, #2
 8005a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a2a:	e0d4      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a32:	e0d0      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a34:	2308      	movs	r3, #8
 8005a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a3a:	e0cc      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a3c:	2310      	movs	r3, #16
 8005a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a42:	e0c8      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a5e      	ldr	r2, [pc, #376]	@ (8005bc4 <UART_SetConfig+0x2d4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d125      	bne.n	8005a9a <UART_SetConfig+0x1aa>
 8005a4e:	4b5b      	ldr	r3, [pc, #364]	@ (8005bbc <UART_SetConfig+0x2cc>)
 8005a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005a58:	2b30      	cmp	r3, #48	@ 0x30
 8005a5a:	d016      	beq.n	8005a8a <UART_SetConfig+0x19a>
 8005a5c:	2b30      	cmp	r3, #48	@ 0x30
 8005a5e:	d818      	bhi.n	8005a92 <UART_SetConfig+0x1a2>
 8005a60:	2b20      	cmp	r3, #32
 8005a62:	d00a      	beq.n	8005a7a <UART_SetConfig+0x18a>
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d814      	bhi.n	8005a92 <UART_SetConfig+0x1a2>
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <UART_SetConfig+0x182>
 8005a6c:	2b10      	cmp	r3, #16
 8005a6e:	d008      	beq.n	8005a82 <UART_SetConfig+0x192>
 8005a70:	e00f      	b.n	8005a92 <UART_SetConfig+0x1a2>
 8005a72:	2300      	movs	r3, #0
 8005a74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a78:	e0ad      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a80:	e0a9      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a82:	2304      	movs	r3, #4
 8005a84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a88:	e0a5      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a8a:	2308      	movs	r3, #8
 8005a8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a90:	e0a1      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a92:	2310      	movs	r3, #16
 8005a94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a98:	e09d      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a4a      	ldr	r2, [pc, #296]	@ (8005bc8 <UART_SetConfig+0x2d8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d125      	bne.n	8005af0 <UART_SetConfig+0x200>
 8005aa4:	4b45      	ldr	r3, [pc, #276]	@ (8005bbc <UART_SetConfig+0x2cc>)
 8005aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aaa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005aae:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ab0:	d016      	beq.n	8005ae0 <UART_SetConfig+0x1f0>
 8005ab2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ab4:	d818      	bhi.n	8005ae8 <UART_SetConfig+0x1f8>
 8005ab6:	2b80      	cmp	r3, #128	@ 0x80
 8005ab8:	d00a      	beq.n	8005ad0 <UART_SetConfig+0x1e0>
 8005aba:	2b80      	cmp	r3, #128	@ 0x80
 8005abc:	d814      	bhi.n	8005ae8 <UART_SetConfig+0x1f8>
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <UART_SetConfig+0x1d8>
 8005ac2:	2b40      	cmp	r3, #64	@ 0x40
 8005ac4:	d008      	beq.n	8005ad8 <UART_SetConfig+0x1e8>
 8005ac6:	e00f      	b.n	8005ae8 <UART_SetConfig+0x1f8>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ace:	e082      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ad6:	e07e      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ad8:	2304      	movs	r3, #4
 8005ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ade:	e07a      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ae0:	2308      	movs	r3, #8
 8005ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ae6:	e076      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ae8:	2310      	movs	r3, #16
 8005aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aee:	e072      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a35      	ldr	r2, [pc, #212]	@ (8005bcc <UART_SetConfig+0x2dc>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d12a      	bne.n	8005b50 <UART_SetConfig+0x260>
 8005afa:	4b30      	ldr	r3, [pc, #192]	@ (8005bbc <UART_SetConfig+0x2cc>)
 8005afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b08:	d01a      	beq.n	8005b40 <UART_SetConfig+0x250>
 8005b0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b0e:	d81b      	bhi.n	8005b48 <UART_SetConfig+0x258>
 8005b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b14:	d00c      	beq.n	8005b30 <UART_SetConfig+0x240>
 8005b16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b1a:	d815      	bhi.n	8005b48 <UART_SetConfig+0x258>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <UART_SetConfig+0x238>
 8005b20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b24:	d008      	beq.n	8005b38 <UART_SetConfig+0x248>
 8005b26:	e00f      	b.n	8005b48 <UART_SetConfig+0x258>
 8005b28:	2300      	movs	r3, #0
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2e:	e052      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b30:	2302      	movs	r3, #2
 8005b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b36:	e04e      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b38:	2304      	movs	r3, #4
 8005b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3e:	e04a      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b40:	2308      	movs	r3, #8
 8005b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b46:	e046      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b48:	2310      	movs	r3, #16
 8005b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b4e:	e042      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a17      	ldr	r2, [pc, #92]	@ (8005bb4 <UART_SetConfig+0x2c4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d13a      	bne.n	8005bd0 <UART_SetConfig+0x2e0>
 8005b5a:	4b18      	ldr	r3, [pc, #96]	@ (8005bbc <UART_SetConfig+0x2cc>)
 8005b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b68:	d01a      	beq.n	8005ba0 <UART_SetConfig+0x2b0>
 8005b6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b6e:	d81b      	bhi.n	8005ba8 <UART_SetConfig+0x2b8>
 8005b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b74:	d00c      	beq.n	8005b90 <UART_SetConfig+0x2a0>
 8005b76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b7a:	d815      	bhi.n	8005ba8 <UART_SetConfig+0x2b8>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d003      	beq.n	8005b88 <UART_SetConfig+0x298>
 8005b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b84:	d008      	beq.n	8005b98 <UART_SetConfig+0x2a8>
 8005b86:	e00f      	b.n	8005ba8 <UART_SetConfig+0x2b8>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b8e:	e022      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b90:	2302      	movs	r3, #2
 8005b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b96:	e01e      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005b98:	2304      	movs	r3, #4
 8005b9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b9e:	e01a      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ba0:	2308      	movs	r3, #8
 8005ba2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ba6:	e016      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005ba8:	2310      	movs	r3, #16
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bae:	e012      	b.n	8005bd6 <UART_SetConfig+0x2e6>
 8005bb0:	efff69f3 	.word	0xefff69f3
 8005bb4:	40008000 	.word	0x40008000
 8005bb8:	40013800 	.word	0x40013800
 8005bbc:	40021000 	.word	0x40021000
 8005bc0:	40004400 	.word	0x40004400
 8005bc4:	40004800 	.word	0x40004800
 8005bc8:	40004c00 	.word	0x40004c00
 8005bcc:	40005000 	.word	0x40005000
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a9f      	ldr	r2, [pc, #636]	@ (8005e58 <UART_SetConfig+0x568>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d17a      	bne.n	8005cd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005be0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d824      	bhi.n	8005c32 <UART_SetConfig+0x342>
 8005be8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf0 <UART_SetConfig+0x300>)
 8005bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bee:	bf00      	nop
 8005bf0:	08005c15 	.word	0x08005c15
 8005bf4:	08005c33 	.word	0x08005c33
 8005bf8:	08005c1d 	.word	0x08005c1d
 8005bfc:	08005c33 	.word	0x08005c33
 8005c00:	08005c23 	.word	0x08005c23
 8005c04:	08005c33 	.word	0x08005c33
 8005c08:	08005c33 	.word	0x08005c33
 8005c0c:	08005c33 	.word	0x08005c33
 8005c10:	08005c2b 	.word	0x08005c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c14:	f7fe f894 	bl	8003d40 <HAL_RCC_GetPCLK1Freq>
 8005c18:	61f8      	str	r0, [r7, #28]
        break;
 8005c1a:	e010      	b.n	8005c3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c1c:	4b8f      	ldr	r3, [pc, #572]	@ (8005e5c <UART_SetConfig+0x56c>)
 8005c1e:	61fb      	str	r3, [r7, #28]
        break;
 8005c20:	e00d      	b.n	8005c3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c22:	f7fd fff5 	bl	8003c10 <HAL_RCC_GetSysClockFreq>
 8005c26:	61f8      	str	r0, [r7, #28]
        break;
 8005c28:	e009      	b.n	8005c3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c2e:	61fb      	str	r3, [r7, #28]
        break;
 8005c30:	e005      	b.n	8005c3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80fb 	beq.w	8005e3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	4413      	add	r3, r2
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d305      	bcc.n	8005c62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c5c:	69fa      	ldr	r2, [r7, #28]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d903      	bls.n	8005c6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c68:	e0e8      	b.n	8005e3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	461c      	mov	r4, r3
 8005c70:	4615      	mov	r5, r2
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	f04f 0300 	mov.w	r3, #0
 8005c7a:	022b      	lsls	r3, r5, #8
 8005c7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c80:	0222      	lsls	r2, r4, #8
 8005c82:	68f9      	ldr	r1, [r7, #12]
 8005c84:	6849      	ldr	r1, [r1, #4]
 8005c86:	0849      	lsrs	r1, r1, #1
 8005c88:	2000      	movs	r0, #0
 8005c8a:	4688      	mov	r8, r1
 8005c8c:	4681      	mov	r9, r0
 8005c8e:	eb12 0a08 	adds.w	sl, r2, r8
 8005c92:	eb43 0b09 	adc.w	fp, r3, r9
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	603b      	str	r3, [r7, #0]
 8005c9e:	607a      	str	r2, [r7, #4]
 8005ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ca4:	4650      	mov	r0, sl
 8005ca6:	4659      	mov	r1, fp
 8005ca8:	f7fa fafa 	bl	80002a0 <__aeabi_uldivmod>
 8005cac:	4602      	mov	r2, r0
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cba:	d308      	bcc.n	8005cce <UART_SetConfig+0x3de>
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cc2:	d204      	bcs.n	8005cce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	60da      	str	r2, [r3, #12]
 8005ccc:	e0b6      	b.n	8005e3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005cd4:	e0b2      	b.n	8005e3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	69db      	ldr	r3, [r3, #28]
 8005cda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cde:	d15e      	bne.n	8005d9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ce4:	2b08      	cmp	r3, #8
 8005ce6:	d828      	bhi.n	8005d3a <UART_SetConfig+0x44a>
 8005ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf0 <UART_SetConfig+0x400>)
 8005cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cee:	bf00      	nop
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d1d 	.word	0x08005d1d
 8005cf8:	08005d25 	.word	0x08005d25
 8005cfc:	08005d3b 	.word	0x08005d3b
 8005d00:	08005d2b 	.word	0x08005d2b
 8005d04:	08005d3b 	.word	0x08005d3b
 8005d08:	08005d3b 	.word	0x08005d3b
 8005d0c:	08005d3b 	.word	0x08005d3b
 8005d10:	08005d33 	.word	0x08005d33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d14:	f7fe f814 	bl	8003d40 <HAL_RCC_GetPCLK1Freq>
 8005d18:	61f8      	str	r0, [r7, #28]
        break;
 8005d1a:	e014      	b.n	8005d46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d1c:	f7fe f826 	bl	8003d6c <HAL_RCC_GetPCLK2Freq>
 8005d20:	61f8      	str	r0, [r7, #28]
        break;
 8005d22:	e010      	b.n	8005d46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d24:	4b4d      	ldr	r3, [pc, #308]	@ (8005e5c <UART_SetConfig+0x56c>)
 8005d26:	61fb      	str	r3, [r7, #28]
        break;
 8005d28:	e00d      	b.n	8005d46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2a:	f7fd ff71 	bl	8003c10 <HAL_RCC_GetSysClockFreq>
 8005d2e:	61f8      	str	r0, [r7, #28]
        break;
 8005d30:	e009      	b.n	8005d46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d36:	61fb      	str	r3, [r7, #28]
        break;
 8005d38:	e005      	b.n	8005d46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d077      	beq.n	8005e3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	005a      	lsls	r2, r3, #1
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	085b      	lsrs	r3, r3, #1
 8005d56:	441a      	add	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	2b0f      	cmp	r3, #15
 8005d66:	d916      	bls.n	8005d96 <UART_SetConfig+0x4a6>
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d6e:	d212      	bcs.n	8005d96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	f023 030f 	bic.w	r3, r3, #15
 8005d78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	085b      	lsrs	r3, r3, #1
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	f003 0307 	and.w	r3, r3, #7
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	8afb      	ldrh	r3, [r7, #22]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	8afa      	ldrh	r2, [r7, #22]
 8005d92:	60da      	str	r2, [r3, #12]
 8005d94:	e052      	b.n	8005e3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d9c:	e04e      	b.n	8005e3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d827      	bhi.n	8005df6 <UART_SetConfig+0x506>
 8005da6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dac <UART_SetConfig+0x4bc>)
 8005da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dac:	08005dd1 	.word	0x08005dd1
 8005db0:	08005dd9 	.word	0x08005dd9
 8005db4:	08005de1 	.word	0x08005de1
 8005db8:	08005df7 	.word	0x08005df7
 8005dbc:	08005de7 	.word	0x08005de7
 8005dc0:	08005df7 	.word	0x08005df7
 8005dc4:	08005df7 	.word	0x08005df7
 8005dc8:	08005df7 	.word	0x08005df7
 8005dcc:	08005def 	.word	0x08005def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dd0:	f7fd ffb6 	bl	8003d40 <HAL_RCC_GetPCLK1Freq>
 8005dd4:	61f8      	str	r0, [r7, #28]
        break;
 8005dd6:	e014      	b.n	8005e02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dd8:	f7fd ffc8 	bl	8003d6c <HAL_RCC_GetPCLK2Freq>
 8005ddc:	61f8      	str	r0, [r7, #28]
        break;
 8005dde:	e010      	b.n	8005e02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de0:	4b1e      	ldr	r3, [pc, #120]	@ (8005e5c <UART_SetConfig+0x56c>)
 8005de2:	61fb      	str	r3, [r7, #28]
        break;
 8005de4:	e00d      	b.n	8005e02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005de6:	f7fd ff13 	bl	8003c10 <HAL_RCC_GetSysClockFreq>
 8005dea:	61f8      	str	r0, [r7, #28]
        break;
 8005dec:	e009      	b.n	8005e02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df2:	61fb      	str	r3, [r7, #28]
        break;
 8005df4:	e005      	b.n	8005e02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005df6:	2300      	movs	r3, #0
 8005df8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e00:	bf00      	nop
    }

    if (pclk != 0U)
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d019      	beq.n	8005e3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	085a      	lsrs	r2, r3, #1
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	441a      	add	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	2b0f      	cmp	r3, #15
 8005e20:	d909      	bls.n	8005e36 <UART_SetConfig+0x546>
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e28:	d205      	bcs.n	8005e36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60da      	str	r2, [r3, #12]
 8005e34:	e002      	b.n	8005e3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3728      	adds	r7, #40	@ 0x28
 8005e50:	46bd      	mov	sp, r7
 8005e52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e56:	bf00      	nop
 8005e58:	40008000 	.word	0x40008000
 8005e5c:	00f42400 	.word	0x00f42400

08005e60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	f003 0308 	and.w	r3, r3, #8
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00a      	beq.n	8005e8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00a      	beq.n	8005eac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00a      	beq.n	8005ece <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	f003 0304 	and.w	r3, r3, #4
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef4:	f003 0310 	and.w	r3, r3, #16
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00a      	beq.n	8005f12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f16:	f003 0320 	and.w	r3, r3, #32
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00a      	beq.n	8005f34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	430a      	orrs	r2, r1
 8005f32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d01a      	beq.n	8005f76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f5e:	d10a      	bne.n	8005f76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	430a      	orrs	r2, r1
 8005f74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00a      	beq.n	8005f98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	430a      	orrs	r2, r1
 8005f96:	605a      	str	r2, [r3, #4]
  }
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b098      	sub	sp, #96	@ 0x60
 8005fa8:	af02      	add	r7, sp, #8
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb4:	f7fc f98c 	bl	80022d0 <HAL_GetTick>
 8005fb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0308 	and.w	r3, r3, #8
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d12e      	bne.n	8006026 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f88c 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d021      	beq.n	8006026 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fea:	e853 3f00 	ldrex	r3, [r3]
 8005fee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ff6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006000:	647b      	str	r3, [r7, #68]	@ 0x44
 8006002:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006004:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006008:	e841 2300 	strex	r3, r2, [r1]
 800600c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800600e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1e6      	bne.n	8005fe2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2220      	movs	r2, #32
 8006018:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e062      	b.n	80060ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0304 	and.w	r3, r3, #4
 8006030:	2b04      	cmp	r3, #4
 8006032:	d149      	bne.n	80060c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006034:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006038:	9300      	str	r3, [sp, #0]
 800603a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800603c:	2200      	movs	r2, #0
 800603e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f856 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d03c      	beq.n	80060c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006056:	e853 3f00 	ldrex	r3, [r3]
 800605a:	623b      	str	r3, [r7, #32]
   return(result);
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800606c:	633b      	str	r3, [r7, #48]	@ 0x30
 800606e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006070:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006074:	e841 2300 	strex	r3, r2, [r1]
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800607a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607c:	2b00      	cmp	r3, #0
 800607e:	d1e6      	bne.n	800604e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	3308      	adds	r3, #8
 8006086:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	e853 3f00 	ldrex	r3, [r3]
 800608e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f023 0301 	bic.w	r3, r3, #1
 8006096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3308      	adds	r3, #8
 800609e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060a0:	61fa      	str	r2, [r7, #28]
 80060a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a4:	69b9      	ldr	r1, [r7, #24]
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	e841 2300 	strex	r3, r2, [r1]
 80060ac:	617b      	str	r3, [r7, #20]
   return(result);
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e5      	bne.n	8006080 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e011      	b.n	80060ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2220      	movs	r2, #32
 80060cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3758      	adds	r7, #88	@ 0x58
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	4613      	mov	r3, r2
 8006102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006104:	e04f      	b.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800610c:	d04b      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610e:	f7fc f8df 	bl	80022d0 <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	429a      	cmp	r2, r3
 800611c:	d302      	bcc.n	8006124 <UART_WaitOnFlagUntilTimeout+0x30>
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e04e      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b00      	cmp	r3, #0
 8006134:	d037      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b80      	cmp	r3, #128	@ 0x80
 800613a:	d034      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b40      	cmp	r3, #64	@ 0x40
 8006140:	d031      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b08      	cmp	r3, #8
 800614e:	d110      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2208      	movs	r2, #8
 8006156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 f8ff 	bl	800635c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2208      	movs	r2, #8
 8006162:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e029      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800617c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006180:	d111      	bne.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800618a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 f8e5 	bl	800635c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e00f      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	69da      	ldr	r2, [r3, #28]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	bf0c      	ite	eq
 80061b6:	2301      	moveq	r3, #1
 80061b8:	2300      	movne	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d0a0      	beq.n	8006106 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b097      	sub	sp, #92	@ 0x5c
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	68ba      	ldr	r2, [r7, #8]
 80061e2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	88fa      	ldrh	r2, [r7, #6]
 80061f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006202:	d10e      	bne.n	8006222 <UART_Start_Receive_IT+0x52>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d105      	bne.n	8006218 <UART_Start_Receive_IT+0x48>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006212:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006216:	e02d      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	22ff      	movs	r2, #255	@ 0xff
 800621c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006220:	e028      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10d      	bne.n	8006246 <UART_Start_Receive_IT+0x76>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d104      	bne.n	800623c <UART_Start_Receive_IT+0x6c>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	22ff      	movs	r2, #255	@ 0xff
 8006236:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800623a:	e01b      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	227f      	movs	r2, #127	@ 0x7f
 8006240:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006244:	e016      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800624e:	d10d      	bne.n	800626c <UART_Start_Receive_IT+0x9c>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d104      	bne.n	8006262 <UART_Start_Receive_IT+0x92>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	227f      	movs	r2, #127	@ 0x7f
 800625c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006260:	e008      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	223f      	movs	r2, #63	@ 0x3f
 8006266:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800626a:	e003      	b.n	8006274 <UART_Start_Receive_IT+0xa4>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2222      	movs	r2, #34	@ 0x22
 8006280:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3308      	adds	r3, #8
 800628a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800628e:	e853 3f00 	ldrex	r3, [r3]
 8006292:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006296:	f043 0301 	orr.w	r3, r3, #1
 800629a:	657b      	str	r3, [r7, #84]	@ 0x54
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3308      	adds	r3, #8
 80062a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062a4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80062a6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80062aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062ac:	e841 2300 	strex	r3, r2, [r1]
 80062b0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80062b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e5      	bne.n	8006284 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062c0:	d107      	bne.n	80062d2 <UART_Start_Receive_IT+0x102>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4a21      	ldr	r2, [pc, #132]	@ (8006354 <UART_Start_Receive_IT+0x184>)
 80062ce:	669a      	str	r2, [r3, #104]	@ 0x68
 80062d0:	e002      	b.n	80062d8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	4a20      	ldr	r2, [pc, #128]	@ (8006358 <UART_Start_Receive_IT+0x188>)
 80062d6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d019      	beq.n	8006314 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e8:	e853 3f00 	ldrex	r3, [r3]
 80062ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80062f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	461a      	mov	r2, r3
 80062fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006300:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006302:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006304:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006306:	e841 2300 	strex	r3, r2, [r1]
 800630a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1e6      	bne.n	80062e0 <UART_Start_Receive_IT+0x110>
 8006312:	e018      	b.n	8006346 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	e853 3f00 	ldrex	r3, [r3]
 8006320:	613b      	str	r3, [r7, #16]
   return(result);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f043 0320 	orr.w	r3, r3, #32
 8006328:	653b      	str	r3, [r7, #80]	@ 0x50
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006332:	623b      	str	r3, [r7, #32]
 8006334:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006336:	69f9      	ldr	r1, [r7, #28]
 8006338:	6a3a      	ldr	r2, [r7, #32]
 800633a:	e841 2300 	strex	r3, r2, [r1]
 800633e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1e6      	bne.n	8006314 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	375c      	adds	r7, #92	@ 0x5c
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	08006661 	.word	0x08006661
 8006358:	080064a5 	.word	0x080064a5

0800635c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800635c:	b480      	push	{r7}
 800635e:	b095      	sub	sp, #84	@ 0x54
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800636c:	e853 3f00 	ldrex	r3, [r3]
 8006370:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006378:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006382:	643b      	str	r3, [r7, #64]	@ 0x40
 8006384:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006386:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006388:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800638a:	e841 2300 	strex	r3, r2, [r1]
 800638e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1e6      	bne.n	8006364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3308      	adds	r3, #8
 800639c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639e:	6a3b      	ldr	r3, [r7, #32]
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	f023 0301 	bic.w	r3, r3, #1
 80063ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3308      	adds	r3, #8
 80063b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063be:	e841 2300 	strex	r3, r2, [r1]
 80063c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1e5      	bne.n	8006396 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d118      	bne.n	8006404 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	e853 3f00 	ldrex	r3, [r3]
 80063de:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f023 0310 	bic.w	r3, r3, #16
 80063e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	461a      	mov	r2, r3
 80063ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063f0:	61bb      	str	r3, [r7, #24]
 80063f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f4:	6979      	ldr	r1, [r7, #20]
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	e841 2300 	strex	r3, r2, [r1]
 80063fc:	613b      	str	r3, [r7, #16]
   return(result);
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1e6      	bne.n	80063d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006418:	bf00      	nop
 800641a:	3754      	adds	r7, #84	@ 0x54
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006430:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f7ff fa3e 	bl	80058c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006448:	bf00      	nop
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b088      	sub	sp, #32
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	e853 3f00 	ldrex	r3, [r3]
 8006464:	60bb      	str	r3, [r7, #8]
   return(result);
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800646c:	61fb      	str	r3, [r7, #28]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	461a      	mov	r2, r3
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	61bb      	str	r3, [r7, #24]
 8006478:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647a:	6979      	ldr	r1, [r7, #20]
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	e841 2300 	strex	r3, r2, [r1]
 8006482:	613b      	str	r3, [r7, #16]
   return(result);
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1e6      	bne.n	8006458 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2220      	movs	r2, #32
 800648e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7ff fa0a 	bl	80058b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800649c:	bf00      	nop
 800649e:	3720      	adds	r7, #32
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b09c      	sub	sp, #112	@ 0x70
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064b2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064bc:	2b22      	cmp	r3, #34	@ 0x22
 80064be:	f040 80be 	bne.w	800663e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80064c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064cc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064d0:	b2d9      	uxtb	r1, r3
 80064d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064dc:	400a      	ands	r2, r1
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	f040 80a3 	bne.w	8006652 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006514:	e853 3f00 	ldrex	r3, [r3]
 8006518:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800651a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800651c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006520:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	461a      	mov	r2, r3
 8006528:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800652a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800652c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006532:	e841 2300 	strex	r3, r2, [r1]
 8006536:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1e6      	bne.n	800650c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	3308      	adds	r3, #8
 8006544:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006548:	e853 3f00 	ldrex	r3, [r3]
 800654c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800654e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006550:	f023 0301 	bic.w	r3, r3, #1
 8006554:	667b      	str	r3, [r7, #100]	@ 0x64
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3308      	adds	r3, #8
 800655c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800655e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006560:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006562:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006564:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006566:	e841 2300 	strex	r3, r2, [r1]
 800656a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800656c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1e5      	bne.n	800653e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2220      	movs	r2, #32
 8006576:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a34      	ldr	r2, [pc, #208]	@ (800665c <UART_RxISR_8BIT+0x1b8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d01f      	beq.n	80065d0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d018      	beq.n	80065d0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a6:	e853 3f00 	ldrex	r3, [r3]
 80065aa:	623b      	str	r3, [r7, #32]
   return(result);
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	461a      	mov	r2, r3
 80065ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80065be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065c4:	e841 2300 	strex	r3, r2, [r1]
 80065c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1e6      	bne.n	800659e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d12e      	bne.n	8006636 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f023 0310 	bic.w	r3, r3, #16
 80065f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	461a      	mov	r2, r3
 80065fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065fc:	61fb      	str	r3, [r7, #28]
 80065fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	69b9      	ldr	r1, [r7, #24]
 8006602:	69fa      	ldr	r2, [r7, #28]
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	617b      	str	r3, [r7, #20]
   return(result);
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e6      	bne.n	80065de <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	f003 0310 	and.w	r3, r3, #16
 800661a:	2b10      	cmp	r3, #16
 800661c:	d103      	bne.n	8006626 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2210      	movs	r2, #16
 8006624:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800662c:	4619      	mov	r1, r3
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7ff f952 	bl	80058d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006634:	e00d      	b.n	8006652 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fa f998 	bl	800096c <HAL_UART_RxCpltCallback>
}
 800663c:	e009      	b.n	8006652 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	8b1b      	ldrh	r3, [r3, #24]
 8006644:	b29a      	uxth	r2, r3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0208 	orr.w	r2, r2, #8
 800664e:	b292      	uxth	r2, r2
 8006650:	831a      	strh	r2, [r3, #24]
}
 8006652:	bf00      	nop
 8006654:	3770      	adds	r7, #112	@ 0x70
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	40008000 	.word	0x40008000

08006660 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b09c      	sub	sp, #112	@ 0x70
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800666e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006678:	2b22      	cmp	r3, #34	@ 0x22
 800667a:	f040 80be 	bne.w	80067fa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006684:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800668c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800668e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006692:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006696:	4013      	ands	r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800669c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066a2:	1c9a      	adds	r2, r3, #2
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f040 80a3 	bne.w	800680e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80066d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	461a      	mov	r2, r3
 80066e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80066e8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80066ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066ee:	e841 2300 	strex	r3, r2, [r1]
 80066f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80066f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1e6      	bne.n	80066c8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3308      	adds	r3, #8
 8006700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800670a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670c:	f023 0301 	bic.w	r3, r3, #1
 8006710:	663b      	str	r3, [r7, #96]	@ 0x60
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3308      	adds	r3, #8
 8006718:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800671a:	643a      	str	r2, [r7, #64]	@ 0x40
 800671c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e5      	bne.n	80066fa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2220      	movs	r2, #32
 8006732:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a34      	ldr	r2, [pc, #208]	@ (8006818 <UART_RxISR_16BIT+0x1b8>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d01f      	beq.n	800678c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d018      	beq.n	800678c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	e853 3f00 	ldrex	r3, [r3]
 8006766:	61fb      	str	r3, [r7, #28]
   return(result);
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800676e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	461a      	mov	r2, r3
 8006776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800677a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800677e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006780:	e841 2300 	strex	r3, r2, [r1]
 8006784:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e6      	bne.n	800675a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006790:	2b01      	cmp	r3, #1
 8006792:	d12e      	bne.n	80067f2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	e853 3f00 	ldrex	r3, [r3]
 80067a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	f023 0310 	bic.w	r3, r3, #16
 80067ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067b8:	61bb      	str	r3, [r7, #24]
 80067ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067bc:	6979      	ldr	r1, [r7, #20]
 80067be:	69ba      	ldr	r2, [r7, #24]
 80067c0:	e841 2300 	strex	r3, r2, [r1]
 80067c4:	613b      	str	r3, [r7, #16]
   return(result);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1e6      	bne.n	800679a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	69db      	ldr	r3, [r3, #28]
 80067d2:	f003 0310 	and.w	r3, r3, #16
 80067d6:	2b10      	cmp	r3, #16
 80067d8:	d103      	bne.n	80067e2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2210      	movs	r2, #16
 80067e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80067e8:	4619      	mov	r1, r3
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7ff f874 	bl	80058d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067f0:	e00d      	b.n	800680e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f7fa f8ba 	bl	800096c <HAL_UART_RxCpltCallback>
}
 80067f8:	e009      	b.n	800680e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	8b1b      	ldrh	r3, [r3, #24]
 8006800:	b29a      	uxth	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0208 	orr.w	r2, r2, #8
 800680a:	b292      	uxth	r2, r2
 800680c:	831a      	strh	r2, [r3, #24]
}
 800680e:	bf00      	nop
 8006810:	3770      	adds	r7, #112	@ 0x70
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	40008000 	.word	0x40008000

0800681c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006824:	bf00      	nop
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <atoi>:
 8006830:	220a      	movs	r2, #10
 8006832:	2100      	movs	r1, #0
 8006834:	f000 b8b8 	b.w	80069a8 <strtol>

08006838 <rand>:
 8006838:	4b16      	ldr	r3, [pc, #88]	@ (8006894 <rand+0x5c>)
 800683a:	b510      	push	{r4, lr}
 800683c:	681c      	ldr	r4, [r3, #0]
 800683e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006840:	b9b3      	cbnz	r3, 8006870 <rand+0x38>
 8006842:	2018      	movs	r0, #24
 8006844:	f000 fd8c 	bl	8007360 <malloc>
 8006848:	4602      	mov	r2, r0
 800684a:	6320      	str	r0, [r4, #48]	@ 0x30
 800684c:	b920      	cbnz	r0, 8006858 <rand+0x20>
 800684e:	4b12      	ldr	r3, [pc, #72]	@ (8006898 <rand+0x60>)
 8006850:	4812      	ldr	r0, [pc, #72]	@ (800689c <rand+0x64>)
 8006852:	2152      	movs	r1, #82	@ 0x52
 8006854:	f000 fd1c 	bl	8007290 <__assert_func>
 8006858:	4911      	ldr	r1, [pc, #68]	@ (80068a0 <rand+0x68>)
 800685a:	4b12      	ldr	r3, [pc, #72]	@ (80068a4 <rand+0x6c>)
 800685c:	e9c0 1300 	strd	r1, r3, [r0]
 8006860:	4b11      	ldr	r3, [pc, #68]	@ (80068a8 <rand+0x70>)
 8006862:	6083      	str	r3, [r0, #8]
 8006864:	230b      	movs	r3, #11
 8006866:	8183      	strh	r3, [r0, #12]
 8006868:	2100      	movs	r1, #0
 800686a:	2001      	movs	r0, #1
 800686c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006870:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006872:	480e      	ldr	r0, [pc, #56]	@ (80068ac <rand+0x74>)
 8006874:	690b      	ldr	r3, [r1, #16]
 8006876:	694c      	ldr	r4, [r1, #20]
 8006878:	4a0d      	ldr	r2, [pc, #52]	@ (80068b0 <rand+0x78>)
 800687a:	4358      	muls	r0, r3
 800687c:	fb02 0004 	mla	r0, r2, r4, r0
 8006880:	fba3 3202 	umull	r3, r2, r3, r2
 8006884:	3301      	adds	r3, #1
 8006886:	eb40 0002 	adc.w	r0, r0, r2
 800688a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800688e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006892:	bd10      	pop	{r4, pc}
 8006894:	200000b8 	.word	0x200000b8
 8006898:	0800a2c4 	.word	0x0800a2c4
 800689c:	0800a2db 	.word	0x0800a2db
 80068a0:	abcd330e 	.word	0xabcd330e
 80068a4:	e66d1234 	.word	0xe66d1234
 80068a8:	0005deec 	.word	0x0005deec
 80068ac:	5851f42d 	.word	0x5851f42d
 80068b0:	4c957f2d 	.word	0x4c957f2d

080068b4 <_strtol_l.isra.0>:
 80068b4:	2b24      	cmp	r3, #36	@ 0x24
 80068b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ba:	4686      	mov	lr, r0
 80068bc:	4690      	mov	r8, r2
 80068be:	d801      	bhi.n	80068c4 <_strtol_l.isra.0+0x10>
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d106      	bne.n	80068d2 <_strtol_l.isra.0+0x1e>
 80068c4:	f000 fca8 	bl	8007218 <__errno>
 80068c8:	2316      	movs	r3, #22
 80068ca:	6003      	str	r3, [r0, #0]
 80068cc:	2000      	movs	r0, #0
 80068ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068d2:	4834      	ldr	r0, [pc, #208]	@ (80069a4 <_strtol_l.isra.0+0xf0>)
 80068d4:	460d      	mov	r5, r1
 80068d6:	462a      	mov	r2, r5
 80068d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068dc:	5d06      	ldrb	r6, [r0, r4]
 80068de:	f016 0608 	ands.w	r6, r6, #8
 80068e2:	d1f8      	bne.n	80068d6 <_strtol_l.isra.0+0x22>
 80068e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80068e6:	d110      	bne.n	800690a <_strtol_l.isra.0+0x56>
 80068e8:	782c      	ldrb	r4, [r5, #0]
 80068ea:	2601      	movs	r6, #1
 80068ec:	1c95      	adds	r5, r2, #2
 80068ee:	f033 0210 	bics.w	r2, r3, #16
 80068f2:	d115      	bne.n	8006920 <_strtol_l.isra.0+0x6c>
 80068f4:	2c30      	cmp	r4, #48	@ 0x30
 80068f6:	d10d      	bne.n	8006914 <_strtol_l.isra.0+0x60>
 80068f8:	782a      	ldrb	r2, [r5, #0]
 80068fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80068fe:	2a58      	cmp	r2, #88	@ 0x58
 8006900:	d108      	bne.n	8006914 <_strtol_l.isra.0+0x60>
 8006902:	786c      	ldrb	r4, [r5, #1]
 8006904:	3502      	adds	r5, #2
 8006906:	2310      	movs	r3, #16
 8006908:	e00a      	b.n	8006920 <_strtol_l.isra.0+0x6c>
 800690a:	2c2b      	cmp	r4, #43	@ 0x2b
 800690c:	bf04      	itt	eq
 800690e:	782c      	ldrbeq	r4, [r5, #0]
 8006910:	1c95      	addeq	r5, r2, #2
 8006912:	e7ec      	b.n	80068ee <_strtol_l.isra.0+0x3a>
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1f6      	bne.n	8006906 <_strtol_l.isra.0+0x52>
 8006918:	2c30      	cmp	r4, #48	@ 0x30
 800691a:	bf14      	ite	ne
 800691c:	230a      	movne	r3, #10
 800691e:	2308      	moveq	r3, #8
 8006920:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006924:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006928:	2200      	movs	r2, #0
 800692a:	fbbc f9f3 	udiv	r9, ip, r3
 800692e:	4610      	mov	r0, r2
 8006930:	fb03 ca19 	mls	sl, r3, r9, ip
 8006934:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006938:	2f09      	cmp	r7, #9
 800693a:	d80f      	bhi.n	800695c <_strtol_l.isra.0+0xa8>
 800693c:	463c      	mov	r4, r7
 800693e:	42a3      	cmp	r3, r4
 8006940:	dd1b      	ble.n	800697a <_strtol_l.isra.0+0xc6>
 8006942:	1c57      	adds	r7, r2, #1
 8006944:	d007      	beq.n	8006956 <_strtol_l.isra.0+0xa2>
 8006946:	4581      	cmp	r9, r0
 8006948:	d314      	bcc.n	8006974 <_strtol_l.isra.0+0xc0>
 800694a:	d101      	bne.n	8006950 <_strtol_l.isra.0+0x9c>
 800694c:	45a2      	cmp	sl, r4
 800694e:	db11      	blt.n	8006974 <_strtol_l.isra.0+0xc0>
 8006950:	fb00 4003 	mla	r0, r0, r3, r4
 8006954:	2201      	movs	r2, #1
 8006956:	f815 4b01 	ldrb.w	r4, [r5], #1
 800695a:	e7eb      	b.n	8006934 <_strtol_l.isra.0+0x80>
 800695c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006960:	2f19      	cmp	r7, #25
 8006962:	d801      	bhi.n	8006968 <_strtol_l.isra.0+0xb4>
 8006964:	3c37      	subs	r4, #55	@ 0x37
 8006966:	e7ea      	b.n	800693e <_strtol_l.isra.0+0x8a>
 8006968:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800696c:	2f19      	cmp	r7, #25
 800696e:	d804      	bhi.n	800697a <_strtol_l.isra.0+0xc6>
 8006970:	3c57      	subs	r4, #87	@ 0x57
 8006972:	e7e4      	b.n	800693e <_strtol_l.isra.0+0x8a>
 8006974:	f04f 32ff 	mov.w	r2, #4294967295
 8006978:	e7ed      	b.n	8006956 <_strtol_l.isra.0+0xa2>
 800697a:	1c53      	adds	r3, r2, #1
 800697c:	d108      	bne.n	8006990 <_strtol_l.isra.0+0xdc>
 800697e:	2322      	movs	r3, #34	@ 0x22
 8006980:	f8ce 3000 	str.w	r3, [lr]
 8006984:	4660      	mov	r0, ip
 8006986:	f1b8 0f00 	cmp.w	r8, #0
 800698a:	d0a0      	beq.n	80068ce <_strtol_l.isra.0+0x1a>
 800698c:	1e69      	subs	r1, r5, #1
 800698e:	e006      	b.n	800699e <_strtol_l.isra.0+0xea>
 8006990:	b106      	cbz	r6, 8006994 <_strtol_l.isra.0+0xe0>
 8006992:	4240      	negs	r0, r0
 8006994:	f1b8 0f00 	cmp.w	r8, #0
 8006998:	d099      	beq.n	80068ce <_strtol_l.isra.0+0x1a>
 800699a:	2a00      	cmp	r2, #0
 800699c:	d1f6      	bne.n	800698c <_strtol_l.isra.0+0xd8>
 800699e:	f8c8 1000 	str.w	r1, [r8]
 80069a2:	e794      	b.n	80068ce <_strtol_l.isra.0+0x1a>
 80069a4:	0800a3a3 	.word	0x0800a3a3

080069a8 <strtol>:
 80069a8:	4613      	mov	r3, r2
 80069aa:	460a      	mov	r2, r1
 80069ac:	4601      	mov	r1, r0
 80069ae:	4802      	ldr	r0, [pc, #8]	@ (80069b8 <strtol+0x10>)
 80069b0:	6800      	ldr	r0, [r0, #0]
 80069b2:	f7ff bf7f 	b.w	80068b4 <_strtol_l.isra.0>
 80069b6:	bf00      	nop
 80069b8:	200000b8 	.word	0x200000b8

080069bc <__sflush_r>:
 80069bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c4:	0716      	lsls	r6, r2, #28
 80069c6:	4605      	mov	r5, r0
 80069c8:	460c      	mov	r4, r1
 80069ca:	d454      	bmi.n	8006a76 <__sflush_r+0xba>
 80069cc:	684b      	ldr	r3, [r1, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	dc02      	bgt.n	80069d8 <__sflush_r+0x1c>
 80069d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	dd48      	ble.n	8006a6a <__sflush_r+0xae>
 80069d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069da:	2e00      	cmp	r6, #0
 80069dc:	d045      	beq.n	8006a6a <__sflush_r+0xae>
 80069de:	2300      	movs	r3, #0
 80069e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80069e4:	682f      	ldr	r7, [r5, #0]
 80069e6:	6a21      	ldr	r1, [r4, #32]
 80069e8:	602b      	str	r3, [r5, #0]
 80069ea:	d030      	beq.n	8006a4e <__sflush_r+0x92>
 80069ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069ee:	89a3      	ldrh	r3, [r4, #12]
 80069f0:	0759      	lsls	r1, r3, #29
 80069f2:	d505      	bpl.n	8006a00 <__sflush_r+0x44>
 80069f4:	6863      	ldr	r3, [r4, #4]
 80069f6:	1ad2      	subs	r2, r2, r3
 80069f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069fa:	b10b      	cbz	r3, 8006a00 <__sflush_r+0x44>
 80069fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069fe:	1ad2      	subs	r2, r2, r3
 8006a00:	2300      	movs	r3, #0
 8006a02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a04:	6a21      	ldr	r1, [r4, #32]
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b0      	blx	r6
 8006a0a:	1c43      	adds	r3, r0, #1
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	d106      	bne.n	8006a1e <__sflush_r+0x62>
 8006a10:	6829      	ldr	r1, [r5, #0]
 8006a12:	291d      	cmp	r1, #29
 8006a14:	d82b      	bhi.n	8006a6e <__sflush_r+0xb2>
 8006a16:	4a2a      	ldr	r2, [pc, #168]	@ (8006ac0 <__sflush_r+0x104>)
 8006a18:	40ca      	lsrs	r2, r1
 8006a1a:	07d6      	lsls	r6, r2, #31
 8006a1c:	d527      	bpl.n	8006a6e <__sflush_r+0xb2>
 8006a1e:	2200      	movs	r2, #0
 8006a20:	6062      	str	r2, [r4, #4]
 8006a22:	04d9      	lsls	r1, r3, #19
 8006a24:	6922      	ldr	r2, [r4, #16]
 8006a26:	6022      	str	r2, [r4, #0]
 8006a28:	d504      	bpl.n	8006a34 <__sflush_r+0x78>
 8006a2a:	1c42      	adds	r2, r0, #1
 8006a2c:	d101      	bne.n	8006a32 <__sflush_r+0x76>
 8006a2e:	682b      	ldr	r3, [r5, #0]
 8006a30:	b903      	cbnz	r3, 8006a34 <__sflush_r+0x78>
 8006a32:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a36:	602f      	str	r7, [r5, #0]
 8006a38:	b1b9      	cbz	r1, 8006a6a <__sflush_r+0xae>
 8006a3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a3e:	4299      	cmp	r1, r3
 8006a40:	d002      	beq.n	8006a48 <__sflush_r+0x8c>
 8006a42:	4628      	mov	r0, r5
 8006a44:	f000 fc42 	bl	80072cc <_free_r>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a4c:	e00d      	b.n	8006a6a <__sflush_r+0xae>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	4628      	mov	r0, r5
 8006a52:	47b0      	blx	r6
 8006a54:	4602      	mov	r2, r0
 8006a56:	1c50      	adds	r0, r2, #1
 8006a58:	d1c9      	bne.n	80069ee <__sflush_r+0x32>
 8006a5a:	682b      	ldr	r3, [r5, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d0c6      	beq.n	80069ee <__sflush_r+0x32>
 8006a60:	2b1d      	cmp	r3, #29
 8006a62:	d001      	beq.n	8006a68 <__sflush_r+0xac>
 8006a64:	2b16      	cmp	r3, #22
 8006a66:	d11e      	bne.n	8006aa6 <__sflush_r+0xea>
 8006a68:	602f      	str	r7, [r5, #0]
 8006a6a:	2000      	movs	r0, #0
 8006a6c:	e022      	b.n	8006ab4 <__sflush_r+0xf8>
 8006a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a72:	b21b      	sxth	r3, r3
 8006a74:	e01b      	b.n	8006aae <__sflush_r+0xf2>
 8006a76:	690f      	ldr	r7, [r1, #16]
 8006a78:	2f00      	cmp	r7, #0
 8006a7a:	d0f6      	beq.n	8006a6a <__sflush_r+0xae>
 8006a7c:	0793      	lsls	r3, r2, #30
 8006a7e:	680e      	ldr	r6, [r1, #0]
 8006a80:	bf08      	it	eq
 8006a82:	694b      	ldreq	r3, [r1, #20]
 8006a84:	600f      	str	r7, [r1, #0]
 8006a86:	bf18      	it	ne
 8006a88:	2300      	movne	r3, #0
 8006a8a:	eba6 0807 	sub.w	r8, r6, r7
 8006a8e:	608b      	str	r3, [r1, #8]
 8006a90:	f1b8 0f00 	cmp.w	r8, #0
 8006a94:	dde9      	ble.n	8006a6a <__sflush_r+0xae>
 8006a96:	6a21      	ldr	r1, [r4, #32]
 8006a98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a9a:	4643      	mov	r3, r8
 8006a9c:	463a      	mov	r2, r7
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b0      	blx	r6
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	dc08      	bgt.n	8006ab8 <__sflush_r+0xfc>
 8006aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aae:	81a3      	strh	r3, [r4, #12]
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ab8:	4407      	add	r7, r0
 8006aba:	eba8 0800 	sub.w	r8, r8, r0
 8006abe:	e7e7      	b.n	8006a90 <__sflush_r+0xd4>
 8006ac0:	20400001 	.word	0x20400001

08006ac4 <_fflush_r>:
 8006ac4:	b538      	push	{r3, r4, r5, lr}
 8006ac6:	690b      	ldr	r3, [r1, #16]
 8006ac8:	4605      	mov	r5, r0
 8006aca:	460c      	mov	r4, r1
 8006acc:	b913      	cbnz	r3, 8006ad4 <_fflush_r+0x10>
 8006ace:	2500      	movs	r5, #0
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}
 8006ad4:	b118      	cbz	r0, 8006ade <_fflush_r+0x1a>
 8006ad6:	6a03      	ldr	r3, [r0, #32]
 8006ad8:	b90b      	cbnz	r3, 8006ade <_fflush_r+0x1a>
 8006ada:	f000 f8bb 	bl	8006c54 <__sinit>
 8006ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d0f3      	beq.n	8006ace <_fflush_r+0xa>
 8006ae6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ae8:	07d0      	lsls	r0, r2, #31
 8006aea:	d404      	bmi.n	8006af6 <_fflush_r+0x32>
 8006aec:	0599      	lsls	r1, r3, #22
 8006aee:	d402      	bmi.n	8006af6 <_fflush_r+0x32>
 8006af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006af2:	f000 fbbc 	bl	800726e <__retarget_lock_acquire_recursive>
 8006af6:	4628      	mov	r0, r5
 8006af8:	4621      	mov	r1, r4
 8006afa:	f7ff ff5f 	bl	80069bc <__sflush_r>
 8006afe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b00:	07da      	lsls	r2, r3, #31
 8006b02:	4605      	mov	r5, r0
 8006b04:	d4e4      	bmi.n	8006ad0 <_fflush_r+0xc>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	059b      	lsls	r3, r3, #22
 8006b0a:	d4e1      	bmi.n	8006ad0 <_fflush_r+0xc>
 8006b0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b0e:	f000 fbaf 	bl	8007270 <__retarget_lock_release_recursive>
 8006b12:	e7dd      	b.n	8006ad0 <_fflush_r+0xc>

08006b14 <fflush>:
 8006b14:	4601      	mov	r1, r0
 8006b16:	b920      	cbnz	r0, 8006b22 <fflush+0xe>
 8006b18:	4a04      	ldr	r2, [pc, #16]	@ (8006b2c <fflush+0x18>)
 8006b1a:	4905      	ldr	r1, [pc, #20]	@ (8006b30 <fflush+0x1c>)
 8006b1c:	4805      	ldr	r0, [pc, #20]	@ (8006b34 <fflush+0x20>)
 8006b1e:	f000 b8b1 	b.w	8006c84 <_fwalk_sglue>
 8006b22:	4b05      	ldr	r3, [pc, #20]	@ (8006b38 <fflush+0x24>)
 8006b24:	6818      	ldr	r0, [r3, #0]
 8006b26:	f7ff bfcd 	b.w	8006ac4 <_fflush_r>
 8006b2a:	bf00      	nop
 8006b2c:	200000ac 	.word	0x200000ac
 8006b30:	08006ac5 	.word	0x08006ac5
 8006b34:	200000bc 	.word	0x200000bc
 8006b38:	200000b8 	.word	0x200000b8

08006b3c <std>:
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	4604      	mov	r4, r0
 8006b42:	e9c0 3300 	strd	r3, r3, [r0]
 8006b46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b4a:	6083      	str	r3, [r0, #8]
 8006b4c:	8181      	strh	r1, [r0, #12]
 8006b4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b50:	81c2      	strh	r2, [r0, #14]
 8006b52:	6183      	str	r3, [r0, #24]
 8006b54:	4619      	mov	r1, r3
 8006b56:	2208      	movs	r2, #8
 8006b58:	305c      	adds	r0, #92	@ 0x5c
 8006b5a:	f000 fae9 	bl	8007130 <memset>
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b94 <std+0x58>)
 8006b60:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b62:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <std+0x5c>)
 8006b64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b66:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <std+0x60>)
 8006b68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba0 <std+0x64>)
 8006b6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <std+0x68>)
 8006b70:	6224      	str	r4, [r4, #32]
 8006b72:	429c      	cmp	r4, r3
 8006b74:	d006      	beq.n	8006b84 <std+0x48>
 8006b76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b7a:	4294      	cmp	r4, r2
 8006b7c:	d002      	beq.n	8006b84 <std+0x48>
 8006b7e:	33d0      	adds	r3, #208	@ 0xd0
 8006b80:	429c      	cmp	r4, r3
 8006b82:	d105      	bne.n	8006b90 <std+0x54>
 8006b84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b8c:	f000 bb6e 	b.w	800726c <__retarget_lock_init_recursive>
 8006b90:	bd10      	pop	{r4, pc}
 8006b92:	bf00      	nop
 8006b94:	08006f4d 	.word	0x08006f4d
 8006b98:	08006f6f 	.word	0x08006f6f
 8006b9c:	08006fa7 	.word	0x08006fa7
 8006ba0:	08006fcb 	.word	0x08006fcb
 8006ba4:	200006c4 	.word	0x200006c4

08006ba8 <stdio_exit_handler>:
 8006ba8:	4a02      	ldr	r2, [pc, #8]	@ (8006bb4 <stdio_exit_handler+0xc>)
 8006baa:	4903      	ldr	r1, [pc, #12]	@ (8006bb8 <stdio_exit_handler+0x10>)
 8006bac:	4803      	ldr	r0, [pc, #12]	@ (8006bbc <stdio_exit_handler+0x14>)
 8006bae:	f000 b869 	b.w	8006c84 <_fwalk_sglue>
 8006bb2:	bf00      	nop
 8006bb4:	200000ac 	.word	0x200000ac
 8006bb8:	08006ac5 	.word	0x08006ac5
 8006bbc:	200000bc 	.word	0x200000bc

08006bc0 <cleanup_stdio>:
 8006bc0:	6841      	ldr	r1, [r0, #4]
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <cleanup_stdio+0x34>)
 8006bc4:	4299      	cmp	r1, r3
 8006bc6:	b510      	push	{r4, lr}
 8006bc8:	4604      	mov	r4, r0
 8006bca:	d001      	beq.n	8006bd0 <cleanup_stdio+0x10>
 8006bcc:	f7ff ff7a 	bl	8006ac4 <_fflush_r>
 8006bd0:	68a1      	ldr	r1, [r4, #8]
 8006bd2:	4b09      	ldr	r3, [pc, #36]	@ (8006bf8 <cleanup_stdio+0x38>)
 8006bd4:	4299      	cmp	r1, r3
 8006bd6:	d002      	beq.n	8006bde <cleanup_stdio+0x1e>
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f7ff ff73 	bl	8006ac4 <_fflush_r>
 8006bde:	68e1      	ldr	r1, [r4, #12]
 8006be0:	4b06      	ldr	r3, [pc, #24]	@ (8006bfc <cleanup_stdio+0x3c>)
 8006be2:	4299      	cmp	r1, r3
 8006be4:	d004      	beq.n	8006bf0 <cleanup_stdio+0x30>
 8006be6:	4620      	mov	r0, r4
 8006be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bec:	f7ff bf6a 	b.w	8006ac4 <_fflush_r>
 8006bf0:	bd10      	pop	{r4, pc}
 8006bf2:	bf00      	nop
 8006bf4:	200006c4 	.word	0x200006c4
 8006bf8:	2000072c 	.word	0x2000072c
 8006bfc:	20000794 	.word	0x20000794

08006c00 <global_stdio_init.part.0>:
 8006c00:	b510      	push	{r4, lr}
 8006c02:	4b0b      	ldr	r3, [pc, #44]	@ (8006c30 <global_stdio_init.part.0+0x30>)
 8006c04:	4c0b      	ldr	r4, [pc, #44]	@ (8006c34 <global_stdio_init.part.0+0x34>)
 8006c06:	4a0c      	ldr	r2, [pc, #48]	@ (8006c38 <global_stdio_init.part.0+0x38>)
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	2104      	movs	r1, #4
 8006c10:	f7ff ff94 	bl	8006b3c <std>
 8006c14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c18:	2201      	movs	r2, #1
 8006c1a:	2109      	movs	r1, #9
 8006c1c:	f7ff ff8e 	bl	8006b3c <std>
 8006c20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c24:	2202      	movs	r2, #2
 8006c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2a:	2112      	movs	r1, #18
 8006c2c:	f7ff bf86 	b.w	8006b3c <std>
 8006c30:	200007fc 	.word	0x200007fc
 8006c34:	200006c4 	.word	0x200006c4
 8006c38:	08006ba9 	.word	0x08006ba9

08006c3c <__sfp_lock_acquire>:
 8006c3c:	4801      	ldr	r0, [pc, #4]	@ (8006c44 <__sfp_lock_acquire+0x8>)
 8006c3e:	f000 bb16 	b.w	800726e <__retarget_lock_acquire_recursive>
 8006c42:	bf00      	nop
 8006c44:	20000805 	.word	0x20000805

08006c48 <__sfp_lock_release>:
 8006c48:	4801      	ldr	r0, [pc, #4]	@ (8006c50 <__sfp_lock_release+0x8>)
 8006c4a:	f000 bb11 	b.w	8007270 <__retarget_lock_release_recursive>
 8006c4e:	bf00      	nop
 8006c50:	20000805 	.word	0x20000805

08006c54 <__sinit>:
 8006c54:	b510      	push	{r4, lr}
 8006c56:	4604      	mov	r4, r0
 8006c58:	f7ff fff0 	bl	8006c3c <__sfp_lock_acquire>
 8006c5c:	6a23      	ldr	r3, [r4, #32]
 8006c5e:	b11b      	cbz	r3, 8006c68 <__sinit+0x14>
 8006c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c64:	f7ff bff0 	b.w	8006c48 <__sfp_lock_release>
 8006c68:	4b04      	ldr	r3, [pc, #16]	@ (8006c7c <__sinit+0x28>)
 8006c6a:	6223      	str	r3, [r4, #32]
 8006c6c:	4b04      	ldr	r3, [pc, #16]	@ (8006c80 <__sinit+0x2c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1f5      	bne.n	8006c60 <__sinit+0xc>
 8006c74:	f7ff ffc4 	bl	8006c00 <global_stdio_init.part.0>
 8006c78:	e7f2      	b.n	8006c60 <__sinit+0xc>
 8006c7a:	bf00      	nop
 8006c7c:	08006bc1 	.word	0x08006bc1
 8006c80:	200007fc 	.word	0x200007fc

08006c84 <_fwalk_sglue>:
 8006c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c88:	4607      	mov	r7, r0
 8006c8a:	4688      	mov	r8, r1
 8006c8c:	4614      	mov	r4, r2
 8006c8e:	2600      	movs	r6, #0
 8006c90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c94:	f1b9 0901 	subs.w	r9, r9, #1
 8006c98:	d505      	bpl.n	8006ca6 <_fwalk_sglue+0x22>
 8006c9a:	6824      	ldr	r4, [r4, #0]
 8006c9c:	2c00      	cmp	r4, #0
 8006c9e:	d1f7      	bne.n	8006c90 <_fwalk_sglue+0xc>
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ca6:	89ab      	ldrh	r3, [r5, #12]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d907      	bls.n	8006cbc <_fwalk_sglue+0x38>
 8006cac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	d003      	beq.n	8006cbc <_fwalk_sglue+0x38>
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	4638      	mov	r0, r7
 8006cb8:	47c0      	blx	r8
 8006cba:	4306      	orrs	r6, r0
 8006cbc:	3568      	adds	r5, #104	@ 0x68
 8006cbe:	e7e9      	b.n	8006c94 <_fwalk_sglue+0x10>

08006cc0 <iprintf>:
 8006cc0:	b40f      	push	{r0, r1, r2, r3}
 8006cc2:	b507      	push	{r0, r1, r2, lr}
 8006cc4:	4906      	ldr	r1, [pc, #24]	@ (8006ce0 <iprintf+0x20>)
 8006cc6:	ab04      	add	r3, sp, #16
 8006cc8:	6808      	ldr	r0, [r1, #0]
 8006cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cce:	6881      	ldr	r1, [r0, #8]
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	f000 fd7d 	bl	80077d0 <_vfiprintf_r>
 8006cd6:	b003      	add	sp, #12
 8006cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cdc:	b004      	add	sp, #16
 8006cde:	4770      	bx	lr
 8006ce0:	200000b8 	.word	0x200000b8

08006ce4 <_puts_r>:
 8006ce4:	6a03      	ldr	r3, [r0, #32]
 8006ce6:	b570      	push	{r4, r5, r6, lr}
 8006ce8:	6884      	ldr	r4, [r0, #8]
 8006cea:	4605      	mov	r5, r0
 8006cec:	460e      	mov	r6, r1
 8006cee:	b90b      	cbnz	r3, 8006cf4 <_puts_r+0x10>
 8006cf0:	f7ff ffb0 	bl	8006c54 <__sinit>
 8006cf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cf6:	07db      	lsls	r3, r3, #31
 8006cf8:	d405      	bmi.n	8006d06 <_puts_r+0x22>
 8006cfa:	89a3      	ldrh	r3, [r4, #12]
 8006cfc:	0598      	lsls	r0, r3, #22
 8006cfe:	d402      	bmi.n	8006d06 <_puts_r+0x22>
 8006d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d02:	f000 fab4 	bl	800726e <__retarget_lock_acquire_recursive>
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	0719      	lsls	r1, r3, #28
 8006d0a:	d502      	bpl.n	8006d12 <_puts_r+0x2e>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d135      	bne.n	8006d7e <_puts_r+0x9a>
 8006d12:	4621      	mov	r1, r4
 8006d14:	4628      	mov	r0, r5
 8006d16:	f000 f99b 	bl	8007050 <__swsetup_r>
 8006d1a:	b380      	cbz	r0, 8006d7e <_puts_r+0x9a>
 8006d1c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d22:	07da      	lsls	r2, r3, #31
 8006d24:	d405      	bmi.n	8006d32 <_puts_r+0x4e>
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	059b      	lsls	r3, r3, #22
 8006d2a:	d402      	bmi.n	8006d32 <_puts_r+0x4e>
 8006d2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d2e:	f000 fa9f 	bl	8007270 <__retarget_lock_release_recursive>
 8006d32:	4628      	mov	r0, r5
 8006d34:	bd70      	pop	{r4, r5, r6, pc}
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	da04      	bge.n	8006d44 <_puts_r+0x60>
 8006d3a:	69a2      	ldr	r2, [r4, #24]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	dc17      	bgt.n	8006d70 <_puts_r+0x8c>
 8006d40:	290a      	cmp	r1, #10
 8006d42:	d015      	beq.n	8006d70 <_puts_r+0x8c>
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	6022      	str	r2, [r4, #0]
 8006d4a:	7019      	strb	r1, [r3, #0]
 8006d4c:	68a3      	ldr	r3, [r4, #8]
 8006d4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d52:	3b01      	subs	r3, #1
 8006d54:	60a3      	str	r3, [r4, #8]
 8006d56:	2900      	cmp	r1, #0
 8006d58:	d1ed      	bne.n	8006d36 <_puts_r+0x52>
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	da11      	bge.n	8006d82 <_puts_r+0x9e>
 8006d5e:	4622      	mov	r2, r4
 8006d60:	210a      	movs	r1, #10
 8006d62:	4628      	mov	r0, r5
 8006d64:	f000 f935 	bl	8006fd2 <__swbuf_r>
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d0d7      	beq.n	8006d1c <_puts_r+0x38>
 8006d6c:	250a      	movs	r5, #10
 8006d6e:	e7d7      	b.n	8006d20 <_puts_r+0x3c>
 8006d70:	4622      	mov	r2, r4
 8006d72:	4628      	mov	r0, r5
 8006d74:	f000 f92d 	bl	8006fd2 <__swbuf_r>
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d1e7      	bne.n	8006d4c <_puts_r+0x68>
 8006d7c:	e7ce      	b.n	8006d1c <_puts_r+0x38>
 8006d7e:	3e01      	subs	r6, #1
 8006d80:	e7e4      	b.n	8006d4c <_puts_r+0x68>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	1c5a      	adds	r2, r3, #1
 8006d86:	6022      	str	r2, [r4, #0]
 8006d88:	220a      	movs	r2, #10
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	e7ee      	b.n	8006d6c <_puts_r+0x88>
	...

08006d90 <puts>:
 8006d90:	4b02      	ldr	r3, [pc, #8]	@ (8006d9c <puts+0xc>)
 8006d92:	4601      	mov	r1, r0
 8006d94:	6818      	ldr	r0, [r3, #0]
 8006d96:	f7ff bfa5 	b.w	8006ce4 <_puts_r>
 8006d9a:	bf00      	nop
 8006d9c:	200000b8 	.word	0x200000b8

08006da0 <setvbuf>:
 8006da0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006da4:	461d      	mov	r5, r3
 8006da6:	4b57      	ldr	r3, [pc, #348]	@ (8006f04 <setvbuf+0x164>)
 8006da8:	681f      	ldr	r7, [r3, #0]
 8006daa:	4604      	mov	r4, r0
 8006dac:	460e      	mov	r6, r1
 8006dae:	4690      	mov	r8, r2
 8006db0:	b127      	cbz	r7, 8006dbc <setvbuf+0x1c>
 8006db2:	6a3b      	ldr	r3, [r7, #32]
 8006db4:	b913      	cbnz	r3, 8006dbc <setvbuf+0x1c>
 8006db6:	4638      	mov	r0, r7
 8006db8:	f7ff ff4c 	bl	8006c54 <__sinit>
 8006dbc:	f1b8 0f02 	cmp.w	r8, #2
 8006dc0:	d006      	beq.n	8006dd0 <setvbuf+0x30>
 8006dc2:	f1b8 0f01 	cmp.w	r8, #1
 8006dc6:	f200 809a 	bhi.w	8006efe <setvbuf+0x15e>
 8006dca:	2d00      	cmp	r5, #0
 8006dcc:	f2c0 8097 	blt.w	8006efe <setvbuf+0x15e>
 8006dd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dd2:	07d9      	lsls	r1, r3, #31
 8006dd4:	d405      	bmi.n	8006de2 <setvbuf+0x42>
 8006dd6:	89a3      	ldrh	r3, [r4, #12]
 8006dd8:	059a      	lsls	r2, r3, #22
 8006dda:	d402      	bmi.n	8006de2 <setvbuf+0x42>
 8006ddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dde:	f000 fa46 	bl	800726e <__retarget_lock_acquire_recursive>
 8006de2:	4621      	mov	r1, r4
 8006de4:	4638      	mov	r0, r7
 8006de6:	f7ff fe6d 	bl	8006ac4 <_fflush_r>
 8006dea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dec:	b141      	cbz	r1, 8006e00 <setvbuf+0x60>
 8006dee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006df2:	4299      	cmp	r1, r3
 8006df4:	d002      	beq.n	8006dfc <setvbuf+0x5c>
 8006df6:	4638      	mov	r0, r7
 8006df8:	f000 fa68 	bl	80072cc <_free_r>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e00:	2300      	movs	r3, #0
 8006e02:	61a3      	str	r3, [r4, #24]
 8006e04:	6063      	str	r3, [r4, #4]
 8006e06:	89a3      	ldrh	r3, [r4, #12]
 8006e08:	061b      	lsls	r3, r3, #24
 8006e0a:	d503      	bpl.n	8006e14 <setvbuf+0x74>
 8006e0c:	6921      	ldr	r1, [r4, #16]
 8006e0e:	4638      	mov	r0, r7
 8006e10:	f000 fa5c 	bl	80072cc <_free_r>
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006e1a:	f023 0303 	bic.w	r3, r3, #3
 8006e1e:	f1b8 0f02 	cmp.w	r8, #2
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	d061      	beq.n	8006eea <setvbuf+0x14a>
 8006e26:	ab01      	add	r3, sp, #4
 8006e28:	466a      	mov	r2, sp
 8006e2a:	4621      	mov	r1, r4
 8006e2c:	4638      	mov	r0, r7
 8006e2e:	f000 ff85 	bl	8007d3c <__swhatbuf_r>
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	4318      	orrs	r0, r3
 8006e36:	81a0      	strh	r0, [r4, #12]
 8006e38:	bb2d      	cbnz	r5, 8006e86 <setvbuf+0xe6>
 8006e3a:	9d00      	ldr	r5, [sp, #0]
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	f000 fa8f 	bl	8007360 <malloc>
 8006e42:	4606      	mov	r6, r0
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d152      	bne.n	8006eee <setvbuf+0x14e>
 8006e48:	f8dd 9000 	ldr.w	r9, [sp]
 8006e4c:	45a9      	cmp	r9, r5
 8006e4e:	d140      	bne.n	8006ed2 <setvbuf+0x132>
 8006e50:	f04f 35ff 	mov.w	r5, #4294967295
 8006e54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e58:	f043 0202 	orr.w	r2, r3, #2
 8006e5c:	81a2      	strh	r2, [r4, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	60a2      	str	r2, [r4, #8]
 8006e62:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006e66:	6022      	str	r2, [r4, #0]
 8006e68:	6122      	str	r2, [r4, #16]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	6162      	str	r2, [r4, #20]
 8006e6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e70:	07d6      	lsls	r6, r2, #31
 8006e72:	d404      	bmi.n	8006e7e <setvbuf+0xde>
 8006e74:	0598      	lsls	r0, r3, #22
 8006e76:	d402      	bmi.n	8006e7e <setvbuf+0xde>
 8006e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e7a:	f000 f9f9 	bl	8007270 <__retarget_lock_release_recursive>
 8006e7e:	4628      	mov	r0, r5
 8006e80:	b003      	add	sp, #12
 8006e82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e86:	2e00      	cmp	r6, #0
 8006e88:	d0d8      	beq.n	8006e3c <setvbuf+0x9c>
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	b913      	cbnz	r3, 8006e94 <setvbuf+0xf4>
 8006e8e:	4638      	mov	r0, r7
 8006e90:	f7ff fee0 	bl	8006c54 <__sinit>
 8006e94:	f1b8 0f01 	cmp.w	r8, #1
 8006e98:	bf08      	it	eq
 8006e9a:	89a3      	ldrheq	r3, [r4, #12]
 8006e9c:	6026      	str	r6, [r4, #0]
 8006e9e:	bf04      	itt	eq
 8006ea0:	f043 0301 	orreq.w	r3, r3, #1
 8006ea4:	81a3      	strheq	r3, [r4, #12]
 8006ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eaa:	f013 0208 	ands.w	r2, r3, #8
 8006eae:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006eb2:	d01e      	beq.n	8006ef2 <setvbuf+0x152>
 8006eb4:	07d9      	lsls	r1, r3, #31
 8006eb6:	bf41      	itttt	mi
 8006eb8:	2200      	movmi	r2, #0
 8006eba:	426d      	negmi	r5, r5
 8006ebc:	60a2      	strmi	r2, [r4, #8]
 8006ebe:	61a5      	strmi	r5, [r4, #24]
 8006ec0:	bf58      	it	pl
 8006ec2:	60a5      	strpl	r5, [r4, #8]
 8006ec4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ec6:	07d2      	lsls	r2, r2, #31
 8006ec8:	d401      	bmi.n	8006ece <setvbuf+0x12e>
 8006eca:	059b      	lsls	r3, r3, #22
 8006ecc:	d513      	bpl.n	8006ef6 <setvbuf+0x156>
 8006ece:	2500      	movs	r5, #0
 8006ed0:	e7d5      	b.n	8006e7e <setvbuf+0xde>
 8006ed2:	4648      	mov	r0, r9
 8006ed4:	f000 fa44 	bl	8007360 <malloc>
 8006ed8:	4606      	mov	r6, r0
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d0b8      	beq.n	8006e50 <setvbuf+0xb0>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee4:	81a3      	strh	r3, [r4, #12]
 8006ee6:	464d      	mov	r5, r9
 8006ee8:	e7cf      	b.n	8006e8a <setvbuf+0xea>
 8006eea:	2500      	movs	r5, #0
 8006eec:	e7b2      	b.n	8006e54 <setvbuf+0xb4>
 8006eee:	46a9      	mov	r9, r5
 8006ef0:	e7f5      	b.n	8006ede <setvbuf+0x13e>
 8006ef2:	60a2      	str	r2, [r4, #8]
 8006ef4:	e7e6      	b.n	8006ec4 <setvbuf+0x124>
 8006ef6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ef8:	f000 f9ba 	bl	8007270 <__retarget_lock_release_recursive>
 8006efc:	e7e7      	b.n	8006ece <setvbuf+0x12e>
 8006efe:	f04f 35ff 	mov.w	r5, #4294967295
 8006f02:	e7bc      	b.n	8006e7e <setvbuf+0xde>
 8006f04:	200000b8 	.word	0x200000b8

08006f08 <siprintf>:
 8006f08:	b40e      	push	{r1, r2, r3}
 8006f0a:	b510      	push	{r4, lr}
 8006f0c:	b09d      	sub	sp, #116	@ 0x74
 8006f0e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006f10:	9002      	str	r0, [sp, #8]
 8006f12:	9006      	str	r0, [sp, #24]
 8006f14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f18:	480a      	ldr	r0, [pc, #40]	@ (8006f44 <siprintf+0x3c>)
 8006f1a:	9107      	str	r1, [sp, #28]
 8006f1c:	9104      	str	r1, [sp, #16]
 8006f1e:	490a      	ldr	r1, [pc, #40]	@ (8006f48 <siprintf+0x40>)
 8006f20:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f24:	9105      	str	r1, [sp, #20]
 8006f26:	2400      	movs	r4, #0
 8006f28:	a902      	add	r1, sp, #8
 8006f2a:	6800      	ldr	r0, [r0, #0]
 8006f2c:	9301      	str	r3, [sp, #4]
 8006f2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f30:	f000 fb28 	bl	8007584 <_svfiprintf_r>
 8006f34:	9b02      	ldr	r3, [sp, #8]
 8006f36:	701c      	strb	r4, [r3, #0]
 8006f38:	b01d      	add	sp, #116	@ 0x74
 8006f3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f3e:	b003      	add	sp, #12
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	200000b8 	.word	0x200000b8
 8006f48:	ffff0208 	.word	0xffff0208

08006f4c <__sread>:
 8006f4c:	b510      	push	{r4, lr}
 8006f4e:	460c      	mov	r4, r1
 8006f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f54:	f000 f93c 	bl	80071d0 <_read_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	bfab      	itete	ge
 8006f5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f5e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f60:	181b      	addge	r3, r3, r0
 8006f62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f66:	bfac      	ite	ge
 8006f68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f6a:	81a3      	strhlt	r3, [r4, #12]
 8006f6c:	bd10      	pop	{r4, pc}

08006f6e <__swrite>:
 8006f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f72:	461f      	mov	r7, r3
 8006f74:	898b      	ldrh	r3, [r1, #12]
 8006f76:	05db      	lsls	r3, r3, #23
 8006f78:	4605      	mov	r5, r0
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	4616      	mov	r6, r2
 8006f7e:	d505      	bpl.n	8006f8c <__swrite+0x1e>
 8006f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f84:	2302      	movs	r3, #2
 8006f86:	2200      	movs	r2, #0
 8006f88:	f000 f910 	bl	80071ac <_lseek_r>
 8006f8c:	89a3      	ldrh	r3, [r4, #12]
 8006f8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f96:	81a3      	strh	r3, [r4, #12]
 8006f98:	4632      	mov	r2, r6
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa2:	f000 b927 	b.w	80071f4 <_write_r>

08006fa6 <__sseek>:
 8006fa6:	b510      	push	{r4, lr}
 8006fa8:	460c      	mov	r4, r1
 8006faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fae:	f000 f8fd 	bl	80071ac <_lseek_r>
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	bf15      	itete	ne
 8006fb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006fba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006fbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006fc2:	81a3      	strheq	r3, [r4, #12]
 8006fc4:	bf18      	it	ne
 8006fc6:	81a3      	strhne	r3, [r4, #12]
 8006fc8:	bd10      	pop	{r4, pc}

08006fca <__sclose>:
 8006fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fce:	f000 b8dd 	b.w	800718c <_close_r>

08006fd2 <__swbuf_r>:
 8006fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fd4:	460e      	mov	r6, r1
 8006fd6:	4614      	mov	r4, r2
 8006fd8:	4605      	mov	r5, r0
 8006fda:	b118      	cbz	r0, 8006fe4 <__swbuf_r+0x12>
 8006fdc:	6a03      	ldr	r3, [r0, #32]
 8006fde:	b90b      	cbnz	r3, 8006fe4 <__swbuf_r+0x12>
 8006fe0:	f7ff fe38 	bl	8006c54 <__sinit>
 8006fe4:	69a3      	ldr	r3, [r4, #24]
 8006fe6:	60a3      	str	r3, [r4, #8]
 8006fe8:	89a3      	ldrh	r3, [r4, #12]
 8006fea:	071a      	lsls	r2, r3, #28
 8006fec:	d501      	bpl.n	8006ff2 <__swbuf_r+0x20>
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	b943      	cbnz	r3, 8007004 <__swbuf_r+0x32>
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	f000 f82b 	bl	8007050 <__swsetup_r>
 8006ffa:	b118      	cbz	r0, 8007004 <__swbuf_r+0x32>
 8006ffc:	f04f 37ff 	mov.w	r7, #4294967295
 8007000:	4638      	mov	r0, r7
 8007002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	1a98      	subs	r0, r3, r2
 800700a:	6963      	ldr	r3, [r4, #20]
 800700c:	b2f6      	uxtb	r6, r6
 800700e:	4283      	cmp	r3, r0
 8007010:	4637      	mov	r7, r6
 8007012:	dc05      	bgt.n	8007020 <__swbuf_r+0x4e>
 8007014:	4621      	mov	r1, r4
 8007016:	4628      	mov	r0, r5
 8007018:	f7ff fd54 	bl	8006ac4 <_fflush_r>
 800701c:	2800      	cmp	r0, #0
 800701e:	d1ed      	bne.n	8006ffc <__swbuf_r+0x2a>
 8007020:	68a3      	ldr	r3, [r4, #8]
 8007022:	3b01      	subs	r3, #1
 8007024:	60a3      	str	r3, [r4, #8]
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	1c5a      	adds	r2, r3, #1
 800702a:	6022      	str	r2, [r4, #0]
 800702c:	701e      	strb	r6, [r3, #0]
 800702e:	6962      	ldr	r2, [r4, #20]
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	429a      	cmp	r2, r3
 8007034:	d004      	beq.n	8007040 <__swbuf_r+0x6e>
 8007036:	89a3      	ldrh	r3, [r4, #12]
 8007038:	07db      	lsls	r3, r3, #31
 800703a:	d5e1      	bpl.n	8007000 <__swbuf_r+0x2e>
 800703c:	2e0a      	cmp	r6, #10
 800703e:	d1df      	bne.n	8007000 <__swbuf_r+0x2e>
 8007040:	4621      	mov	r1, r4
 8007042:	4628      	mov	r0, r5
 8007044:	f7ff fd3e 	bl	8006ac4 <_fflush_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	d0d9      	beq.n	8007000 <__swbuf_r+0x2e>
 800704c:	e7d6      	b.n	8006ffc <__swbuf_r+0x2a>
	...

08007050 <__swsetup_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	4b29      	ldr	r3, [pc, #164]	@ (80070f8 <__swsetup_r+0xa8>)
 8007054:	4605      	mov	r5, r0
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	460c      	mov	r4, r1
 800705a:	b118      	cbz	r0, 8007064 <__swsetup_r+0x14>
 800705c:	6a03      	ldr	r3, [r0, #32]
 800705e:	b90b      	cbnz	r3, 8007064 <__swsetup_r+0x14>
 8007060:	f7ff fdf8 	bl	8006c54 <__sinit>
 8007064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007068:	0719      	lsls	r1, r3, #28
 800706a:	d422      	bmi.n	80070b2 <__swsetup_r+0x62>
 800706c:	06da      	lsls	r2, r3, #27
 800706e:	d407      	bmi.n	8007080 <__swsetup_r+0x30>
 8007070:	2209      	movs	r2, #9
 8007072:	602a      	str	r2, [r5, #0]
 8007074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007078:	81a3      	strh	r3, [r4, #12]
 800707a:	f04f 30ff 	mov.w	r0, #4294967295
 800707e:	e033      	b.n	80070e8 <__swsetup_r+0x98>
 8007080:	0758      	lsls	r0, r3, #29
 8007082:	d512      	bpl.n	80070aa <__swsetup_r+0x5a>
 8007084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007086:	b141      	cbz	r1, 800709a <__swsetup_r+0x4a>
 8007088:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800708c:	4299      	cmp	r1, r3
 800708e:	d002      	beq.n	8007096 <__swsetup_r+0x46>
 8007090:	4628      	mov	r0, r5
 8007092:	f000 f91b 	bl	80072cc <_free_r>
 8007096:	2300      	movs	r3, #0
 8007098:	6363      	str	r3, [r4, #52]	@ 0x34
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070a0:	81a3      	strh	r3, [r4, #12]
 80070a2:	2300      	movs	r3, #0
 80070a4:	6063      	str	r3, [r4, #4]
 80070a6:	6923      	ldr	r3, [r4, #16]
 80070a8:	6023      	str	r3, [r4, #0]
 80070aa:	89a3      	ldrh	r3, [r4, #12]
 80070ac:	f043 0308 	orr.w	r3, r3, #8
 80070b0:	81a3      	strh	r3, [r4, #12]
 80070b2:	6923      	ldr	r3, [r4, #16]
 80070b4:	b94b      	cbnz	r3, 80070ca <__swsetup_r+0x7a>
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070c0:	d003      	beq.n	80070ca <__swsetup_r+0x7a>
 80070c2:	4621      	mov	r1, r4
 80070c4:	4628      	mov	r0, r5
 80070c6:	f000 fe5f 	bl	8007d88 <__smakebuf_r>
 80070ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ce:	f013 0201 	ands.w	r2, r3, #1
 80070d2:	d00a      	beq.n	80070ea <__swsetup_r+0x9a>
 80070d4:	2200      	movs	r2, #0
 80070d6:	60a2      	str	r2, [r4, #8]
 80070d8:	6962      	ldr	r2, [r4, #20]
 80070da:	4252      	negs	r2, r2
 80070dc:	61a2      	str	r2, [r4, #24]
 80070de:	6922      	ldr	r2, [r4, #16]
 80070e0:	b942      	cbnz	r2, 80070f4 <__swsetup_r+0xa4>
 80070e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80070e6:	d1c5      	bne.n	8007074 <__swsetup_r+0x24>
 80070e8:	bd38      	pop	{r3, r4, r5, pc}
 80070ea:	0799      	lsls	r1, r3, #30
 80070ec:	bf58      	it	pl
 80070ee:	6962      	ldrpl	r2, [r4, #20]
 80070f0:	60a2      	str	r2, [r4, #8]
 80070f2:	e7f4      	b.n	80070de <__swsetup_r+0x8e>
 80070f4:	2000      	movs	r0, #0
 80070f6:	e7f7      	b.n	80070e8 <__swsetup_r+0x98>
 80070f8:	200000b8 	.word	0x200000b8

080070fc <memmove>:
 80070fc:	4288      	cmp	r0, r1
 80070fe:	b510      	push	{r4, lr}
 8007100:	eb01 0402 	add.w	r4, r1, r2
 8007104:	d902      	bls.n	800710c <memmove+0x10>
 8007106:	4284      	cmp	r4, r0
 8007108:	4623      	mov	r3, r4
 800710a:	d807      	bhi.n	800711c <memmove+0x20>
 800710c:	1e43      	subs	r3, r0, #1
 800710e:	42a1      	cmp	r1, r4
 8007110:	d008      	beq.n	8007124 <memmove+0x28>
 8007112:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007116:	f803 2f01 	strb.w	r2, [r3, #1]!
 800711a:	e7f8      	b.n	800710e <memmove+0x12>
 800711c:	4402      	add	r2, r0
 800711e:	4601      	mov	r1, r0
 8007120:	428a      	cmp	r2, r1
 8007122:	d100      	bne.n	8007126 <memmove+0x2a>
 8007124:	bd10      	pop	{r4, pc}
 8007126:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800712a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800712e:	e7f7      	b.n	8007120 <memmove+0x24>

08007130 <memset>:
 8007130:	4402      	add	r2, r0
 8007132:	4603      	mov	r3, r0
 8007134:	4293      	cmp	r3, r2
 8007136:	d100      	bne.n	800713a <memset+0xa>
 8007138:	4770      	bx	lr
 800713a:	f803 1b01 	strb.w	r1, [r3], #1
 800713e:	e7f9      	b.n	8007134 <memset+0x4>

08007140 <strncmp>:
 8007140:	b510      	push	{r4, lr}
 8007142:	b16a      	cbz	r2, 8007160 <strncmp+0x20>
 8007144:	3901      	subs	r1, #1
 8007146:	1884      	adds	r4, r0, r2
 8007148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800714c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007150:	429a      	cmp	r2, r3
 8007152:	d103      	bne.n	800715c <strncmp+0x1c>
 8007154:	42a0      	cmp	r0, r4
 8007156:	d001      	beq.n	800715c <strncmp+0x1c>
 8007158:	2a00      	cmp	r2, #0
 800715a:	d1f5      	bne.n	8007148 <strncmp+0x8>
 800715c:	1ad0      	subs	r0, r2, r3
 800715e:	bd10      	pop	{r4, pc}
 8007160:	4610      	mov	r0, r2
 8007162:	e7fc      	b.n	800715e <strncmp+0x1e>

08007164 <strncpy>:
 8007164:	b510      	push	{r4, lr}
 8007166:	3901      	subs	r1, #1
 8007168:	4603      	mov	r3, r0
 800716a:	b132      	cbz	r2, 800717a <strncpy+0x16>
 800716c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007170:	f803 4b01 	strb.w	r4, [r3], #1
 8007174:	3a01      	subs	r2, #1
 8007176:	2c00      	cmp	r4, #0
 8007178:	d1f7      	bne.n	800716a <strncpy+0x6>
 800717a:	441a      	add	r2, r3
 800717c:	2100      	movs	r1, #0
 800717e:	4293      	cmp	r3, r2
 8007180:	d100      	bne.n	8007184 <strncpy+0x20>
 8007182:	bd10      	pop	{r4, pc}
 8007184:	f803 1b01 	strb.w	r1, [r3], #1
 8007188:	e7f9      	b.n	800717e <strncpy+0x1a>
	...

0800718c <_close_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	4d06      	ldr	r5, [pc, #24]	@ (80071a8 <_close_r+0x1c>)
 8007190:	2300      	movs	r3, #0
 8007192:	4604      	mov	r4, r0
 8007194:	4608      	mov	r0, r1
 8007196:	602b      	str	r3, [r5, #0]
 8007198:	f7fa ff84 	bl	80020a4 <_close>
 800719c:	1c43      	adds	r3, r0, #1
 800719e:	d102      	bne.n	80071a6 <_close_r+0x1a>
 80071a0:	682b      	ldr	r3, [r5, #0]
 80071a2:	b103      	cbz	r3, 80071a6 <_close_r+0x1a>
 80071a4:	6023      	str	r3, [r4, #0]
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	20000800 	.word	0x20000800

080071ac <_lseek_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	4d07      	ldr	r5, [pc, #28]	@ (80071cc <_lseek_r+0x20>)
 80071b0:	4604      	mov	r4, r0
 80071b2:	4608      	mov	r0, r1
 80071b4:	4611      	mov	r1, r2
 80071b6:	2200      	movs	r2, #0
 80071b8:	602a      	str	r2, [r5, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	f7fa ff99 	bl	80020f2 <_lseek>
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	d102      	bne.n	80071ca <_lseek_r+0x1e>
 80071c4:	682b      	ldr	r3, [r5, #0]
 80071c6:	b103      	cbz	r3, 80071ca <_lseek_r+0x1e>
 80071c8:	6023      	str	r3, [r4, #0]
 80071ca:	bd38      	pop	{r3, r4, r5, pc}
 80071cc:	20000800 	.word	0x20000800

080071d0 <_read_r>:
 80071d0:	b538      	push	{r3, r4, r5, lr}
 80071d2:	4d07      	ldr	r5, [pc, #28]	@ (80071f0 <_read_r+0x20>)
 80071d4:	4604      	mov	r4, r0
 80071d6:	4608      	mov	r0, r1
 80071d8:	4611      	mov	r1, r2
 80071da:	2200      	movs	r2, #0
 80071dc:	602a      	str	r2, [r5, #0]
 80071de:	461a      	mov	r2, r3
 80071e0:	f7fa ff27 	bl	8002032 <_read>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d102      	bne.n	80071ee <_read_r+0x1e>
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	b103      	cbz	r3, 80071ee <_read_r+0x1e>
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	bd38      	pop	{r3, r4, r5, pc}
 80071f0:	20000800 	.word	0x20000800

080071f4 <_write_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4d07      	ldr	r5, [pc, #28]	@ (8007214 <_write_r+0x20>)
 80071f8:	4604      	mov	r4, r0
 80071fa:	4608      	mov	r0, r1
 80071fc:	4611      	mov	r1, r2
 80071fe:	2200      	movs	r2, #0
 8007200:	602a      	str	r2, [r5, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	f7fa ff32 	bl	800206c <_write>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_write_r+0x1e>
 800720c:	682b      	ldr	r3, [r5, #0]
 800720e:	b103      	cbz	r3, 8007212 <_write_r+0x1e>
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	20000800 	.word	0x20000800

08007218 <__errno>:
 8007218:	4b01      	ldr	r3, [pc, #4]	@ (8007220 <__errno+0x8>)
 800721a:	6818      	ldr	r0, [r3, #0]
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	200000b8 	.word	0x200000b8

08007224 <__libc_init_array>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	4d0d      	ldr	r5, [pc, #52]	@ (800725c <__libc_init_array+0x38>)
 8007228:	4c0d      	ldr	r4, [pc, #52]	@ (8007260 <__libc_init_array+0x3c>)
 800722a:	1b64      	subs	r4, r4, r5
 800722c:	10a4      	asrs	r4, r4, #2
 800722e:	2600      	movs	r6, #0
 8007230:	42a6      	cmp	r6, r4
 8007232:	d109      	bne.n	8007248 <__libc_init_array+0x24>
 8007234:	4d0b      	ldr	r5, [pc, #44]	@ (8007264 <__libc_init_array+0x40>)
 8007236:	4c0c      	ldr	r4, [pc, #48]	@ (8007268 <__libc_init_array+0x44>)
 8007238:	f000 fe96 	bl	8007f68 <_init>
 800723c:	1b64      	subs	r4, r4, r5
 800723e:	10a4      	asrs	r4, r4, #2
 8007240:	2600      	movs	r6, #0
 8007242:	42a6      	cmp	r6, r4
 8007244:	d105      	bne.n	8007252 <__libc_init_array+0x2e>
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	f855 3b04 	ldr.w	r3, [r5], #4
 800724c:	4798      	blx	r3
 800724e:	3601      	adds	r6, #1
 8007250:	e7ee      	b.n	8007230 <__libc_init_array+0xc>
 8007252:	f855 3b04 	ldr.w	r3, [r5], #4
 8007256:	4798      	blx	r3
 8007258:	3601      	adds	r6, #1
 800725a:	e7f2      	b.n	8007242 <__libc_init_array+0x1e>
 800725c:	0800a4ac 	.word	0x0800a4ac
 8007260:	0800a4ac 	.word	0x0800a4ac
 8007264:	0800a4ac 	.word	0x0800a4ac
 8007268:	0800a4b0 	.word	0x0800a4b0

0800726c <__retarget_lock_init_recursive>:
 800726c:	4770      	bx	lr

0800726e <__retarget_lock_acquire_recursive>:
 800726e:	4770      	bx	lr

08007270 <__retarget_lock_release_recursive>:
 8007270:	4770      	bx	lr

08007272 <memcpy>:
 8007272:	440a      	add	r2, r1
 8007274:	4291      	cmp	r1, r2
 8007276:	f100 33ff 	add.w	r3, r0, #4294967295
 800727a:	d100      	bne.n	800727e <memcpy+0xc>
 800727c:	4770      	bx	lr
 800727e:	b510      	push	{r4, lr}
 8007280:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007288:	4291      	cmp	r1, r2
 800728a:	d1f9      	bne.n	8007280 <memcpy+0xe>
 800728c:	bd10      	pop	{r4, pc}
	...

08007290 <__assert_func>:
 8007290:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007292:	4614      	mov	r4, r2
 8007294:	461a      	mov	r2, r3
 8007296:	4b09      	ldr	r3, [pc, #36]	@ (80072bc <__assert_func+0x2c>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4605      	mov	r5, r0
 800729c:	68d8      	ldr	r0, [r3, #12]
 800729e:	b14c      	cbz	r4, 80072b4 <__assert_func+0x24>
 80072a0:	4b07      	ldr	r3, [pc, #28]	@ (80072c0 <__assert_func+0x30>)
 80072a2:	9100      	str	r1, [sp, #0]
 80072a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072a8:	4906      	ldr	r1, [pc, #24]	@ (80072c4 <__assert_func+0x34>)
 80072aa:	462b      	mov	r3, r5
 80072ac:	f000 fd34 	bl	8007d18 <fiprintf>
 80072b0:	f000 fdd8 	bl	8007e64 <abort>
 80072b4:	4b04      	ldr	r3, [pc, #16]	@ (80072c8 <__assert_func+0x38>)
 80072b6:	461c      	mov	r4, r3
 80072b8:	e7f3      	b.n	80072a2 <__assert_func+0x12>
 80072ba:	bf00      	nop
 80072bc:	200000b8 	.word	0x200000b8
 80072c0:	0800a333 	.word	0x0800a333
 80072c4:	0800a340 	.word	0x0800a340
 80072c8:	0800a36e 	.word	0x0800a36e

080072cc <_free_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4605      	mov	r5, r0
 80072d0:	2900      	cmp	r1, #0
 80072d2:	d041      	beq.n	8007358 <_free_r+0x8c>
 80072d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d8:	1f0c      	subs	r4, r1, #4
 80072da:	2b00      	cmp	r3, #0
 80072dc:	bfb8      	it	lt
 80072de:	18e4      	addlt	r4, r4, r3
 80072e0:	f000 f8e8 	bl	80074b4 <__malloc_lock>
 80072e4:	4a1d      	ldr	r2, [pc, #116]	@ (800735c <_free_r+0x90>)
 80072e6:	6813      	ldr	r3, [r2, #0]
 80072e8:	b933      	cbnz	r3, 80072f8 <_free_r+0x2c>
 80072ea:	6063      	str	r3, [r4, #4]
 80072ec:	6014      	str	r4, [r2, #0]
 80072ee:	4628      	mov	r0, r5
 80072f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072f4:	f000 b8e4 	b.w	80074c0 <__malloc_unlock>
 80072f8:	42a3      	cmp	r3, r4
 80072fa:	d908      	bls.n	800730e <_free_r+0x42>
 80072fc:	6820      	ldr	r0, [r4, #0]
 80072fe:	1821      	adds	r1, r4, r0
 8007300:	428b      	cmp	r3, r1
 8007302:	bf01      	itttt	eq
 8007304:	6819      	ldreq	r1, [r3, #0]
 8007306:	685b      	ldreq	r3, [r3, #4]
 8007308:	1809      	addeq	r1, r1, r0
 800730a:	6021      	streq	r1, [r4, #0]
 800730c:	e7ed      	b.n	80072ea <_free_r+0x1e>
 800730e:	461a      	mov	r2, r3
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	b10b      	cbz	r3, 8007318 <_free_r+0x4c>
 8007314:	42a3      	cmp	r3, r4
 8007316:	d9fa      	bls.n	800730e <_free_r+0x42>
 8007318:	6811      	ldr	r1, [r2, #0]
 800731a:	1850      	adds	r0, r2, r1
 800731c:	42a0      	cmp	r0, r4
 800731e:	d10b      	bne.n	8007338 <_free_r+0x6c>
 8007320:	6820      	ldr	r0, [r4, #0]
 8007322:	4401      	add	r1, r0
 8007324:	1850      	adds	r0, r2, r1
 8007326:	4283      	cmp	r3, r0
 8007328:	6011      	str	r1, [r2, #0]
 800732a:	d1e0      	bne.n	80072ee <_free_r+0x22>
 800732c:	6818      	ldr	r0, [r3, #0]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	6053      	str	r3, [r2, #4]
 8007332:	4408      	add	r0, r1
 8007334:	6010      	str	r0, [r2, #0]
 8007336:	e7da      	b.n	80072ee <_free_r+0x22>
 8007338:	d902      	bls.n	8007340 <_free_r+0x74>
 800733a:	230c      	movs	r3, #12
 800733c:	602b      	str	r3, [r5, #0]
 800733e:	e7d6      	b.n	80072ee <_free_r+0x22>
 8007340:	6820      	ldr	r0, [r4, #0]
 8007342:	1821      	adds	r1, r4, r0
 8007344:	428b      	cmp	r3, r1
 8007346:	bf04      	itt	eq
 8007348:	6819      	ldreq	r1, [r3, #0]
 800734a:	685b      	ldreq	r3, [r3, #4]
 800734c:	6063      	str	r3, [r4, #4]
 800734e:	bf04      	itt	eq
 8007350:	1809      	addeq	r1, r1, r0
 8007352:	6021      	streq	r1, [r4, #0]
 8007354:	6054      	str	r4, [r2, #4]
 8007356:	e7ca      	b.n	80072ee <_free_r+0x22>
 8007358:	bd38      	pop	{r3, r4, r5, pc}
 800735a:	bf00      	nop
 800735c:	2000080c 	.word	0x2000080c

08007360 <malloc>:
 8007360:	4b02      	ldr	r3, [pc, #8]	@ (800736c <malloc+0xc>)
 8007362:	4601      	mov	r1, r0
 8007364:	6818      	ldr	r0, [r3, #0]
 8007366:	f000 b825 	b.w	80073b4 <_malloc_r>
 800736a:	bf00      	nop
 800736c:	200000b8 	.word	0x200000b8

08007370 <sbrk_aligned>:
 8007370:	b570      	push	{r4, r5, r6, lr}
 8007372:	4e0f      	ldr	r6, [pc, #60]	@ (80073b0 <sbrk_aligned+0x40>)
 8007374:	460c      	mov	r4, r1
 8007376:	6831      	ldr	r1, [r6, #0]
 8007378:	4605      	mov	r5, r0
 800737a:	b911      	cbnz	r1, 8007382 <sbrk_aligned+0x12>
 800737c:	f000 fd62 	bl	8007e44 <_sbrk_r>
 8007380:	6030      	str	r0, [r6, #0]
 8007382:	4621      	mov	r1, r4
 8007384:	4628      	mov	r0, r5
 8007386:	f000 fd5d 	bl	8007e44 <_sbrk_r>
 800738a:	1c43      	adds	r3, r0, #1
 800738c:	d103      	bne.n	8007396 <sbrk_aligned+0x26>
 800738e:	f04f 34ff 	mov.w	r4, #4294967295
 8007392:	4620      	mov	r0, r4
 8007394:	bd70      	pop	{r4, r5, r6, pc}
 8007396:	1cc4      	adds	r4, r0, #3
 8007398:	f024 0403 	bic.w	r4, r4, #3
 800739c:	42a0      	cmp	r0, r4
 800739e:	d0f8      	beq.n	8007392 <sbrk_aligned+0x22>
 80073a0:	1a21      	subs	r1, r4, r0
 80073a2:	4628      	mov	r0, r5
 80073a4:	f000 fd4e 	bl	8007e44 <_sbrk_r>
 80073a8:	3001      	adds	r0, #1
 80073aa:	d1f2      	bne.n	8007392 <sbrk_aligned+0x22>
 80073ac:	e7ef      	b.n	800738e <sbrk_aligned+0x1e>
 80073ae:	bf00      	nop
 80073b0:	20000808 	.word	0x20000808

080073b4 <_malloc_r>:
 80073b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b8:	1ccd      	adds	r5, r1, #3
 80073ba:	f025 0503 	bic.w	r5, r5, #3
 80073be:	3508      	adds	r5, #8
 80073c0:	2d0c      	cmp	r5, #12
 80073c2:	bf38      	it	cc
 80073c4:	250c      	movcc	r5, #12
 80073c6:	2d00      	cmp	r5, #0
 80073c8:	4606      	mov	r6, r0
 80073ca:	db01      	blt.n	80073d0 <_malloc_r+0x1c>
 80073cc:	42a9      	cmp	r1, r5
 80073ce:	d904      	bls.n	80073da <_malloc_r+0x26>
 80073d0:	230c      	movs	r3, #12
 80073d2:	6033      	str	r3, [r6, #0]
 80073d4:	2000      	movs	r0, #0
 80073d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074b0 <_malloc_r+0xfc>
 80073de:	f000 f869 	bl	80074b4 <__malloc_lock>
 80073e2:	f8d8 3000 	ldr.w	r3, [r8]
 80073e6:	461c      	mov	r4, r3
 80073e8:	bb44      	cbnz	r4, 800743c <_malloc_r+0x88>
 80073ea:	4629      	mov	r1, r5
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff ffbf 	bl	8007370 <sbrk_aligned>
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	4604      	mov	r4, r0
 80073f6:	d158      	bne.n	80074aa <_malloc_r+0xf6>
 80073f8:	f8d8 4000 	ldr.w	r4, [r8]
 80073fc:	4627      	mov	r7, r4
 80073fe:	2f00      	cmp	r7, #0
 8007400:	d143      	bne.n	800748a <_malloc_r+0xd6>
 8007402:	2c00      	cmp	r4, #0
 8007404:	d04b      	beq.n	800749e <_malloc_r+0xea>
 8007406:	6823      	ldr	r3, [r4, #0]
 8007408:	4639      	mov	r1, r7
 800740a:	4630      	mov	r0, r6
 800740c:	eb04 0903 	add.w	r9, r4, r3
 8007410:	f000 fd18 	bl	8007e44 <_sbrk_r>
 8007414:	4581      	cmp	r9, r0
 8007416:	d142      	bne.n	800749e <_malloc_r+0xea>
 8007418:	6821      	ldr	r1, [r4, #0]
 800741a:	1a6d      	subs	r5, r5, r1
 800741c:	4629      	mov	r1, r5
 800741e:	4630      	mov	r0, r6
 8007420:	f7ff ffa6 	bl	8007370 <sbrk_aligned>
 8007424:	3001      	adds	r0, #1
 8007426:	d03a      	beq.n	800749e <_malloc_r+0xea>
 8007428:	6823      	ldr	r3, [r4, #0]
 800742a:	442b      	add	r3, r5
 800742c:	6023      	str	r3, [r4, #0]
 800742e:	f8d8 3000 	ldr.w	r3, [r8]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	bb62      	cbnz	r2, 8007490 <_malloc_r+0xdc>
 8007436:	f8c8 7000 	str.w	r7, [r8]
 800743a:	e00f      	b.n	800745c <_malloc_r+0xa8>
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	1b52      	subs	r2, r2, r5
 8007440:	d420      	bmi.n	8007484 <_malloc_r+0xd0>
 8007442:	2a0b      	cmp	r2, #11
 8007444:	d917      	bls.n	8007476 <_malloc_r+0xc2>
 8007446:	1961      	adds	r1, r4, r5
 8007448:	42a3      	cmp	r3, r4
 800744a:	6025      	str	r5, [r4, #0]
 800744c:	bf18      	it	ne
 800744e:	6059      	strne	r1, [r3, #4]
 8007450:	6863      	ldr	r3, [r4, #4]
 8007452:	bf08      	it	eq
 8007454:	f8c8 1000 	streq.w	r1, [r8]
 8007458:	5162      	str	r2, [r4, r5]
 800745a:	604b      	str	r3, [r1, #4]
 800745c:	4630      	mov	r0, r6
 800745e:	f000 f82f 	bl	80074c0 <__malloc_unlock>
 8007462:	f104 000b 	add.w	r0, r4, #11
 8007466:	1d23      	adds	r3, r4, #4
 8007468:	f020 0007 	bic.w	r0, r0, #7
 800746c:	1ac2      	subs	r2, r0, r3
 800746e:	bf1c      	itt	ne
 8007470:	1a1b      	subne	r3, r3, r0
 8007472:	50a3      	strne	r3, [r4, r2]
 8007474:	e7af      	b.n	80073d6 <_malloc_r+0x22>
 8007476:	6862      	ldr	r2, [r4, #4]
 8007478:	42a3      	cmp	r3, r4
 800747a:	bf0c      	ite	eq
 800747c:	f8c8 2000 	streq.w	r2, [r8]
 8007480:	605a      	strne	r2, [r3, #4]
 8007482:	e7eb      	b.n	800745c <_malloc_r+0xa8>
 8007484:	4623      	mov	r3, r4
 8007486:	6864      	ldr	r4, [r4, #4]
 8007488:	e7ae      	b.n	80073e8 <_malloc_r+0x34>
 800748a:	463c      	mov	r4, r7
 800748c:	687f      	ldr	r7, [r7, #4]
 800748e:	e7b6      	b.n	80073fe <_malloc_r+0x4a>
 8007490:	461a      	mov	r2, r3
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	42a3      	cmp	r3, r4
 8007496:	d1fb      	bne.n	8007490 <_malloc_r+0xdc>
 8007498:	2300      	movs	r3, #0
 800749a:	6053      	str	r3, [r2, #4]
 800749c:	e7de      	b.n	800745c <_malloc_r+0xa8>
 800749e:	230c      	movs	r3, #12
 80074a0:	6033      	str	r3, [r6, #0]
 80074a2:	4630      	mov	r0, r6
 80074a4:	f000 f80c 	bl	80074c0 <__malloc_unlock>
 80074a8:	e794      	b.n	80073d4 <_malloc_r+0x20>
 80074aa:	6005      	str	r5, [r0, #0]
 80074ac:	e7d6      	b.n	800745c <_malloc_r+0xa8>
 80074ae:	bf00      	nop
 80074b0:	2000080c 	.word	0x2000080c

080074b4 <__malloc_lock>:
 80074b4:	4801      	ldr	r0, [pc, #4]	@ (80074bc <__malloc_lock+0x8>)
 80074b6:	f7ff beda 	b.w	800726e <__retarget_lock_acquire_recursive>
 80074ba:	bf00      	nop
 80074bc:	20000804 	.word	0x20000804

080074c0 <__malloc_unlock>:
 80074c0:	4801      	ldr	r0, [pc, #4]	@ (80074c8 <__malloc_unlock+0x8>)
 80074c2:	f7ff bed5 	b.w	8007270 <__retarget_lock_release_recursive>
 80074c6:	bf00      	nop
 80074c8:	20000804 	.word	0x20000804

080074cc <__ssputs_r>:
 80074cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d0:	688e      	ldr	r6, [r1, #8]
 80074d2:	461f      	mov	r7, r3
 80074d4:	42be      	cmp	r6, r7
 80074d6:	680b      	ldr	r3, [r1, #0]
 80074d8:	4682      	mov	sl, r0
 80074da:	460c      	mov	r4, r1
 80074dc:	4690      	mov	r8, r2
 80074de:	d82d      	bhi.n	800753c <__ssputs_r+0x70>
 80074e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074e8:	d026      	beq.n	8007538 <__ssputs_r+0x6c>
 80074ea:	6965      	ldr	r5, [r4, #20]
 80074ec:	6909      	ldr	r1, [r1, #16]
 80074ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074f2:	eba3 0901 	sub.w	r9, r3, r1
 80074f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074fa:	1c7b      	adds	r3, r7, #1
 80074fc:	444b      	add	r3, r9
 80074fe:	106d      	asrs	r5, r5, #1
 8007500:	429d      	cmp	r5, r3
 8007502:	bf38      	it	cc
 8007504:	461d      	movcc	r5, r3
 8007506:	0553      	lsls	r3, r2, #21
 8007508:	d527      	bpl.n	800755a <__ssputs_r+0x8e>
 800750a:	4629      	mov	r1, r5
 800750c:	f7ff ff52 	bl	80073b4 <_malloc_r>
 8007510:	4606      	mov	r6, r0
 8007512:	b360      	cbz	r0, 800756e <__ssputs_r+0xa2>
 8007514:	6921      	ldr	r1, [r4, #16]
 8007516:	464a      	mov	r2, r9
 8007518:	f7ff feab 	bl	8007272 <memcpy>
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007526:	81a3      	strh	r3, [r4, #12]
 8007528:	6126      	str	r6, [r4, #16]
 800752a:	6165      	str	r5, [r4, #20]
 800752c:	444e      	add	r6, r9
 800752e:	eba5 0509 	sub.w	r5, r5, r9
 8007532:	6026      	str	r6, [r4, #0]
 8007534:	60a5      	str	r5, [r4, #8]
 8007536:	463e      	mov	r6, r7
 8007538:	42be      	cmp	r6, r7
 800753a:	d900      	bls.n	800753e <__ssputs_r+0x72>
 800753c:	463e      	mov	r6, r7
 800753e:	6820      	ldr	r0, [r4, #0]
 8007540:	4632      	mov	r2, r6
 8007542:	4641      	mov	r1, r8
 8007544:	f7ff fdda 	bl	80070fc <memmove>
 8007548:	68a3      	ldr	r3, [r4, #8]
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	60a3      	str	r3, [r4, #8]
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	4433      	add	r3, r6
 8007552:	6023      	str	r3, [r4, #0]
 8007554:	2000      	movs	r0, #0
 8007556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800755a:	462a      	mov	r2, r5
 800755c:	f000 fc89 	bl	8007e72 <_realloc_r>
 8007560:	4606      	mov	r6, r0
 8007562:	2800      	cmp	r0, #0
 8007564:	d1e0      	bne.n	8007528 <__ssputs_r+0x5c>
 8007566:	6921      	ldr	r1, [r4, #16]
 8007568:	4650      	mov	r0, sl
 800756a:	f7ff feaf 	bl	80072cc <_free_r>
 800756e:	230c      	movs	r3, #12
 8007570:	f8ca 3000 	str.w	r3, [sl]
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800757a:	81a3      	strh	r3, [r4, #12]
 800757c:	f04f 30ff 	mov.w	r0, #4294967295
 8007580:	e7e9      	b.n	8007556 <__ssputs_r+0x8a>
	...

08007584 <_svfiprintf_r>:
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	4698      	mov	r8, r3
 800758a:	898b      	ldrh	r3, [r1, #12]
 800758c:	061b      	lsls	r3, r3, #24
 800758e:	b09d      	sub	sp, #116	@ 0x74
 8007590:	4607      	mov	r7, r0
 8007592:	460d      	mov	r5, r1
 8007594:	4614      	mov	r4, r2
 8007596:	d510      	bpl.n	80075ba <_svfiprintf_r+0x36>
 8007598:	690b      	ldr	r3, [r1, #16]
 800759a:	b973      	cbnz	r3, 80075ba <_svfiprintf_r+0x36>
 800759c:	2140      	movs	r1, #64	@ 0x40
 800759e:	f7ff ff09 	bl	80073b4 <_malloc_r>
 80075a2:	6028      	str	r0, [r5, #0]
 80075a4:	6128      	str	r0, [r5, #16]
 80075a6:	b930      	cbnz	r0, 80075b6 <_svfiprintf_r+0x32>
 80075a8:	230c      	movs	r3, #12
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	b01d      	add	sp, #116	@ 0x74
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	2340      	movs	r3, #64	@ 0x40
 80075b8:	616b      	str	r3, [r5, #20]
 80075ba:	2300      	movs	r3, #0
 80075bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80075be:	2320      	movs	r3, #32
 80075c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80075c8:	2330      	movs	r3, #48	@ 0x30
 80075ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007768 <_svfiprintf_r+0x1e4>
 80075ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075d2:	f04f 0901 	mov.w	r9, #1
 80075d6:	4623      	mov	r3, r4
 80075d8:	469a      	mov	sl, r3
 80075da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075de:	b10a      	cbz	r2, 80075e4 <_svfiprintf_r+0x60>
 80075e0:	2a25      	cmp	r2, #37	@ 0x25
 80075e2:	d1f9      	bne.n	80075d8 <_svfiprintf_r+0x54>
 80075e4:	ebba 0b04 	subs.w	fp, sl, r4
 80075e8:	d00b      	beq.n	8007602 <_svfiprintf_r+0x7e>
 80075ea:	465b      	mov	r3, fp
 80075ec:	4622      	mov	r2, r4
 80075ee:	4629      	mov	r1, r5
 80075f0:	4638      	mov	r0, r7
 80075f2:	f7ff ff6b 	bl	80074cc <__ssputs_r>
 80075f6:	3001      	adds	r0, #1
 80075f8:	f000 80a7 	beq.w	800774a <_svfiprintf_r+0x1c6>
 80075fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075fe:	445a      	add	r2, fp
 8007600:	9209      	str	r2, [sp, #36]	@ 0x24
 8007602:	f89a 3000 	ldrb.w	r3, [sl]
 8007606:	2b00      	cmp	r3, #0
 8007608:	f000 809f 	beq.w	800774a <_svfiprintf_r+0x1c6>
 800760c:	2300      	movs	r3, #0
 800760e:	f04f 32ff 	mov.w	r2, #4294967295
 8007612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007616:	f10a 0a01 	add.w	sl, sl, #1
 800761a:	9304      	str	r3, [sp, #16]
 800761c:	9307      	str	r3, [sp, #28]
 800761e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007622:	931a      	str	r3, [sp, #104]	@ 0x68
 8007624:	4654      	mov	r4, sl
 8007626:	2205      	movs	r2, #5
 8007628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800762c:	484e      	ldr	r0, [pc, #312]	@ (8007768 <_svfiprintf_r+0x1e4>)
 800762e:	f7f8 fde7 	bl	8000200 <memchr>
 8007632:	9a04      	ldr	r2, [sp, #16]
 8007634:	b9d8      	cbnz	r0, 800766e <_svfiprintf_r+0xea>
 8007636:	06d0      	lsls	r0, r2, #27
 8007638:	bf44      	itt	mi
 800763a:	2320      	movmi	r3, #32
 800763c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007640:	0711      	lsls	r1, r2, #28
 8007642:	bf44      	itt	mi
 8007644:	232b      	movmi	r3, #43	@ 0x2b
 8007646:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800764a:	f89a 3000 	ldrb.w	r3, [sl]
 800764e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007650:	d015      	beq.n	800767e <_svfiprintf_r+0xfa>
 8007652:	9a07      	ldr	r2, [sp, #28]
 8007654:	4654      	mov	r4, sl
 8007656:	2000      	movs	r0, #0
 8007658:	f04f 0c0a 	mov.w	ip, #10
 800765c:	4621      	mov	r1, r4
 800765e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007662:	3b30      	subs	r3, #48	@ 0x30
 8007664:	2b09      	cmp	r3, #9
 8007666:	d94b      	bls.n	8007700 <_svfiprintf_r+0x17c>
 8007668:	b1b0      	cbz	r0, 8007698 <_svfiprintf_r+0x114>
 800766a:	9207      	str	r2, [sp, #28]
 800766c:	e014      	b.n	8007698 <_svfiprintf_r+0x114>
 800766e:	eba0 0308 	sub.w	r3, r0, r8
 8007672:	fa09 f303 	lsl.w	r3, r9, r3
 8007676:	4313      	orrs	r3, r2
 8007678:	9304      	str	r3, [sp, #16]
 800767a:	46a2      	mov	sl, r4
 800767c:	e7d2      	b.n	8007624 <_svfiprintf_r+0xa0>
 800767e:	9b03      	ldr	r3, [sp, #12]
 8007680:	1d19      	adds	r1, r3, #4
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	9103      	str	r1, [sp, #12]
 8007686:	2b00      	cmp	r3, #0
 8007688:	bfbb      	ittet	lt
 800768a:	425b      	neglt	r3, r3
 800768c:	f042 0202 	orrlt.w	r2, r2, #2
 8007690:	9307      	strge	r3, [sp, #28]
 8007692:	9307      	strlt	r3, [sp, #28]
 8007694:	bfb8      	it	lt
 8007696:	9204      	strlt	r2, [sp, #16]
 8007698:	7823      	ldrb	r3, [r4, #0]
 800769a:	2b2e      	cmp	r3, #46	@ 0x2e
 800769c:	d10a      	bne.n	80076b4 <_svfiprintf_r+0x130>
 800769e:	7863      	ldrb	r3, [r4, #1]
 80076a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076a2:	d132      	bne.n	800770a <_svfiprintf_r+0x186>
 80076a4:	9b03      	ldr	r3, [sp, #12]
 80076a6:	1d1a      	adds	r2, r3, #4
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	9203      	str	r2, [sp, #12]
 80076ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076b0:	3402      	adds	r4, #2
 80076b2:	9305      	str	r3, [sp, #20]
 80076b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007778 <_svfiprintf_r+0x1f4>
 80076b8:	7821      	ldrb	r1, [r4, #0]
 80076ba:	2203      	movs	r2, #3
 80076bc:	4650      	mov	r0, sl
 80076be:	f7f8 fd9f 	bl	8000200 <memchr>
 80076c2:	b138      	cbz	r0, 80076d4 <_svfiprintf_r+0x150>
 80076c4:	9b04      	ldr	r3, [sp, #16]
 80076c6:	eba0 000a 	sub.w	r0, r0, sl
 80076ca:	2240      	movs	r2, #64	@ 0x40
 80076cc:	4082      	lsls	r2, r0
 80076ce:	4313      	orrs	r3, r2
 80076d0:	3401      	adds	r4, #1
 80076d2:	9304      	str	r3, [sp, #16]
 80076d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d8:	4824      	ldr	r0, [pc, #144]	@ (800776c <_svfiprintf_r+0x1e8>)
 80076da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076de:	2206      	movs	r2, #6
 80076e0:	f7f8 fd8e 	bl	8000200 <memchr>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d036      	beq.n	8007756 <_svfiprintf_r+0x1d2>
 80076e8:	4b21      	ldr	r3, [pc, #132]	@ (8007770 <_svfiprintf_r+0x1ec>)
 80076ea:	bb1b      	cbnz	r3, 8007734 <_svfiprintf_r+0x1b0>
 80076ec:	9b03      	ldr	r3, [sp, #12]
 80076ee:	3307      	adds	r3, #7
 80076f0:	f023 0307 	bic.w	r3, r3, #7
 80076f4:	3308      	adds	r3, #8
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076fa:	4433      	add	r3, r6
 80076fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80076fe:	e76a      	b.n	80075d6 <_svfiprintf_r+0x52>
 8007700:	fb0c 3202 	mla	r2, ip, r2, r3
 8007704:	460c      	mov	r4, r1
 8007706:	2001      	movs	r0, #1
 8007708:	e7a8      	b.n	800765c <_svfiprintf_r+0xd8>
 800770a:	2300      	movs	r3, #0
 800770c:	3401      	adds	r4, #1
 800770e:	9305      	str	r3, [sp, #20]
 8007710:	4619      	mov	r1, r3
 8007712:	f04f 0c0a 	mov.w	ip, #10
 8007716:	4620      	mov	r0, r4
 8007718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800771c:	3a30      	subs	r2, #48	@ 0x30
 800771e:	2a09      	cmp	r2, #9
 8007720:	d903      	bls.n	800772a <_svfiprintf_r+0x1a6>
 8007722:	2b00      	cmp	r3, #0
 8007724:	d0c6      	beq.n	80076b4 <_svfiprintf_r+0x130>
 8007726:	9105      	str	r1, [sp, #20]
 8007728:	e7c4      	b.n	80076b4 <_svfiprintf_r+0x130>
 800772a:	fb0c 2101 	mla	r1, ip, r1, r2
 800772e:	4604      	mov	r4, r0
 8007730:	2301      	movs	r3, #1
 8007732:	e7f0      	b.n	8007716 <_svfiprintf_r+0x192>
 8007734:	ab03      	add	r3, sp, #12
 8007736:	9300      	str	r3, [sp, #0]
 8007738:	462a      	mov	r2, r5
 800773a:	4b0e      	ldr	r3, [pc, #56]	@ (8007774 <_svfiprintf_r+0x1f0>)
 800773c:	a904      	add	r1, sp, #16
 800773e:	4638      	mov	r0, r7
 8007740:	f3af 8000 	nop.w
 8007744:	1c42      	adds	r2, r0, #1
 8007746:	4606      	mov	r6, r0
 8007748:	d1d6      	bne.n	80076f8 <_svfiprintf_r+0x174>
 800774a:	89ab      	ldrh	r3, [r5, #12]
 800774c:	065b      	lsls	r3, r3, #25
 800774e:	f53f af2d 	bmi.w	80075ac <_svfiprintf_r+0x28>
 8007752:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007754:	e72c      	b.n	80075b0 <_svfiprintf_r+0x2c>
 8007756:	ab03      	add	r3, sp, #12
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	462a      	mov	r2, r5
 800775c:	4b05      	ldr	r3, [pc, #20]	@ (8007774 <_svfiprintf_r+0x1f0>)
 800775e:	a904      	add	r1, sp, #16
 8007760:	4638      	mov	r0, r7
 8007762:	f000 f9bb 	bl	8007adc <_printf_i>
 8007766:	e7ed      	b.n	8007744 <_svfiprintf_r+0x1c0>
 8007768:	0800a36f 	.word	0x0800a36f
 800776c:	0800a379 	.word	0x0800a379
 8007770:	00000000 	.word	0x00000000
 8007774:	080074cd 	.word	0x080074cd
 8007778:	0800a375 	.word	0x0800a375

0800777c <__sfputc_r>:
 800777c:	6893      	ldr	r3, [r2, #8]
 800777e:	3b01      	subs	r3, #1
 8007780:	2b00      	cmp	r3, #0
 8007782:	b410      	push	{r4}
 8007784:	6093      	str	r3, [r2, #8]
 8007786:	da08      	bge.n	800779a <__sfputc_r+0x1e>
 8007788:	6994      	ldr	r4, [r2, #24]
 800778a:	42a3      	cmp	r3, r4
 800778c:	db01      	blt.n	8007792 <__sfputc_r+0x16>
 800778e:	290a      	cmp	r1, #10
 8007790:	d103      	bne.n	800779a <__sfputc_r+0x1e>
 8007792:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007796:	f7ff bc1c 	b.w	8006fd2 <__swbuf_r>
 800779a:	6813      	ldr	r3, [r2, #0]
 800779c:	1c58      	adds	r0, r3, #1
 800779e:	6010      	str	r0, [r2, #0]
 80077a0:	7019      	strb	r1, [r3, #0]
 80077a2:	4608      	mov	r0, r1
 80077a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <__sfputs_r>:
 80077aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ac:	4606      	mov	r6, r0
 80077ae:	460f      	mov	r7, r1
 80077b0:	4614      	mov	r4, r2
 80077b2:	18d5      	adds	r5, r2, r3
 80077b4:	42ac      	cmp	r4, r5
 80077b6:	d101      	bne.n	80077bc <__sfputs_r+0x12>
 80077b8:	2000      	movs	r0, #0
 80077ba:	e007      	b.n	80077cc <__sfputs_r+0x22>
 80077bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077c0:	463a      	mov	r2, r7
 80077c2:	4630      	mov	r0, r6
 80077c4:	f7ff ffda 	bl	800777c <__sfputc_r>
 80077c8:	1c43      	adds	r3, r0, #1
 80077ca:	d1f3      	bne.n	80077b4 <__sfputs_r+0xa>
 80077cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077d0 <_vfiprintf_r>:
 80077d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d4:	460d      	mov	r5, r1
 80077d6:	b09d      	sub	sp, #116	@ 0x74
 80077d8:	4614      	mov	r4, r2
 80077da:	4698      	mov	r8, r3
 80077dc:	4606      	mov	r6, r0
 80077de:	b118      	cbz	r0, 80077e8 <_vfiprintf_r+0x18>
 80077e0:	6a03      	ldr	r3, [r0, #32]
 80077e2:	b90b      	cbnz	r3, 80077e8 <_vfiprintf_r+0x18>
 80077e4:	f7ff fa36 	bl	8006c54 <__sinit>
 80077e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ea:	07d9      	lsls	r1, r3, #31
 80077ec:	d405      	bmi.n	80077fa <_vfiprintf_r+0x2a>
 80077ee:	89ab      	ldrh	r3, [r5, #12]
 80077f0:	059a      	lsls	r2, r3, #22
 80077f2:	d402      	bmi.n	80077fa <_vfiprintf_r+0x2a>
 80077f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077f6:	f7ff fd3a 	bl	800726e <__retarget_lock_acquire_recursive>
 80077fa:	89ab      	ldrh	r3, [r5, #12]
 80077fc:	071b      	lsls	r3, r3, #28
 80077fe:	d501      	bpl.n	8007804 <_vfiprintf_r+0x34>
 8007800:	692b      	ldr	r3, [r5, #16]
 8007802:	b99b      	cbnz	r3, 800782c <_vfiprintf_r+0x5c>
 8007804:	4629      	mov	r1, r5
 8007806:	4630      	mov	r0, r6
 8007808:	f7ff fc22 	bl	8007050 <__swsetup_r>
 800780c:	b170      	cbz	r0, 800782c <_vfiprintf_r+0x5c>
 800780e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007810:	07dc      	lsls	r4, r3, #31
 8007812:	d504      	bpl.n	800781e <_vfiprintf_r+0x4e>
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	b01d      	add	sp, #116	@ 0x74
 800781a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800781e:	89ab      	ldrh	r3, [r5, #12]
 8007820:	0598      	lsls	r0, r3, #22
 8007822:	d4f7      	bmi.n	8007814 <_vfiprintf_r+0x44>
 8007824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007826:	f7ff fd23 	bl	8007270 <__retarget_lock_release_recursive>
 800782a:	e7f3      	b.n	8007814 <_vfiprintf_r+0x44>
 800782c:	2300      	movs	r3, #0
 800782e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007830:	2320      	movs	r3, #32
 8007832:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007836:	f8cd 800c 	str.w	r8, [sp, #12]
 800783a:	2330      	movs	r3, #48	@ 0x30
 800783c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079ec <_vfiprintf_r+0x21c>
 8007840:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007844:	f04f 0901 	mov.w	r9, #1
 8007848:	4623      	mov	r3, r4
 800784a:	469a      	mov	sl, r3
 800784c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007850:	b10a      	cbz	r2, 8007856 <_vfiprintf_r+0x86>
 8007852:	2a25      	cmp	r2, #37	@ 0x25
 8007854:	d1f9      	bne.n	800784a <_vfiprintf_r+0x7a>
 8007856:	ebba 0b04 	subs.w	fp, sl, r4
 800785a:	d00b      	beq.n	8007874 <_vfiprintf_r+0xa4>
 800785c:	465b      	mov	r3, fp
 800785e:	4622      	mov	r2, r4
 8007860:	4629      	mov	r1, r5
 8007862:	4630      	mov	r0, r6
 8007864:	f7ff ffa1 	bl	80077aa <__sfputs_r>
 8007868:	3001      	adds	r0, #1
 800786a:	f000 80a7 	beq.w	80079bc <_vfiprintf_r+0x1ec>
 800786e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007870:	445a      	add	r2, fp
 8007872:	9209      	str	r2, [sp, #36]	@ 0x24
 8007874:	f89a 3000 	ldrb.w	r3, [sl]
 8007878:	2b00      	cmp	r3, #0
 800787a:	f000 809f 	beq.w	80079bc <_vfiprintf_r+0x1ec>
 800787e:	2300      	movs	r3, #0
 8007880:	f04f 32ff 	mov.w	r2, #4294967295
 8007884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007888:	f10a 0a01 	add.w	sl, sl, #1
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	9307      	str	r3, [sp, #28]
 8007890:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007894:	931a      	str	r3, [sp, #104]	@ 0x68
 8007896:	4654      	mov	r4, sl
 8007898:	2205      	movs	r2, #5
 800789a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800789e:	4853      	ldr	r0, [pc, #332]	@ (80079ec <_vfiprintf_r+0x21c>)
 80078a0:	f7f8 fcae 	bl	8000200 <memchr>
 80078a4:	9a04      	ldr	r2, [sp, #16]
 80078a6:	b9d8      	cbnz	r0, 80078e0 <_vfiprintf_r+0x110>
 80078a8:	06d1      	lsls	r1, r2, #27
 80078aa:	bf44      	itt	mi
 80078ac:	2320      	movmi	r3, #32
 80078ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078b2:	0713      	lsls	r3, r2, #28
 80078b4:	bf44      	itt	mi
 80078b6:	232b      	movmi	r3, #43	@ 0x2b
 80078b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078bc:	f89a 3000 	ldrb.w	r3, [sl]
 80078c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078c2:	d015      	beq.n	80078f0 <_vfiprintf_r+0x120>
 80078c4:	9a07      	ldr	r2, [sp, #28]
 80078c6:	4654      	mov	r4, sl
 80078c8:	2000      	movs	r0, #0
 80078ca:	f04f 0c0a 	mov.w	ip, #10
 80078ce:	4621      	mov	r1, r4
 80078d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078d4:	3b30      	subs	r3, #48	@ 0x30
 80078d6:	2b09      	cmp	r3, #9
 80078d8:	d94b      	bls.n	8007972 <_vfiprintf_r+0x1a2>
 80078da:	b1b0      	cbz	r0, 800790a <_vfiprintf_r+0x13a>
 80078dc:	9207      	str	r2, [sp, #28]
 80078de:	e014      	b.n	800790a <_vfiprintf_r+0x13a>
 80078e0:	eba0 0308 	sub.w	r3, r0, r8
 80078e4:	fa09 f303 	lsl.w	r3, r9, r3
 80078e8:	4313      	orrs	r3, r2
 80078ea:	9304      	str	r3, [sp, #16]
 80078ec:	46a2      	mov	sl, r4
 80078ee:	e7d2      	b.n	8007896 <_vfiprintf_r+0xc6>
 80078f0:	9b03      	ldr	r3, [sp, #12]
 80078f2:	1d19      	adds	r1, r3, #4
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	9103      	str	r1, [sp, #12]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	bfbb      	ittet	lt
 80078fc:	425b      	neglt	r3, r3
 80078fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007902:	9307      	strge	r3, [sp, #28]
 8007904:	9307      	strlt	r3, [sp, #28]
 8007906:	bfb8      	it	lt
 8007908:	9204      	strlt	r2, [sp, #16]
 800790a:	7823      	ldrb	r3, [r4, #0]
 800790c:	2b2e      	cmp	r3, #46	@ 0x2e
 800790e:	d10a      	bne.n	8007926 <_vfiprintf_r+0x156>
 8007910:	7863      	ldrb	r3, [r4, #1]
 8007912:	2b2a      	cmp	r3, #42	@ 0x2a
 8007914:	d132      	bne.n	800797c <_vfiprintf_r+0x1ac>
 8007916:	9b03      	ldr	r3, [sp, #12]
 8007918:	1d1a      	adds	r2, r3, #4
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	9203      	str	r2, [sp, #12]
 800791e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007922:	3402      	adds	r4, #2
 8007924:	9305      	str	r3, [sp, #20]
 8007926:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80079fc <_vfiprintf_r+0x22c>
 800792a:	7821      	ldrb	r1, [r4, #0]
 800792c:	2203      	movs	r2, #3
 800792e:	4650      	mov	r0, sl
 8007930:	f7f8 fc66 	bl	8000200 <memchr>
 8007934:	b138      	cbz	r0, 8007946 <_vfiprintf_r+0x176>
 8007936:	9b04      	ldr	r3, [sp, #16]
 8007938:	eba0 000a 	sub.w	r0, r0, sl
 800793c:	2240      	movs	r2, #64	@ 0x40
 800793e:	4082      	lsls	r2, r0
 8007940:	4313      	orrs	r3, r2
 8007942:	3401      	adds	r4, #1
 8007944:	9304      	str	r3, [sp, #16]
 8007946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800794a:	4829      	ldr	r0, [pc, #164]	@ (80079f0 <_vfiprintf_r+0x220>)
 800794c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007950:	2206      	movs	r2, #6
 8007952:	f7f8 fc55 	bl	8000200 <memchr>
 8007956:	2800      	cmp	r0, #0
 8007958:	d03f      	beq.n	80079da <_vfiprintf_r+0x20a>
 800795a:	4b26      	ldr	r3, [pc, #152]	@ (80079f4 <_vfiprintf_r+0x224>)
 800795c:	bb1b      	cbnz	r3, 80079a6 <_vfiprintf_r+0x1d6>
 800795e:	9b03      	ldr	r3, [sp, #12]
 8007960:	3307      	adds	r3, #7
 8007962:	f023 0307 	bic.w	r3, r3, #7
 8007966:	3308      	adds	r3, #8
 8007968:	9303      	str	r3, [sp, #12]
 800796a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800796c:	443b      	add	r3, r7
 800796e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007970:	e76a      	b.n	8007848 <_vfiprintf_r+0x78>
 8007972:	fb0c 3202 	mla	r2, ip, r2, r3
 8007976:	460c      	mov	r4, r1
 8007978:	2001      	movs	r0, #1
 800797a:	e7a8      	b.n	80078ce <_vfiprintf_r+0xfe>
 800797c:	2300      	movs	r3, #0
 800797e:	3401      	adds	r4, #1
 8007980:	9305      	str	r3, [sp, #20]
 8007982:	4619      	mov	r1, r3
 8007984:	f04f 0c0a 	mov.w	ip, #10
 8007988:	4620      	mov	r0, r4
 800798a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800798e:	3a30      	subs	r2, #48	@ 0x30
 8007990:	2a09      	cmp	r2, #9
 8007992:	d903      	bls.n	800799c <_vfiprintf_r+0x1cc>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d0c6      	beq.n	8007926 <_vfiprintf_r+0x156>
 8007998:	9105      	str	r1, [sp, #20]
 800799a:	e7c4      	b.n	8007926 <_vfiprintf_r+0x156>
 800799c:	fb0c 2101 	mla	r1, ip, r1, r2
 80079a0:	4604      	mov	r4, r0
 80079a2:	2301      	movs	r3, #1
 80079a4:	e7f0      	b.n	8007988 <_vfiprintf_r+0x1b8>
 80079a6:	ab03      	add	r3, sp, #12
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	462a      	mov	r2, r5
 80079ac:	4b12      	ldr	r3, [pc, #72]	@ (80079f8 <_vfiprintf_r+0x228>)
 80079ae:	a904      	add	r1, sp, #16
 80079b0:	4630      	mov	r0, r6
 80079b2:	f3af 8000 	nop.w
 80079b6:	4607      	mov	r7, r0
 80079b8:	1c78      	adds	r0, r7, #1
 80079ba:	d1d6      	bne.n	800796a <_vfiprintf_r+0x19a>
 80079bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079be:	07d9      	lsls	r1, r3, #31
 80079c0:	d405      	bmi.n	80079ce <_vfiprintf_r+0x1fe>
 80079c2:	89ab      	ldrh	r3, [r5, #12]
 80079c4:	059a      	lsls	r2, r3, #22
 80079c6:	d402      	bmi.n	80079ce <_vfiprintf_r+0x1fe>
 80079c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ca:	f7ff fc51 	bl	8007270 <__retarget_lock_release_recursive>
 80079ce:	89ab      	ldrh	r3, [r5, #12]
 80079d0:	065b      	lsls	r3, r3, #25
 80079d2:	f53f af1f 	bmi.w	8007814 <_vfiprintf_r+0x44>
 80079d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079d8:	e71e      	b.n	8007818 <_vfiprintf_r+0x48>
 80079da:	ab03      	add	r3, sp, #12
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	462a      	mov	r2, r5
 80079e0:	4b05      	ldr	r3, [pc, #20]	@ (80079f8 <_vfiprintf_r+0x228>)
 80079e2:	a904      	add	r1, sp, #16
 80079e4:	4630      	mov	r0, r6
 80079e6:	f000 f879 	bl	8007adc <_printf_i>
 80079ea:	e7e4      	b.n	80079b6 <_vfiprintf_r+0x1e6>
 80079ec:	0800a36f 	.word	0x0800a36f
 80079f0:	0800a379 	.word	0x0800a379
 80079f4:	00000000 	.word	0x00000000
 80079f8:	080077ab 	.word	0x080077ab
 80079fc:	0800a375 	.word	0x0800a375

08007a00 <_printf_common>:
 8007a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a04:	4616      	mov	r6, r2
 8007a06:	4698      	mov	r8, r3
 8007a08:	688a      	ldr	r2, [r1, #8]
 8007a0a:	690b      	ldr	r3, [r1, #16]
 8007a0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a10:	4293      	cmp	r3, r2
 8007a12:	bfb8      	it	lt
 8007a14:	4613      	movlt	r3, r2
 8007a16:	6033      	str	r3, [r6, #0]
 8007a18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	460c      	mov	r4, r1
 8007a20:	b10a      	cbz	r2, 8007a26 <_printf_common+0x26>
 8007a22:	3301      	adds	r3, #1
 8007a24:	6033      	str	r3, [r6, #0]
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	0699      	lsls	r1, r3, #26
 8007a2a:	bf42      	ittt	mi
 8007a2c:	6833      	ldrmi	r3, [r6, #0]
 8007a2e:	3302      	addmi	r3, #2
 8007a30:	6033      	strmi	r3, [r6, #0]
 8007a32:	6825      	ldr	r5, [r4, #0]
 8007a34:	f015 0506 	ands.w	r5, r5, #6
 8007a38:	d106      	bne.n	8007a48 <_printf_common+0x48>
 8007a3a:	f104 0a19 	add.w	sl, r4, #25
 8007a3e:	68e3      	ldr	r3, [r4, #12]
 8007a40:	6832      	ldr	r2, [r6, #0]
 8007a42:	1a9b      	subs	r3, r3, r2
 8007a44:	42ab      	cmp	r3, r5
 8007a46:	dc26      	bgt.n	8007a96 <_printf_common+0x96>
 8007a48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a4c:	6822      	ldr	r2, [r4, #0]
 8007a4e:	3b00      	subs	r3, #0
 8007a50:	bf18      	it	ne
 8007a52:	2301      	movne	r3, #1
 8007a54:	0692      	lsls	r2, r2, #26
 8007a56:	d42b      	bmi.n	8007ab0 <_printf_common+0xb0>
 8007a58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a5c:	4641      	mov	r1, r8
 8007a5e:	4638      	mov	r0, r7
 8007a60:	47c8      	blx	r9
 8007a62:	3001      	adds	r0, #1
 8007a64:	d01e      	beq.n	8007aa4 <_printf_common+0xa4>
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	6922      	ldr	r2, [r4, #16]
 8007a6a:	f003 0306 	and.w	r3, r3, #6
 8007a6e:	2b04      	cmp	r3, #4
 8007a70:	bf02      	ittt	eq
 8007a72:	68e5      	ldreq	r5, [r4, #12]
 8007a74:	6833      	ldreq	r3, [r6, #0]
 8007a76:	1aed      	subeq	r5, r5, r3
 8007a78:	68a3      	ldr	r3, [r4, #8]
 8007a7a:	bf0c      	ite	eq
 8007a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a80:	2500      	movne	r5, #0
 8007a82:	4293      	cmp	r3, r2
 8007a84:	bfc4      	itt	gt
 8007a86:	1a9b      	subgt	r3, r3, r2
 8007a88:	18ed      	addgt	r5, r5, r3
 8007a8a:	2600      	movs	r6, #0
 8007a8c:	341a      	adds	r4, #26
 8007a8e:	42b5      	cmp	r5, r6
 8007a90:	d11a      	bne.n	8007ac8 <_printf_common+0xc8>
 8007a92:	2000      	movs	r0, #0
 8007a94:	e008      	b.n	8007aa8 <_printf_common+0xa8>
 8007a96:	2301      	movs	r3, #1
 8007a98:	4652      	mov	r2, sl
 8007a9a:	4641      	mov	r1, r8
 8007a9c:	4638      	mov	r0, r7
 8007a9e:	47c8      	blx	r9
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d103      	bne.n	8007aac <_printf_common+0xac>
 8007aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aac:	3501      	adds	r5, #1
 8007aae:	e7c6      	b.n	8007a3e <_printf_common+0x3e>
 8007ab0:	18e1      	adds	r1, r4, r3
 8007ab2:	1c5a      	adds	r2, r3, #1
 8007ab4:	2030      	movs	r0, #48	@ 0x30
 8007ab6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007aba:	4422      	add	r2, r4
 8007abc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ac0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ac4:	3302      	adds	r3, #2
 8007ac6:	e7c7      	b.n	8007a58 <_printf_common+0x58>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	4622      	mov	r2, r4
 8007acc:	4641      	mov	r1, r8
 8007ace:	4638      	mov	r0, r7
 8007ad0:	47c8      	blx	r9
 8007ad2:	3001      	adds	r0, #1
 8007ad4:	d0e6      	beq.n	8007aa4 <_printf_common+0xa4>
 8007ad6:	3601      	adds	r6, #1
 8007ad8:	e7d9      	b.n	8007a8e <_printf_common+0x8e>
	...

08007adc <_printf_i>:
 8007adc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ae0:	7e0f      	ldrb	r7, [r1, #24]
 8007ae2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ae4:	2f78      	cmp	r7, #120	@ 0x78
 8007ae6:	4691      	mov	r9, r2
 8007ae8:	4680      	mov	r8, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	469a      	mov	sl, r3
 8007aee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007af2:	d807      	bhi.n	8007b04 <_printf_i+0x28>
 8007af4:	2f62      	cmp	r7, #98	@ 0x62
 8007af6:	d80a      	bhi.n	8007b0e <_printf_i+0x32>
 8007af8:	2f00      	cmp	r7, #0
 8007afa:	f000 80d1 	beq.w	8007ca0 <_printf_i+0x1c4>
 8007afe:	2f58      	cmp	r7, #88	@ 0x58
 8007b00:	f000 80b8 	beq.w	8007c74 <_printf_i+0x198>
 8007b04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b0c:	e03a      	b.n	8007b84 <_printf_i+0xa8>
 8007b0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b12:	2b15      	cmp	r3, #21
 8007b14:	d8f6      	bhi.n	8007b04 <_printf_i+0x28>
 8007b16:	a101      	add	r1, pc, #4	@ (adr r1, 8007b1c <_printf_i+0x40>)
 8007b18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b1c:	08007b75 	.word	0x08007b75
 8007b20:	08007b89 	.word	0x08007b89
 8007b24:	08007b05 	.word	0x08007b05
 8007b28:	08007b05 	.word	0x08007b05
 8007b2c:	08007b05 	.word	0x08007b05
 8007b30:	08007b05 	.word	0x08007b05
 8007b34:	08007b89 	.word	0x08007b89
 8007b38:	08007b05 	.word	0x08007b05
 8007b3c:	08007b05 	.word	0x08007b05
 8007b40:	08007b05 	.word	0x08007b05
 8007b44:	08007b05 	.word	0x08007b05
 8007b48:	08007c87 	.word	0x08007c87
 8007b4c:	08007bb3 	.word	0x08007bb3
 8007b50:	08007c41 	.word	0x08007c41
 8007b54:	08007b05 	.word	0x08007b05
 8007b58:	08007b05 	.word	0x08007b05
 8007b5c:	08007ca9 	.word	0x08007ca9
 8007b60:	08007b05 	.word	0x08007b05
 8007b64:	08007bb3 	.word	0x08007bb3
 8007b68:	08007b05 	.word	0x08007b05
 8007b6c:	08007b05 	.word	0x08007b05
 8007b70:	08007c49 	.word	0x08007c49
 8007b74:	6833      	ldr	r3, [r6, #0]
 8007b76:	1d1a      	adds	r2, r3, #4
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	6032      	str	r2, [r6, #0]
 8007b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b84:	2301      	movs	r3, #1
 8007b86:	e09c      	b.n	8007cc2 <_printf_i+0x1e6>
 8007b88:	6833      	ldr	r3, [r6, #0]
 8007b8a:	6820      	ldr	r0, [r4, #0]
 8007b8c:	1d19      	adds	r1, r3, #4
 8007b8e:	6031      	str	r1, [r6, #0]
 8007b90:	0606      	lsls	r6, r0, #24
 8007b92:	d501      	bpl.n	8007b98 <_printf_i+0xbc>
 8007b94:	681d      	ldr	r5, [r3, #0]
 8007b96:	e003      	b.n	8007ba0 <_printf_i+0xc4>
 8007b98:	0645      	lsls	r5, r0, #25
 8007b9a:	d5fb      	bpl.n	8007b94 <_printf_i+0xb8>
 8007b9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ba0:	2d00      	cmp	r5, #0
 8007ba2:	da03      	bge.n	8007bac <_printf_i+0xd0>
 8007ba4:	232d      	movs	r3, #45	@ 0x2d
 8007ba6:	426d      	negs	r5, r5
 8007ba8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bac:	4858      	ldr	r0, [pc, #352]	@ (8007d10 <_printf_i+0x234>)
 8007bae:	230a      	movs	r3, #10
 8007bb0:	e011      	b.n	8007bd6 <_printf_i+0xfa>
 8007bb2:	6821      	ldr	r1, [r4, #0]
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	0608      	lsls	r0, r1, #24
 8007bb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bbc:	d402      	bmi.n	8007bc4 <_printf_i+0xe8>
 8007bbe:	0649      	lsls	r1, r1, #25
 8007bc0:	bf48      	it	mi
 8007bc2:	b2ad      	uxthmi	r5, r5
 8007bc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bc6:	4852      	ldr	r0, [pc, #328]	@ (8007d10 <_printf_i+0x234>)
 8007bc8:	6033      	str	r3, [r6, #0]
 8007bca:	bf14      	ite	ne
 8007bcc:	230a      	movne	r3, #10
 8007bce:	2308      	moveq	r3, #8
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bd6:	6866      	ldr	r6, [r4, #4]
 8007bd8:	60a6      	str	r6, [r4, #8]
 8007bda:	2e00      	cmp	r6, #0
 8007bdc:	db05      	blt.n	8007bea <_printf_i+0x10e>
 8007bde:	6821      	ldr	r1, [r4, #0]
 8007be0:	432e      	orrs	r6, r5
 8007be2:	f021 0104 	bic.w	r1, r1, #4
 8007be6:	6021      	str	r1, [r4, #0]
 8007be8:	d04b      	beq.n	8007c82 <_printf_i+0x1a6>
 8007bea:	4616      	mov	r6, r2
 8007bec:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bf0:	fb03 5711 	mls	r7, r3, r1, r5
 8007bf4:	5dc7      	ldrb	r7, [r0, r7]
 8007bf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bfa:	462f      	mov	r7, r5
 8007bfc:	42bb      	cmp	r3, r7
 8007bfe:	460d      	mov	r5, r1
 8007c00:	d9f4      	bls.n	8007bec <_printf_i+0x110>
 8007c02:	2b08      	cmp	r3, #8
 8007c04:	d10b      	bne.n	8007c1e <_printf_i+0x142>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	07df      	lsls	r7, r3, #31
 8007c0a:	d508      	bpl.n	8007c1e <_printf_i+0x142>
 8007c0c:	6923      	ldr	r3, [r4, #16]
 8007c0e:	6861      	ldr	r1, [r4, #4]
 8007c10:	4299      	cmp	r1, r3
 8007c12:	bfde      	ittt	le
 8007c14:	2330      	movle	r3, #48	@ 0x30
 8007c16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c1e:	1b92      	subs	r2, r2, r6
 8007c20:	6122      	str	r2, [r4, #16]
 8007c22:	f8cd a000 	str.w	sl, [sp]
 8007c26:	464b      	mov	r3, r9
 8007c28:	aa03      	add	r2, sp, #12
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	f7ff fee7 	bl	8007a00 <_printf_common>
 8007c32:	3001      	adds	r0, #1
 8007c34:	d14a      	bne.n	8007ccc <_printf_i+0x1f0>
 8007c36:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3a:	b004      	add	sp, #16
 8007c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	f043 0320 	orr.w	r3, r3, #32
 8007c46:	6023      	str	r3, [r4, #0]
 8007c48:	4832      	ldr	r0, [pc, #200]	@ (8007d14 <_printf_i+0x238>)
 8007c4a:	2778      	movs	r7, #120	@ 0x78
 8007c4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c50:	6823      	ldr	r3, [r4, #0]
 8007c52:	6831      	ldr	r1, [r6, #0]
 8007c54:	061f      	lsls	r7, r3, #24
 8007c56:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c5a:	d402      	bmi.n	8007c62 <_printf_i+0x186>
 8007c5c:	065f      	lsls	r7, r3, #25
 8007c5e:	bf48      	it	mi
 8007c60:	b2ad      	uxthmi	r5, r5
 8007c62:	6031      	str	r1, [r6, #0]
 8007c64:	07d9      	lsls	r1, r3, #31
 8007c66:	bf44      	itt	mi
 8007c68:	f043 0320 	orrmi.w	r3, r3, #32
 8007c6c:	6023      	strmi	r3, [r4, #0]
 8007c6e:	b11d      	cbz	r5, 8007c78 <_printf_i+0x19c>
 8007c70:	2310      	movs	r3, #16
 8007c72:	e7ad      	b.n	8007bd0 <_printf_i+0xf4>
 8007c74:	4826      	ldr	r0, [pc, #152]	@ (8007d10 <_printf_i+0x234>)
 8007c76:	e7e9      	b.n	8007c4c <_printf_i+0x170>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	f023 0320 	bic.w	r3, r3, #32
 8007c7e:	6023      	str	r3, [r4, #0]
 8007c80:	e7f6      	b.n	8007c70 <_printf_i+0x194>
 8007c82:	4616      	mov	r6, r2
 8007c84:	e7bd      	b.n	8007c02 <_printf_i+0x126>
 8007c86:	6833      	ldr	r3, [r6, #0]
 8007c88:	6825      	ldr	r5, [r4, #0]
 8007c8a:	6961      	ldr	r1, [r4, #20]
 8007c8c:	1d18      	adds	r0, r3, #4
 8007c8e:	6030      	str	r0, [r6, #0]
 8007c90:	062e      	lsls	r6, r5, #24
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	d501      	bpl.n	8007c9a <_printf_i+0x1be>
 8007c96:	6019      	str	r1, [r3, #0]
 8007c98:	e002      	b.n	8007ca0 <_printf_i+0x1c4>
 8007c9a:	0668      	lsls	r0, r5, #25
 8007c9c:	d5fb      	bpl.n	8007c96 <_printf_i+0x1ba>
 8007c9e:	8019      	strh	r1, [r3, #0]
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	6123      	str	r3, [r4, #16]
 8007ca4:	4616      	mov	r6, r2
 8007ca6:	e7bc      	b.n	8007c22 <_printf_i+0x146>
 8007ca8:	6833      	ldr	r3, [r6, #0]
 8007caa:	1d1a      	adds	r2, r3, #4
 8007cac:	6032      	str	r2, [r6, #0]
 8007cae:	681e      	ldr	r6, [r3, #0]
 8007cb0:	6862      	ldr	r2, [r4, #4]
 8007cb2:	2100      	movs	r1, #0
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	f7f8 faa3 	bl	8000200 <memchr>
 8007cba:	b108      	cbz	r0, 8007cc0 <_printf_i+0x1e4>
 8007cbc:	1b80      	subs	r0, r0, r6
 8007cbe:	6060      	str	r0, [r4, #4]
 8007cc0:	6863      	ldr	r3, [r4, #4]
 8007cc2:	6123      	str	r3, [r4, #16]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cca:	e7aa      	b.n	8007c22 <_printf_i+0x146>
 8007ccc:	6923      	ldr	r3, [r4, #16]
 8007cce:	4632      	mov	r2, r6
 8007cd0:	4649      	mov	r1, r9
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	47d0      	blx	sl
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d0ad      	beq.n	8007c36 <_printf_i+0x15a>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	079b      	lsls	r3, r3, #30
 8007cde:	d413      	bmi.n	8007d08 <_printf_i+0x22c>
 8007ce0:	68e0      	ldr	r0, [r4, #12]
 8007ce2:	9b03      	ldr	r3, [sp, #12]
 8007ce4:	4298      	cmp	r0, r3
 8007ce6:	bfb8      	it	lt
 8007ce8:	4618      	movlt	r0, r3
 8007cea:	e7a6      	b.n	8007c3a <_printf_i+0x15e>
 8007cec:	2301      	movs	r3, #1
 8007cee:	4632      	mov	r2, r6
 8007cf0:	4649      	mov	r1, r9
 8007cf2:	4640      	mov	r0, r8
 8007cf4:	47d0      	blx	sl
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	d09d      	beq.n	8007c36 <_printf_i+0x15a>
 8007cfa:	3501      	adds	r5, #1
 8007cfc:	68e3      	ldr	r3, [r4, #12]
 8007cfe:	9903      	ldr	r1, [sp, #12]
 8007d00:	1a5b      	subs	r3, r3, r1
 8007d02:	42ab      	cmp	r3, r5
 8007d04:	dcf2      	bgt.n	8007cec <_printf_i+0x210>
 8007d06:	e7eb      	b.n	8007ce0 <_printf_i+0x204>
 8007d08:	2500      	movs	r5, #0
 8007d0a:	f104 0619 	add.w	r6, r4, #25
 8007d0e:	e7f5      	b.n	8007cfc <_printf_i+0x220>
 8007d10:	0800a380 	.word	0x0800a380
 8007d14:	0800a391 	.word	0x0800a391

08007d18 <fiprintf>:
 8007d18:	b40e      	push	{r1, r2, r3}
 8007d1a:	b503      	push	{r0, r1, lr}
 8007d1c:	4601      	mov	r1, r0
 8007d1e:	ab03      	add	r3, sp, #12
 8007d20:	4805      	ldr	r0, [pc, #20]	@ (8007d38 <fiprintf+0x20>)
 8007d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d26:	6800      	ldr	r0, [r0, #0]
 8007d28:	9301      	str	r3, [sp, #4]
 8007d2a:	f7ff fd51 	bl	80077d0 <_vfiprintf_r>
 8007d2e:	b002      	add	sp, #8
 8007d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d34:	b003      	add	sp, #12
 8007d36:	4770      	bx	lr
 8007d38:	200000b8 	.word	0x200000b8

08007d3c <__swhatbuf_r>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	460c      	mov	r4, r1
 8007d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d44:	2900      	cmp	r1, #0
 8007d46:	b096      	sub	sp, #88	@ 0x58
 8007d48:	4615      	mov	r5, r2
 8007d4a:	461e      	mov	r6, r3
 8007d4c:	da0d      	bge.n	8007d6a <__swhatbuf_r+0x2e>
 8007d4e:	89a3      	ldrh	r3, [r4, #12]
 8007d50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d54:	f04f 0100 	mov.w	r1, #0
 8007d58:	bf14      	ite	ne
 8007d5a:	2340      	movne	r3, #64	@ 0x40
 8007d5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d60:	2000      	movs	r0, #0
 8007d62:	6031      	str	r1, [r6, #0]
 8007d64:	602b      	str	r3, [r5, #0]
 8007d66:	b016      	add	sp, #88	@ 0x58
 8007d68:	bd70      	pop	{r4, r5, r6, pc}
 8007d6a:	466a      	mov	r2, sp
 8007d6c:	f000 f848 	bl	8007e00 <_fstat_r>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	dbec      	blt.n	8007d4e <__swhatbuf_r+0x12>
 8007d74:	9901      	ldr	r1, [sp, #4]
 8007d76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d7e:	4259      	negs	r1, r3
 8007d80:	4159      	adcs	r1, r3
 8007d82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d86:	e7eb      	b.n	8007d60 <__swhatbuf_r+0x24>

08007d88 <__smakebuf_r>:
 8007d88:	898b      	ldrh	r3, [r1, #12]
 8007d8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d8c:	079d      	lsls	r5, r3, #30
 8007d8e:	4606      	mov	r6, r0
 8007d90:	460c      	mov	r4, r1
 8007d92:	d507      	bpl.n	8007da4 <__smakebuf_r+0x1c>
 8007d94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d98:	6023      	str	r3, [r4, #0]
 8007d9a:	6123      	str	r3, [r4, #16]
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	6163      	str	r3, [r4, #20]
 8007da0:	b003      	add	sp, #12
 8007da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007da4:	ab01      	add	r3, sp, #4
 8007da6:	466a      	mov	r2, sp
 8007da8:	f7ff ffc8 	bl	8007d3c <__swhatbuf_r>
 8007dac:	9f00      	ldr	r7, [sp, #0]
 8007dae:	4605      	mov	r5, r0
 8007db0:	4639      	mov	r1, r7
 8007db2:	4630      	mov	r0, r6
 8007db4:	f7ff fafe 	bl	80073b4 <_malloc_r>
 8007db8:	b948      	cbnz	r0, 8007dce <__smakebuf_r+0x46>
 8007dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dbe:	059a      	lsls	r2, r3, #22
 8007dc0:	d4ee      	bmi.n	8007da0 <__smakebuf_r+0x18>
 8007dc2:	f023 0303 	bic.w	r3, r3, #3
 8007dc6:	f043 0302 	orr.w	r3, r3, #2
 8007dca:	81a3      	strh	r3, [r4, #12]
 8007dcc:	e7e2      	b.n	8007d94 <__smakebuf_r+0xc>
 8007dce:	89a3      	ldrh	r3, [r4, #12]
 8007dd0:	6020      	str	r0, [r4, #0]
 8007dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dd6:	81a3      	strh	r3, [r4, #12]
 8007dd8:	9b01      	ldr	r3, [sp, #4]
 8007dda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007dde:	b15b      	cbz	r3, 8007df8 <__smakebuf_r+0x70>
 8007de0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007de4:	4630      	mov	r0, r6
 8007de6:	f000 f81d 	bl	8007e24 <_isatty_r>
 8007dea:	b128      	cbz	r0, 8007df8 <__smakebuf_r+0x70>
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	f023 0303 	bic.w	r3, r3, #3
 8007df2:	f043 0301 	orr.w	r3, r3, #1
 8007df6:	81a3      	strh	r3, [r4, #12]
 8007df8:	89a3      	ldrh	r3, [r4, #12]
 8007dfa:	431d      	orrs	r5, r3
 8007dfc:	81a5      	strh	r5, [r4, #12]
 8007dfe:	e7cf      	b.n	8007da0 <__smakebuf_r+0x18>

08007e00 <_fstat_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4d07      	ldr	r5, [pc, #28]	@ (8007e20 <_fstat_r+0x20>)
 8007e04:	2300      	movs	r3, #0
 8007e06:	4604      	mov	r4, r0
 8007e08:	4608      	mov	r0, r1
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	602b      	str	r3, [r5, #0]
 8007e0e:	f7fa f955 	bl	80020bc <_fstat>
 8007e12:	1c43      	adds	r3, r0, #1
 8007e14:	d102      	bne.n	8007e1c <_fstat_r+0x1c>
 8007e16:	682b      	ldr	r3, [r5, #0]
 8007e18:	b103      	cbz	r3, 8007e1c <_fstat_r+0x1c>
 8007e1a:	6023      	str	r3, [r4, #0]
 8007e1c:	bd38      	pop	{r3, r4, r5, pc}
 8007e1e:	bf00      	nop
 8007e20:	20000800 	.word	0x20000800

08007e24 <_isatty_r>:
 8007e24:	b538      	push	{r3, r4, r5, lr}
 8007e26:	4d06      	ldr	r5, [pc, #24]	@ (8007e40 <_isatty_r+0x1c>)
 8007e28:	2300      	movs	r3, #0
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	4608      	mov	r0, r1
 8007e2e:	602b      	str	r3, [r5, #0]
 8007e30:	f7fa f954 	bl	80020dc <_isatty>
 8007e34:	1c43      	adds	r3, r0, #1
 8007e36:	d102      	bne.n	8007e3e <_isatty_r+0x1a>
 8007e38:	682b      	ldr	r3, [r5, #0]
 8007e3a:	b103      	cbz	r3, 8007e3e <_isatty_r+0x1a>
 8007e3c:	6023      	str	r3, [r4, #0]
 8007e3e:	bd38      	pop	{r3, r4, r5, pc}
 8007e40:	20000800 	.word	0x20000800

08007e44 <_sbrk_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	4d06      	ldr	r5, [pc, #24]	@ (8007e60 <_sbrk_r+0x1c>)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	602b      	str	r3, [r5, #0]
 8007e50:	f7fa f95c 	bl	800210c <_sbrk>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	d102      	bne.n	8007e5e <_sbrk_r+0x1a>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b103      	cbz	r3, 8007e5e <_sbrk_r+0x1a>
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	20000800 	.word	0x20000800

08007e64 <abort>:
 8007e64:	b508      	push	{r3, lr}
 8007e66:	2006      	movs	r0, #6
 8007e68:	f000 f85a 	bl	8007f20 <raise>
 8007e6c:	2001      	movs	r0, #1
 8007e6e:	f7fa f8d5 	bl	800201c <_exit>

08007e72 <_realloc_r>:
 8007e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e76:	4607      	mov	r7, r0
 8007e78:	4614      	mov	r4, r2
 8007e7a:	460d      	mov	r5, r1
 8007e7c:	b921      	cbnz	r1, 8007e88 <_realloc_r+0x16>
 8007e7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e82:	4611      	mov	r1, r2
 8007e84:	f7ff ba96 	b.w	80073b4 <_malloc_r>
 8007e88:	b92a      	cbnz	r2, 8007e96 <_realloc_r+0x24>
 8007e8a:	f7ff fa1f 	bl	80072cc <_free_r>
 8007e8e:	4625      	mov	r5, r4
 8007e90:	4628      	mov	r0, r5
 8007e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e96:	f000 f85f 	bl	8007f58 <_malloc_usable_size_r>
 8007e9a:	4284      	cmp	r4, r0
 8007e9c:	4606      	mov	r6, r0
 8007e9e:	d802      	bhi.n	8007ea6 <_realloc_r+0x34>
 8007ea0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ea4:	d8f4      	bhi.n	8007e90 <_realloc_r+0x1e>
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	4638      	mov	r0, r7
 8007eaa:	f7ff fa83 	bl	80073b4 <_malloc_r>
 8007eae:	4680      	mov	r8, r0
 8007eb0:	b908      	cbnz	r0, 8007eb6 <_realloc_r+0x44>
 8007eb2:	4645      	mov	r5, r8
 8007eb4:	e7ec      	b.n	8007e90 <_realloc_r+0x1e>
 8007eb6:	42b4      	cmp	r4, r6
 8007eb8:	4622      	mov	r2, r4
 8007eba:	4629      	mov	r1, r5
 8007ebc:	bf28      	it	cs
 8007ebe:	4632      	movcs	r2, r6
 8007ec0:	f7ff f9d7 	bl	8007272 <memcpy>
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4638      	mov	r0, r7
 8007ec8:	f7ff fa00 	bl	80072cc <_free_r>
 8007ecc:	e7f1      	b.n	8007eb2 <_realloc_r+0x40>

08007ece <_raise_r>:
 8007ece:	291f      	cmp	r1, #31
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4605      	mov	r5, r0
 8007ed4:	460c      	mov	r4, r1
 8007ed6:	d904      	bls.n	8007ee2 <_raise_r+0x14>
 8007ed8:	2316      	movs	r3, #22
 8007eda:	6003      	str	r3, [r0, #0]
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee0:	bd38      	pop	{r3, r4, r5, pc}
 8007ee2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ee4:	b112      	cbz	r2, 8007eec <_raise_r+0x1e>
 8007ee6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007eea:	b94b      	cbnz	r3, 8007f00 <_raise_r+0x32>
 8007eec:	4628      	mov	r0, r5
 8007eee:	f000 f831 	bl	8007f54 <_getpid_r>
 8007ef2:	4622      	mov	r2, r4
 8007ef4:	4601      	mov	r1, r0
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007efc:	f000 b818 	b.w	8007f30 <_kill_r>
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d00a      	beq.n	8007f1a <_raise_r+0x4c>
 8007f04:	1c59      	adds	r1, r3, #1
 8007f06:	d103      	bne.n	8007f10 <_raise_r+0x42>
 8007f08:	2316      	movs	r3, #22
 8007f0a:	6003      	str	r3, [r0, #0]
 8007f0c:	2001      	movs	r0, #1
 8007f0e:	e7e7      	b.n	8007ee0 <_raise_r+0x12>
 8007f10:	2100      	movs	r1, #0
 8007f12:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f16:	4620      	mov	r0, r4
 8007f18:	4798      	blx	r3
 8007f1a:	2000      	movs	r0, #0
 8007f1c:	e7e0      	b.n	8007ee0 <_raise_r+0x12>
	...

08007f20 <raise>:
 8007f20:	4b02      	ldr	r3, [pc, #8]	@ (8007f2c <raise+0xc>)
 8007f22:	4601      	mov	r1, r0
 8007f24:	6818      	ldr	r0, [r3, #0]
 8007f26:	f7ff bfd2 	b.w	8007ece <_raise_r>
 8007f2a:	bf00      	nop
 8007f2c:	200000b8 	.word	0x200000b8

08007f30 <_kill_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	4d07      	ldr	r5, [pc, #28]	@ (8007f50 <_kill_r+0x20>)
 8007f34:	2300      	movs	r3, #0
 8007f36:	4604      	mov	r4, r0
 8007f38:	4608      	mov	r0, r1
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	602b      	str	r3, [r5, #0]
 8007f3e:	f7fa f85d 	bl	8001ffc <_kill>
 8007f42:	1c43      	adds	r3, r0, #1
 8007f44:	d102      	bne.n	8007f4c <_kill_r+0x1c>
 8007f46:	682b      	ldr	r3, [r5, #0]
 8007f48:	b103      	cbz	r3, 8007f4c <_kill_r+0x1c>
 8007f4a:	6023      	str	r3, [r4, #0]
 8007f4c:	bd38      	pop	{r3, r4, r5, pc}
 8007f4e:	bf00      	nop
 8007f50:	20000800 	.word	0x20000800

08007f54 <_getpid_r>:
 8007f54:	f7fa b84a 	b.w	8001fec <_getpid>

08007f58 <_malloc_usable_size_r>:
 8007f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f5c:	1f18      	subs	r0, r3, #4
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	bfbc      	itt	lt
 8007f62:	580b      	ldrlt	r3, [r1, r0]
 8007f64:	18c0      	addlt	r0, r0, r3
 8007f66:	4770      	bx	lr

08007f68 <_init>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	bf00      	nop
 8007f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f6e:	bc08      	pop	{r3}
 8007f70:	469e      	mov	lr, r3
 8007f72:	4770      	bx	lr

08007f74 <_fini>:
 8007f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f76:	bf00      	nop
 8007f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f7a:	bc08      	pop	{r3}
 8007f7c:	469e      	mov	lr, r3
 8007f7e:	4770      	bx	lr
