
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.00   26.36 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.15    1.00   27.36 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    12    0.28                           net1430 (net)
                  1.17    0.07   27.43 v wire1429/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.72    1.49   28.92 v wire1429/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.22                           net1429 (net)
                  1.72    0.03   28.95 v soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 28.95   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.31    0.02   34.57 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.85 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.86 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.15 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.15 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.41 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.42 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.64 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.64 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.92 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.93 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   36.24 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.24 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.51 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.52 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.78 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.79 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49   37.27 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.53    0.00   37.28 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.42   37.70 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.31                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.29    0.01   37.71 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   37.61   clock uncertainty
                          0.54   38.15   clock reconvergence pessimism
                         -0.65   37.50   library setup time
                                 37.50   data required time
-----------------------------------------------------------------------------
                                 37.50   data required time
                                -28.95   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.00   26.36 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.15    1.00   27.36 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    12    0.28                           net1430 (net)
                  1.16    0.05   27.41 v soc.core.sram.ram512x32.RAM02/CEN (gf180_ram_512x8_wrapper)
                                 27.41   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.31    0.02   34.57 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.85 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.86 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.15 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.15 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.41 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.42 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   35.65 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.65 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   35.94 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.21    0.00   35.94 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   36.26 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.26 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.55 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.55 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.83 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.83 ^ clkbuf_7_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.06    0.78   37.61 ^ clkbuf_7_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.52                           clknet_7_21_0_clock_ctrl.core_clk (net)
                  1.06    0.02   37.63 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180_ram_512x8_wrapper)
                         -0.10   37.53   clock uncertainty
                          0.54   38.07   clock reconvergence pessimism
                         -0.57   37.49   library setup time
                                 37.49   data required time
-----------------------------------------------------------------------------
                                 37.49   data required time
                                -27.41   data arrival time
-----------------------------------------------------------------------------
                                 10.08   slack (MET)


Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.00   26.36 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.15    1.00   27.36 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    12    0.28                           net1430 (net)
                  1.17    0.07   27.43 v soc.core.sram.ram512x32.RAM01/CEN (gf180_ram_512x8_wrapper)
                                 27.43   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.31    0.02   34.57 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.85 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.86 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.15 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.15 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.41 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.42 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.64 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.64 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.92 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.93 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   36.24 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.24 ^ clkbuf_5_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.52 ^ clkbuf_5_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.52 ^ clkbuf_6_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.78 ^ clkbuf_6_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.78 ^ clkbuf_7_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.30    0.91   37.70 ^ clkbuf_7_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.63                           clknet_7_5_0_clock_ctrl.core_clk (net)
                  1.30    0.02   37.72 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180_ram_512x8_wrapper)
                         -0.10   37.62   clock uncertainty
                          0.54   38.16   clock reconvergence pessimism
                         -0.57   37.59   library setup time
                                 37.59   data required time
-----------------------------------------------------------------------------
                                 37.59   data required time
                                -27.43   data arrival time
-----------------------------------------------------------------------------
                                 10.16   slack (MET)


Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.00   26.36 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.15    1.00   27.36 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    12    0.28                           net1430 (net)
                  1.16    0.03   27.39 v soc.core.sram.ram512x32.RAM03/CEN (gf180_ram_512x8_wrapper)
                                 27.39   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38   34.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01   34.59 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.89 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.89 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.18 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.18 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   35.43 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00   35.44 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.66 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.66 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.94 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.94 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   36.25 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.26 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   36.54 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.55 ^ clkbuf_6_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.82 ^ clkbuf_6_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_36_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.82 ^ clkbuf_7_72_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.42   37.23 ^ clkbuf_7_72_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.18                           clknet_7_72_0_clock_ctrl.core_clk (net)
                  0.40    0.01   37.24 ^ clkbuf_leaf_950_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.40   37.64 ^ clkbuf_leaf_950_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.31                           clknet_leaf_950_clock_ctrl.core_clk (net)
                  0.29    0.01   37.65 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180_ram_512x8_wrapper)
                         -0.10   37.55   clock uncertainty
                          0.64   38.19   clock reconvergence pessimism
                         -0.57   37.61   library setup time
                                 37.61   data required time
-----------------------------------------------------------------------------
                                 37.61   data required time
                                -27.39   data arrival time
-----------------------------------------------------------------------------
                                 10.23   slack (MET)


Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.02   26.38 v _31376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 26.38   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38   34.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01   34.59 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31   34.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.89 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.20 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.20 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.47 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.47 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.69 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.69 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.98 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.98 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   36.29 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.30 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.57 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.57 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   36.85 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.85 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.90    0.69   37.55 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.43                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.90    0.01   37.55 ^ clkbuf_leaf_758_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.33   37.88 ^ clkbuf_leaf_758_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_758_clock_ctrl.core_clk (net)
                  0.11    0.00   37.88 ^ _31376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.78   clock uncertainty
                          0.59   38.37   clock reconvergence pessimism
                         -0.33   38.04   library setup time
                                 38.04   data required time
-----------------------------------------------------------------------------
                                 38.04   data required time
                                -26.38   data arrival time
-----------------------------------------------------------------------------
                                 11.66   slack (MET)


Startpoint: _34874_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34864_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.05    0.74 ^ wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.37    1.14    1.88 ^ wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.37    0.02    1.90 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.71 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  1.19    0.11    2.82 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.42    3.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    3.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    3.65 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01    3.66 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.05 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    4.06 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    4.45 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    4.45 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.54    4.99 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.64    0.01    5.00 ^ _34874_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.42    1.79    6.80 ^ _34874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.09                           gpio_control_in_2[13].shift_register[9] (net)
                  1.42    0.01    6.81 ^ _34864_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.81   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.51   25.51 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.56    0.04   25.56 v wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.31    1.06   26.62 v wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.31    0.02   26.64 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.80   27.43 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  0.74    0.10   27.53 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   28.00 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.01 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.36 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.37 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.74 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   28.74 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   29.09 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.10 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.43   29.53 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02   29.55 v _34864_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   29.45   clock uncertainty
                          0.35   29.80   clock reconvergence pessimism
                         -0.27   29.53   library setup time
                                 29.53   data required time
-----------------------------------------------------------------------------
                                 29.53   data required time
                                 -6.81   data arrival time
-----------------------------------------------------------------------------
                                 22.73   slack (MET)


Startpoint: _34267_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34257_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.70 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.17 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.17 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    1.52 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.24 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.24 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.58 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.58 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    3.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.01    3.06 ^ _34267_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.69    1.92    4.97 ^ _34267_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.10                           gpio_control_in_1a[4].shift_register[9] (net)
                  1.69    0.02    4.99 ^ _34257_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  4.99   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.51   25.51 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.54    0.01   25.53 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   25.97 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   25.97 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   26.32 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00   26.32 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.36   26.69 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   26.69 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   27.05 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   27.05 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   27.39 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.40 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.48   27.87 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.03   27.90 v _34257_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.80   clock uncertainty
                          0.22   28.02   clock reconvergence pessimism
                         -0.27   27.76   library setup time
                                 27.76   data required time
-----------------------------------------------------------------------------
                                 27.76   data required time
                                 -4.99   data arrival time
-----------------------------------------------------------------------------
                                 22.77   slack (MET)


Startpoint: _34717_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34697_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.55   25.55 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.56    0.05   25.60 v wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.31    1.14   26.75 v wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.31    0.02   26.76 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.86   27.62 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  0.74    0.10   27.73 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.51   28.24 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.24 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.38   28.62 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.63 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.03 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   29.04 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.38   29.41 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.42 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.46   29.88 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02   29.90 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.41   30.32 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01   30.32 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.37   30.69 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.24    0.01   30.70 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.37   31.06 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.24    0.01   31.07 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   31.46 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   31.47 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.35   31.82 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01   31.82 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   32.18 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.23    0.01   32.18 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   32.54 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.23    0.01   32.54 v _34717_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  2.25    2.25   34.80 ^ _34717_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.13                           gpio_control_in_2[5].serial_data_in (net)
                  2.25    0.03   34.83 ^ _34697_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 34.83   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.41    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00   50.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64   50.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.04   50.68 ^ wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.37    1.06   51.74 ^ wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.37    0.02   51.76 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.76   52.52 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  1.19    0.10   52.62 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39   53.01 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01   53.01 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37   53.38 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01   53.39 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   53.76 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01   53.77 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36   54.12 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01   54.13 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.50   54.63 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.64    0.02   54.65 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.38   55.03 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01   55.03 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36   55.39 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01   55.40 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36   55.76 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01   55.76 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36   56.12 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01   56.13 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.32   56.45 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01   56.46 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35   56.81 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01   56.81 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.34   57.16 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.36    0.01   57.16 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    0.53   57.69 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.72    0.03   57.72 ^ _34697_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   57.62   clock uncertainty
                          0.54   58.16   clock reconvergence pessimism
                         -0.40   57.76   library setup time
                                 57.76   data required time
-----------------------------------------------------------------------------
                                 57.76   data required time
                                -34.83   data arrival time
-----------------------------------------------------------------------------
                                 22.94   slack (MET)


Startpoint: _34425_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34447_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.55   25.55 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.54    0.01   25.57 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47   26.04 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   26.04 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   26.42 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00   26.43 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.39   26.82 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   26.82 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   27.21 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   27.21 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   27.58 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.58 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.51   28.10 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.03   28.13 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   28.57 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01   28.58 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.37   28.95 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.25    0.01   28.95 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.35 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.35 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.76 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   29.76 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   30.15 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01   30.16 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.44   30.60 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.32    0.02   30.62 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.45   31.07 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   31.08 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   31.50 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   31.51 v _34425_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.02    1.54   33.04 ^ _34425_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.06                           gpio_control_in_1[6].serial_data_out (net)
                  1.02    0.01   33.05 ^ _34447_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.05   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.41    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00   50.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64   50.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01   50.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   51.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   51.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   51.41 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00   51.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   51.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01   51.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   52.07 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   52.08 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   52.39 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   52.39 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43   52.82 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03   52.85 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36   53.22 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01   53.22 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35   53.57 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.00   53.58 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37   53.94 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01   53.95 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   54.29 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   54.29 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.62 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.01   54.63 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37   55.00 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   55.02 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   55.39 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[4].serial_clock_out (net)
                  0.28    0.01   55.40 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   55.75 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01   55.76 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   56.11 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.25    0.01   56.11 ^ _34447_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.01   clock uncertainty
                          0.45   56.46   clock reconvergence pessimism
                         -0.39   56.07   library setup time
                                 56.07   data required time
-----------------------------------------------------------------------------
                                 56.07   data required time
                                -33.05   data arrival time
-----------------------------------------------------------------------------
                                 23.02   slack (MET)


Startpoint: _34622_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34612_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.05    0.74 ^ wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.37    1.14    1.88 ^ wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.37    0.02    1.90 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.71 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  1.19    0.11    2.82 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.42    3.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    3.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    3.65 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01    3.66 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.05 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    4.06 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    4.45 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    4.45 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.54    4.99 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.64    0.02    5.01 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.41    5.42 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.39    0.01    5.42 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    5.81 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    5.82 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    6.21 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    6.21 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38    6.60 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    6.60 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.95 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.96 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37    7.34 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    7.34 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.37    7.71 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.36    0.01    7.72 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    0.57    8.29 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.72    0.04    8.33 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.50    0.47    8.80 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.50    0.01    8.81 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.41    9.22 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.40    0.01    9.22 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38    9.60 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.36    0.00    9.60 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40   10.00 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.41    0.01   10.01 ^ _34622_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.64    1.29   11.30 ^ _34622_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.04                           gpio_control_in_2[1].shift_register[9] (net)
                  0.64    0.00   11.30 ^ _34612_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 11.30   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.51   25.51 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.56    0.04   25.56 v wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.31    1.06   26.62 v wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.31    0.02   26.64 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.80   27.43 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  0.74    0.10   27.53 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   28.00 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.01 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.36 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.37 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.74 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   28.74 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   29.09 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.10 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.43   29.53 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02   29.55 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.38   29.93 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01   29.94 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.28 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.24    0.01   30.29 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.63 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.24    0.01   30.63 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   30.99 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   31.00 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.33   31.32 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01   31.33 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   31.66 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.23    0.01   31.66 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   31.99 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.23    0.01   32.00 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.44   32.43 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.44    0.03   32.47 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.31    0.43   32.90 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.31    0.01   32.91 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.37   33.28 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.25    0.01   33.28 v gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.34   33.62 v gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.23    0.00   33.62 v gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   33.97 v gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.26    0.01   33.97 v _34612_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   33.87   clock uncertainty
                          0.70   34.57   clock reconvergence pessimism
                         -0.25   34.32   library setup time
                                 34.32   data required time
-----------------------------------------------------------------------------
                                 34.32   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 23.03   slack (MET)


