0.7
2020.2
Jun 10 2021
20:04:57
D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.srcs/sources_1/new/serial_adder.v,1637197105,verilog,,D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.srcs/sources_1/new/serial_adder_tb.v,,serial_adder,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.srcs/sources_1/new/serial_adder_tb.v,1637196803,verilog,,,,serial_adder_tb,,,,,,,,
