<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><componentInstances/><component name="PF_INIT_MONITOR_C0::work"/><component name="CORERESET_PF_C0::work"/><component name="PF_CCC_C0::work"/><component name="COREAHBTOAPB3_C0::work"/><component name="CoreUARTapb_C0::work"/><component name="CoreAHBL_C0::work"/><component name="CoreAPB3_C0::work"/><component name="CoreGPIO_IN_C0::work"/><component name="CoreGPIO_OUT_C0::work"/><component name="CoreJTAGDebug_TRST_C0::work"/><component name="CoreTimer_C0::work"/><component name="CoreTimer_C1::work"/><component name="MIV_RV32IMAF_L1_AHB_C0::work"/><component name="PF_SRAM_AHB_C0::work"/><component name="BaseDesign::work"/><SmartGen version="8.0"/></workspace>