
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 29 00:24:42 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 507.910 ; gain = 201.742
Command: read_checkpoint -auto_incremental -incremental {C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.srcs/utils_1/imports/synth_1/top_level.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1360.496 ; gain = 447.668
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'slow_clk', assumed default net type 'wire' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/keyboardControl.sv:19]
INFO: [Synth 8-11241] undeclared symbol 'tx', assumed default net type 'wire' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm_controller.sv:79]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_measure' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_measure.sv:1]
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000010011100010000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/divider.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/divider.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (16) of module 'divider' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_measure.sv:43]
WARNING: [Synth 8-7071] port 'b' of module 'divider' is unconnected for instance 'nolabel_line38' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_measure.sv:38]
WARNING: [Synth 8-7023] instance 'nolabel_line38' of module 'divider' has 6 connections declared, but only 5 given [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_measure.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'pwm_measure' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_measure.sv:1]
INFO: [Synth 8-6157] synthesizing module 'keyboardControl' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/keyboardControl.sv:1]
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:7]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/clk_divider.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/clk_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'syncFIFO' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:3]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'syncFIFO' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/keyboardControl.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'keyboardControl' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/keyboardControl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_enable' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_enable.sv:1]
	Parameter N bound to: 24 - type: integer 
	Parameter CLK_CYCLES bound to: 140000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_enable' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_enable.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'data' does not match port width (24) of module 'pwm_enable' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm_controller.sv:54]
INFO: [Synth 8-6157] synthesizing module 'inverse_kinematics' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/inverse_kinematics.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'inverse_kinematics' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/inverse_kinematics.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm.sv:11]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/transmitter.sv:4]
INFO: [Synth 8-226] default block is never used [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/transmitter.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/transmitter.sv:4]
WARNING: [Synth 8-689] width (24) of port connection 'data' does not match port width (8) of module 'transmitter' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm_controller.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/fsm_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:5]
WARNING: [Synth 8-6014] Unused sequential element s_reg[0] was removed.  [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/averager.sv:26]
WARNING: [Synth 8-3848] Net tx in module/entity top_level does not have driver. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:12]
WARNING: [Synth 8-7129] Port EN in module averager is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1976.445 ; gain = 1063.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1976.445 ; gain = 1063.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1976.445 ; gain = 1063.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2264.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               10
                 iSTATE1 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:39 ; elapsed = 00:17:11 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 10006 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	               16 Bit	(2 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port tx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:42 ; elapsed = 00:44:30 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------+-----------+----------------------+-------------+
|i_0/kbc     | nolabel_line24/fifo_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:43 ; elapsed = 00:44:40 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:46 ; elapsed = 00:44:50 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------+-----------+----------------------+-------------+
|i_0/kbc     | nolabel_line24/fifo_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:51 ; elapsed = 00:45:10 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:53 ; elapsed = 00:45:15 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:53 ; elapsed = 00:45:16 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:53 ; elapsed = 00:45:17 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:53 ; elapsed = 00:45:17 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:53 ; elapsed = 00:45:17 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:53 ; elapsed = 00:45:17 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srl         | s_reg[1][15] | 9999   | 16    | YES          | NO                 | YES               | 0      | 5008    | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   160|
|3     |LUT1     |    46|
|4     |LUT2     |   221|
|5     |LUT3     |   118|
|6     |LUT4     |   104|
|7     |LUT5     |    38|
|8     |LUT6     |    84|
|9     |RAM32M   |     1|
|10    |RAM32X1D |     2|
|11    |SRLC32E  |  5008|
|12    |FDRE     | 10544|
|13    |FDSE     |    20|
|14    |IBUF     |     6|
|15    |OBUF     |    18|
|16    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:53 ; elapsed = 00:45:17 . Memory (MB): peak = 2264.668 ; gain = 1351.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:39 ; elapsed = 00:45:01 . Memory (MB): peak = 2264.668 ; gain = 1063.617
Synthesis Optimization Complete : Time (s): cpu = 00:13:53 ; elapsed = 00:45:18 . Memory (MB): peak = 2264.668 ; gain = 1351.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2264.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'top_level' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2264.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 7138fdc0
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 45 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:55 ; elapsed = 00:45:27 . Memory (MB): peak = 2264.668 ; gain = 1751.305
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2264.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.runs/synth_1/top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 01:10:19 2024...
