
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 394.340 ; gain = 101.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/singlecpu/1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'CtrlUnit' [D:/singlecpu/1.srcs/sources_1/new/CtrlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CtrlUnit' (1#1) [D:/singlecpu/1.srcs/sources_1/new/CtrlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/singlecpu/1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/singlecpu/1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/singlecpu/1.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (3#1) [D:/singlecpu/1.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [D:/singlecpu/1.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/singlecpu/1.runs/synth_1/.Xil/Vivado-13836-LAPTOP-GB7G15EL/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (4#1) [D:/singlecpu/1.runs/synth_1/.Xil/Vivado-13836-LAPTOP-GB7G15EL/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (5#1) [D:/singlecpu/1.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/singlecpu/1.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [D:/singlecpu/1.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/singlecpu/1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/singlecpu/1.srcs/sources_1/new/ALU.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/singlecpu/1.srcs/sources_1/new/ALU.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/singlecpu/1.srcs/sources_1/new/ALU.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/singlecpu/1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/singlecpu/1.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (8#1) [D:/singlecpu/1.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6157] synthesizing module 'DATAMEM' [D:/singlecpu/1.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/singlecpu/1.runs/synth_1/.Xil/Vivado-13836-LAPTOP-GB7G15EL/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (9#1) [D:/singlecpu/1.runs/synth_1/.Xil/Vivado-13836-LAPTOP-GB7G15EL/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DATAMEM' (10#1) [D:/singlecpu/1.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [D:/singlecpu/1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[31]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[30]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[29]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[28]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[27]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[26]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[25]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[24]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[23]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[22]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[21]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[20]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[19]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[18]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[17]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[1]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[0]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[31]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[30]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[29]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[28]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[27]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[26]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[25]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[24]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[23]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[22]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[21]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[20]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[19]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[18]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[17]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[16]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[1]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.992 ; gain = 157.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.992 ; gain = 157.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.992 ; gain = 157.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/singlecpu/1.srcs/sources_1/ip/RAM/RAM/prgrom_in_context.xdc] for cell 'DATAMEM/RAM'
Finished Parsing XDC File [d:/singlecpu/1.srcs/sources_1/ip/RAM/RAM/prgrom_in_context.xdc] for cell 'DATAMEM/RAM'
Parsing XDC File [d:/singlecpu/1.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'IMEM/instmem'
Finished Parsing XDC File [d:/singlecpu/1.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'IMEM/instmem'
Parsing XDC File [D:/singlecpu/1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/singlecpu/1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 795.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 795.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 795.414 ; gain = 502.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 795.414 ; gain = 502.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DATAMEM/RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for IMEM/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 795.414 ; gain = 502.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Zero0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [D:/singlecpu/1.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/singlecpu/1.srcs/sources_1/new/ALU.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [D:/singlecpu/1.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/singlecpu/1.srcs/sources_1/new/ALU.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 795.414 ; gain = 502.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 795.414 ; gain = 502.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 799.605 ; gain = 507.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 800.125 ; gain = 507.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
|2     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |prgrom |     1|
|3     |BUFG   |     4|
|4     |CARRY4 |    40|
|5     |LUT1   |     3|
|6     |LUT2   |   145|
|7     |LUT3   |    63|
|8     |LUT4   |   226|
|9     |LUT5   |   200|
|10    |LUT6   |   933|
|11    |MUXF7  |   256|
|12    |MUXF8  |    64|
|13    |FDCE   |  1088|
|14    |LD     |    97|
|15    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |  3185|
|2     |  ALU     |ALU     |   811|
|3     |  DATAMEM |DATAMEM |    33|
|4     |  IMEM    |IMEM    |   321|
|5     |  NPC     |NPC     |    53|
|6     |  PC      |PC      |    41|
|7     |  RF      |RF      |  1920|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 838.363 ; gain = 200.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 838.363 ; gain = 545.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 845.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  LD => LDCE: 97 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 845.406 ; gain = 564.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 845.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/singlecpu/1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 12:58:20 2020...
