

================================================================
== Vitis HLS Report for 'clefia_dec'
================================================================
* Date:           Tue Dec 13 15:00:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dec_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      487|      487|  4.870 us|  4.870 us|  488|  488|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_clefia_dec_Pipeline_ByteCpy_label1_fu_309        |clefia_dec_Pipeline_ByteCpy_label1        |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_clefia_dec_Pipeline_ByteXor_label2_fu_317        |clefia_dec_Pipeline_ByteXor_label2        |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_clefia_dec_Pipeline_ByteXor_label22_fu_324       |clefia_dec_Pipeline_ByteXor_label22       |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_clefia_dec_Pipeline_ByteCpy_label13_fu_331       |clefia_dec_Pipeline_ByteCpy_label13       |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_fu_337  |clefia_dec_Pipeline_ClefiaGfn4Inv_label5  |      352|      352|   3.520 us|   3.520 us|  352|  352|       no|
        |grp_clefia_dec_Pipeline_ByteCpy_label14_fu_364       |clefia_dec_Pipeline_ByteCpy_label14       |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_clefia_dec_Pipeline_ByteCpy_label15_fu_370       |clefia_dec_Pipeline_ByteCpy_label15       |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_clefia_dec_Pipeline_ByteXor_label26_fu_377       |clefia_dec_Pipeline_ByteXor_label26       |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_clefia_dec_Pipeline_ByteXor_label27_fu_385       |clefia_dec_Pipeline_ByteXor_label27       |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     852|   2113|    -|
|Memory           |        1|    -|      56|      8|    0|
|Multiplexer      |        -|    -|       -|    703|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     943|   2824|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_clefia_dec_Pipeline_ByteCpy_label1_fu_309        |clefia_dec_Pipeline_ByteCpy_label1        |        0|   0|   12|    60|    0|
    |grp_clefia_dec_Pipeline_ByteCpy_label13_fu_331       |clefia_dec_Pipeline_ByteCpy_label13       |        0|   0|   12|    60|    0|
    |grp_clefia_dec_Pipeline_ByteCpy_label14_fu_364       |clefia_dec_Pipeline_ByteCpy_label14       |        0|   0|   12|    60|    0|
    |grp_clefia_dec_Pipeline_ByteCpy_label15_fu_370       |clefia_dec_Pipeline_ByteCpy_label15       |        0|   0|   12|    60|    0|
    |grp_clefia_dec_Pipeline_ByteXor_label2_fu_317        |clefia_dec_Pipeline_ByteXor_label2        |        0|   0|   81|   119|    0|
    |grp_clefia_dec_Pipeline_ByteXor_label22_fu_324       |clefia_dec_Pipeline_ByteXor_label22       |        0|   0|   80|   119|    0|
    |grp_clefia_dec_Pipeline_ByteXor_label26_fu_377       |clefia_dec_Pipeline_ByteXor_label26       |        0|   0|    9|    87|    0|
    |grp_clefia_dec_Pipeline_ByteXor_label27_fu_385       |clefia_dec_Pipeline_ByteXor_label27       |        0|   0|   10|    87|    0|
    |grp_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_fu_337  |clefia_dec_Pipeline_ClefiaGfn4Inv_label5  |        2|   0|  428|  1277|    0|
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  196|   184|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        2|   0|  852|  2113|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |fin_U   |fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |fout_U  |fout_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    |rin_U   |rin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |rk_U    |rk_ROM_AUTO_1R      |        1|   0|   0|    0|   224|    8|     1|         1792|
    |rout_U  |rout_RAM_AUTO_1R1W  |        0|   8|   2|    0|    16|    8|     1|          128|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                    |        1|  56|   8|    0|   288|   40|     5|         2304|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         27|    1|         27|
    |fin_address0   |   14|          3|    4|         12|
    |fin_ce0        |   14|          3|    1|          3|
    |fin_ce1        |    9|          2|    1|          2|
    |fin_d0         |   14|          3|    8|         24|
    |fin_we0        |   14|          3|    1|          3|
    |fin_we1        |    9|          2|    1|          2|
    |fout_address0  |   53|         10|    4|         40|
    |fout_address1  |   48|          9|    4|         36|
    |fout_ce0       |   14|          3|    1|          3|
    |fout_d0        |   48|          9|    8|         72|
    |fout_d1        |   48|          9|    8|         72|
    |pt_address0    |   20|          4|    4|         16|
    |pt_ce0         |   20|          4|    1|          4|
    |pt_d0          |   20|          4|    8|         32|
    |pt_we0         |   20|          4|    1|          4|
    |rin_address0   |   25|          5|    4|         20|
    |rin_address1   |   14|          3|    4|         12|
    |rin_ce0        |   25|          5|    1|          5|
    |rin_ce1        |   14|          3|    1|          3|
    |rin_d0         |   20|          4|    8|         32|
    |rin_we0        |   20|          4|    1|          4|
    |rk_address0    |   31|          6|    8|         48|
    |rk_ce0         |   31|          6|    1|          6|
    |rout_address0  |   14|          3|    4|         12|
    |rout_ce0       |   14|          3|    1|          3|
    |rout_we0       |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  703|        143|   90|        499|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  26|   0|   26|          0|
    |grp_clefia_dec_Pipeline_ByteCpy_label13_fu_331_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteCpy_label14_fu_364_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteCpy_label15_fu_370_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteCpy_label1_fu_309_ap_start_reg        |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteXor_label22_fu_324_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteXor_label26_fu_377_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteXor_label27_fu_385_ap_start_reg       |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ByteXor_label2_fu_317_ap_start_reg        |   1|   0|    1|          0|
    |grp_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_fu_337_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  35|   0|   35|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    clefia_dec|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    clefia_dec|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    clefia_dec|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

