$date
	Fri Jan 31 13:36:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! diff $end
$var wire 1 " bout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$scope module gs $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Bin $end
$var wire 1 ! Diff $end
$var wire 1 " Bout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1"
1%
#20
1"
0%
1$
#30
0!
1"
1%
#40
1!
0"
0%
0$
1#
#50
0!
1%
#60
0%
1$
#70
1!
1"
1%
#80
