$date
	Sat Oct 22 23:31:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#94814
b1110 &
b1110 %
1$
b1110 !
1"
#94815
0"
#94818
b111 &
b111 %
#94822
b10110 &
b10110 %
#94826
b1011 &
b1011 %
#94830
b100010 &
b100010 %
#94834
b10001 &
b10001 %
#94838
b110100 &
b110100 %
#94842
b11010 &
b11010 %
#94846
b1101 &
b1101 %
#94850
b101000 &
b101000 %
#94854
b10100 &
b10100 %
#94858
b1010 &
b1010 %
#94862
b101 &
b101 %
#94866
b10000 &
b10000 %
#94870
b1000 &
b1000 %
#94874
b100 &
b100 %
#94878
b10 &
b10 %
#94882
b1 &
b1 %
1#
#94886
b0 &
0#
b0 %
0$
#1170927
b11010 !
1"
#1170930
b11010 &
b11010 %
1$
#1170931
0"
#1170934
b1101 &
b1101 %
#1170938
b101000 &
b101000 %
#1170942
b10100 &
b10100 %
#1170946
b1010 &
b1010 %
#1170950
b101 &
b101 %
#1170954
b10000 &
b10000 %
#1170958
b1000 &
b1000 %
#1170962
b100 &
b100 %
#1170966
b10 &
b10 %
#1170970
b1 &
b1 %
1#
#1170974
b0 &
0#
b0 %
0$
#2100983
b1010 !
1"
#2100986
b1010 &
b1010 %
1$
#2100987
0"
#2100990
b101 &
b101 %
#2100994
b10000 &
b10000 %
#2100998
b1000 &
b1000 %
#2101002
b100 &
b100 %
#2101006
b10 &
b10 %
#2101010
b1 &
b1 %
1#
#2101014
b0 &
0#
b0 %
0$
#4500012
