
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003666                       # Number of seconds simulated
sim_ticks                                  3665787786                       # Number of ticks simulated
final_tick                               530658226398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 367426                       # Simulator instruction rate (inst/s)
host_op_rate                                   464503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 333564                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912764                       # Number of bytes of host memory used
host_seconds                                 10989.74                       # Real time elapsed on the host
sim_insts                                  4037917838                       # Number of instructions simulated
sim_ops                                    5104773160                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       685440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       399360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       347776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       500608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1954304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       422784                       # Number of bytes written to this memory
system.physmem.bytes_written::total            422784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3911                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15268                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3303                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3303                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1431616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    186983001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1431616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108942477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1501451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     94870740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1396698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    136562188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               533119786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1431616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1431616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1501451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1396698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5761381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         115332372                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              115332372                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         115332372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1431616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    186983001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1431616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108942477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1501451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     94870740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1396698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    136562188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              648452158                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8790859                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147096                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552635                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214072                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1291768                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235706                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334439                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9226                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17325545                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147096                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570145                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127446                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        624194                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620388                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8477715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.520095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4822039     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228624      2.70%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259003      3.06%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473073      5.58%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216264      2.55%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          327903      3.87%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          178962      2.11%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154318      1.82%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817529     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8477715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357996                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.970859                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472322                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       574737                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3488208                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        36037                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906410                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535771                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2083                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20630399                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4941                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906410                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662919                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         166768                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       143684                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3329340                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       268589                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19818611                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5682                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        143091                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2120                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27751844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92301287                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92301287                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10691162                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2494                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           684124                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849969                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14034                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       280030                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18619013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14985962                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6292707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18837864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8477715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767689                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2990405     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1798114     21.21%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1211573     14.29%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       844551      9.96%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       711226      8.39%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381460      4.50%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378434      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87375      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74577      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8477715                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108490     76.18%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15727     11.04%     87.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18195     12.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12494315     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212400      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1490997      9.95%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786600      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14985962                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704721                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142415                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009503                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38621418                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24916009                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14552217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15128377                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29956                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724628                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238571                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906410                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          69998                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10271                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18623162                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849969                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2464                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249624                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702102                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392248                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283857                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146481                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082616                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754233                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672431                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14563665                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14552217                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9527131                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26721687                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655381                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356532                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6341522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7571305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161431                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3014574     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050685     27.08%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840637     11.10%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419590      5.54%     83.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428180      5.66%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       166670      2.20%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183890      2.43%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95079      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372000      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7571305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372000                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25822350                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38153672                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 313144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.879086                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.879086                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.137545                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.137545                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66092234                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116472                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19081530                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8790859                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3251899                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2649618                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215134                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1324819                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1261798                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346880                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9456                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3344799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17757452                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3251899                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1608678                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3721835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1161590                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        543554                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1641346                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8553590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.572862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.370272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4831755     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259910      3.04%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270496      3.16%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          427226      4.99%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201535      2.36%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          286297      3.35%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191132      2.23%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141702      1.66%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1943537     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8553590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369918                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019991                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3523065                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       497429                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3560670                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30090                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        942330                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551445                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1045                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21222699                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3984                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        942330                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3700995                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         119276                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       148711                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3410972                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231300                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20457255                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133823                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68374                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28637725                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95375644                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95375644                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17469068                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11168590                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3519                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1796                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           608889                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1910466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       983216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10312                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       350371                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19178999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15221330                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26992                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6617799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20443178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8553590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928086                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2987250     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1841120     21.52%     56.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1218376     14.24%     70.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812697      9.50%     80.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       741672      8.67%     88.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416381      4.87%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374657      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82664      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78773      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8553590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114739     77.83%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16750     11.36%     89.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15938     10.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12705988     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202525      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1718      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1508600      9.91%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802499      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15221330                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731495                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147427                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009686                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39170666                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25800453                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14788535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15368757                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21748                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       767342                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259663                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        942330                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76192                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13835                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19182535                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1910466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       983216                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1786                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128615                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250683                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14947028                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1408354                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274299                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2182853                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2124720                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            774499                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700292                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14799848                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14788535                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9711363                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27609515                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682263                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351740                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10179445                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12533206                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6649319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217106                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7611260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646666                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2934994     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2145592     28.19%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851933     11.19%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426691      5.61%     83.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395355      5.19%     88.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179709      2.36%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195887      2.57%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100404      1.32%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       380695      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7611260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10179445                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12533206                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1866674                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143121                       # Number of loads committed
system.switch_cpus1.commit.membars               1744                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1809684                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11290603                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258421                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       380695                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26412921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39308493                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 237269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10179445                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12533206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10179445                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863589                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863589                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157958                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157958                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67109418                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20508262                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19530481                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3488                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8790859                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3205385                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2610346                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       217262                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1315709                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1251804                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338670                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9597                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3362671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17493790                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3205385                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1590474                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3880340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1116807                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        526510                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1647389                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8667122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4786782     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          400844      4.62%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          401321      4.63%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          499372      5.76%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155857      1.80%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          196085      2.26%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162779      1.88%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151035      1.74%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1913047     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8667122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364627                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.989998                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3526114                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       499074                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3709509                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35175                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        897246                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543162                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20862998                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1955                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        897246                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3685874                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          65528                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       248432                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3582595                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       187444                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20147726                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        116245                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28282366                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93884990                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93884990                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17567750                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10714616                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3711                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           517436                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1866950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       967318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8909                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       284449                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18942629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15258758                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32473                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6315270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19062825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8667122                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760533                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910138                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3107998     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1797116     20.73%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188694     13.71%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       832249      9.60%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       832278      9.60%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       397864      4.59%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       378517      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61275      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71131      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8667122                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          97264     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16105     12.55%     88.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14990     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12751228     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191098      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1743      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1510080      9.90%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       804609      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15258758                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735753                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128359                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008412                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39345470                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25261741                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14830919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15387117                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18603                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720664                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239495                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        897246                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          41564                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5301                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18946356                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1866950                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       967318                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1948                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       254026                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14993045                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1409142                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       265713                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2185849                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2140809                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            776707                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705527                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14848351                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14830919                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9629968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27181483                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687084                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354284                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10218647                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12596180                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6350214                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218835                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7769876                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.159843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3086738     39.73%     39.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2110038     27.16%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       858348     11.05%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466457      6.00%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       409273      5.27%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165857      2.13%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185835      2.39%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109952      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       377378      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7769876                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10218647                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12596180                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1874109                       # Number of memory references committed
system.switch_cpus2.commit.loads              1146286                       # Number of loads committed
system.switch_cpus2.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1827816                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11339165                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260353                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       377378                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26338723                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38790895                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 123737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10218647                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12596180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10218647                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860276                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860276                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162417                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162417                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67300790                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20612024                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19267703                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8790859                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119089                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539899                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209387                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304493                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1208069                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330663                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9296                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3116543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17234088                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119089                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1538732                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3794398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124450                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        703143                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526538                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8525262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.501569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4730864     55.49%     55.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332926      3.91%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270674      3.17%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          650730      7.63%     70.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172856      2.03%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235978      2.77%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163016      1.91%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95083      1.12%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1873135     21.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8525262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354810                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.960456                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3253444                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       689367                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3648345                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23269                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        910827                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530250                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20646788                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1675                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        910827                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3491603                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         129528                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       215199                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428615                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349481                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19914095                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          449                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140552                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27840599                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92990858                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92990858                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17097506                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10743088                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4254                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2582                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           976998                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1873200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19637                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       284240                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18802923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14930072                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31140                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6462884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19880787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8525262                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751274                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3019802     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1825320     21.41%     56.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1157142     13.57%     70.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876937     10.29%     80.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767841      9.01%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395883      4.64%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341212      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67394      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73731      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8525262                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88620     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19491     15.28%     84.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19460     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12404531     83.08%     83.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208377      1.40%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1666      0.01%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1493783     10.01%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       821715      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14930072                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.698363                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127572                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008545                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38544118                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25270258                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14546333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15057644                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57518                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       740392                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246579                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        910827                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          77130                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8810                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18807191                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1873200                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972986                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2565                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246214                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14693053                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399305                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       237019                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2199235                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2069284                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799930                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.671401                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14556458                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14546333                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9459247                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26874593                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.654711                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10020330                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12315723                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6491517                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212864                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7614434                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.617418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142958                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2991586     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2092604     27.48%     66.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       847853     11.13%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486186      6.39%     84.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386696      5.08%     89.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160659      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188936      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94152      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       365762      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7614434                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10020330                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12315723                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859215                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132808                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766456                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100398                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251069                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       365762                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26055743                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38525915                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 265597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10020330                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12315723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10020330                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.877302                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.877302                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.139858                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.139858                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66113765                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20083457                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19041943                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                          15451                       # number of replacements
system.l2.tagsinuse                       2046.177636                       # Cycle average of tags in use
system.l2.total_refs                            13727                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17499                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.784445                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            42.051247                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.406381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    560.959624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.004394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    381.940419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.327117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    338.594290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.002672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    500.074861                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             62.693503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             49.517250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             37.422217                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             56.183661                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020533                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.273906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001955                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.186494                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.165329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.244177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.030612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.024178                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.018273                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.027433                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999110                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2139                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1293                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1135                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1777                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6352                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4276                       # number of Writeback hits
system.l2.Writeback_hits::total                  4276                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   202                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1828                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6554                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2200                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1345                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1173                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1828                       # number of overall hits
system.l2.overall_hits::total                    6554                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5354                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2717                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3909                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15265                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5355                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3911                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15268                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5355                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3120                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2717                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3911                       # number of overall misses
system.l2.overall_misses::total                 15268                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2039404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    245528294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1845299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    143150603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2372622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    123556078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1803151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    175703911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       695999362                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data        31330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       136615                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        167945                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2039404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    245559624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1845299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    143150603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2372622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    123556078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1803151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    175840526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        696167307                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2039404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    245559624                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1845299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    143150603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2372622                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    123556078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1803151                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    175840526                       # number of overall miss cycles
system.l2.overall_miss_latency::total       696167307                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5686                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21617                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4276                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4276                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4465                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3890                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5739                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21822                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4465                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3890                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5739                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21822                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.714534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.707002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.705348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.687478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.706157                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.016129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014634                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.708802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.698768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.698458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.681478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.699661                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.708802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.698768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.698458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.681478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.699661                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49741.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45858.852073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45007.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45881.603526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 55177.255814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45475.185131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45078.775000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44948.557432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45594.455421                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        31330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 68307.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55981.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49741.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45856.138936                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45007.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45881.603526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 55177.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45475.185131                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45078.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44960.502685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45596.496398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49741.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45856.138936                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45007.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45881.603526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 55177.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45475.185131                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45078.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44960.502685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45596.496398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3303                       # number of writebacks
system.l2.writebacks::total                      3303                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15265                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15268                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1806665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    214776663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1612884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    125150236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2129899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    107907816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1572468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    153074025                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    608030656                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        25238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       124353                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       149591                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1806665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    214801901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1612884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    125150236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2129899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    107907816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1572468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    153198378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    608180247                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1806665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    214801901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1612884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    125150236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2129899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    107907816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1572468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    153198378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    608180247                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.714534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.707002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.705348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.687478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.706157                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.016129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014634                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.708802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.698768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.698458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.681478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.708802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.698768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.698458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.681478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.699661                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        44065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40115.177998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39338.634146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40112.255128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49532.534884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39715.795363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39311.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39159.382195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39831.683983                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        25238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 62176.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49863.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        44065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40112.399813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39338.634146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40112.255128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 49532.534884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39715.795363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39311.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39171.152646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39833.655161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        44065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40112.399813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39338.634146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40112.255128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 49532.534884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39715.795363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39311.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39171.152646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39833.655161                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.396458                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629054                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937386.951644                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.396458                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067943                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824353                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620327                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620327                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620327                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2912656                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2912656                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2912656                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2912656                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2912656                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2912656                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620388                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47748.459016                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47748.459016                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47748.459016                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47748.459016                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47748.459016                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47748.459016                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2338808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2338808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2338808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2338808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2338808                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2338808                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51973.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51973.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51973.511111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51973.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51973.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51973.511111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164578673                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21070.115606                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.478030                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.521970                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888586                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111414                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083886                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701567                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701567                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2392                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2392                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1785453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1785453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1785453                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1785453                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15617                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15830                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15830                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    727631928                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    727631928                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8432496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8432496                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    736064424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    736064424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    736064424                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    736064424                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1099503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1099503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801283                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801283                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801283                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014204                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000304                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008788                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46592.298649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46592.298649                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39589.183099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39589.183099                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46498.068478                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46498.068478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46498.068478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46498.068478                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu0.dcache.writebacks::total              806                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8124                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8124                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8275                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8275                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7493                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    276918999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    276918999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1626834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1626834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    278545833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    278545833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    278545833                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    278545833                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004194                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 36957.026425                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36957.026425                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26239.258065                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26239.258065                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36869.071211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36869.071211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36869.071211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36869.071211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.095522                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999666549                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1979537.720792                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.095522                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804640                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1641291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1641291                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1641291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1641291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1641291                       # number of overall hits
system.cpu1.icache.overall_hits::total        1641291                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2669656                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2669656                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2669656                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2669656                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2669656                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2669656                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1641346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1641346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1641346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1641346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1641346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1641346                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48539.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48539.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48539.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48539.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48539.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48539.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2130771                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2130771                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2130771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2130771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2130771                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2130771                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49552.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49552.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49552.813953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49552.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49552.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49552.813953                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4465                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153070214                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4721                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32423.260750                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.932984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.067016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874738                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125262                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1101446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1101446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719878                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1821324                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1821324                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1821324                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1821324                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12122                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12287                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12287                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12287                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12287                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    605551593                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    605551593                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5340990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5340990                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    610892583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    610892583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    610892583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    610892583                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1113568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1833611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1833611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1833611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1833611                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010886                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010886                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49954.759363                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49954.759363                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32369.636364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32369.636364                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49718.611785                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49718.611785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49718.611785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49718.611785                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          913                       # number of writebacks
system.cpu1.dcache.writebacks::total              913                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7709                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7709                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7822                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4413                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4465                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    161742001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    161742001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1167729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1167729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    162909730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    162909730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    162909730                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    162909730                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36651.257874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36651.257874                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22456.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22456.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36485.941769                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36485.941769                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36485.941769                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36485.941769                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.730028                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002962905                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1958911.923828                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.730028                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062067                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812067                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1647336                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1647336                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1647336                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1647336                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1647336                       # number of overall hits
system.cpu2.icache.overall_hits::total        1647336                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3367737                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3367737                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3367737                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3367737                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3367737                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3367737                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1647389                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1647389                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1647389                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1647389                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1647389                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1647389                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63542.207547                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63542.207547                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63542.207547                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63542.207547                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63542.207547                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63542.207547                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2877747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2877747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2877747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2877747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2877747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2877747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 65403.340909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65403.340909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 65403.340909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65403.340909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 65403.340909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65403.340909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3890                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148140835                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4146                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35731.026290                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.142221                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.857779                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856024                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143976                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1103902                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1103902                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       724039                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        724039                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1898                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1898                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1775                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1827941                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1827941                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1827941                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1827941                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8655                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8655                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          123                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8778                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8778                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8778                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8778                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    417221621                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    417221621                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3936811                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3936811                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    421158432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    421158432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    421158432                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    421158432                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1112557                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1112557                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       724162                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       724162                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1836719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1836719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1836719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1836719                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007779                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007779                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000170                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004779                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004779                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004779                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004779                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48205.848758                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48205.848758                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32006.593496                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32006.593496                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47978.859877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47978.859877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47978.859877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47978.859877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu2.dcache.writebacks::total              819                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4803                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4803                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4888                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4888                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3852                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3852                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3890                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3890                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3890                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3890                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    141651388                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    141651388                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       956364                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       956364                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    142607752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    142607752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    142607752                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    142607752                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 36773.465213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36773.465213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25167.473684                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25167.473684                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 36660.090488                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36660.090488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 36660.090488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36660.090488                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.917645                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999711461                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1941187.302913                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.917645                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062368                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821983                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526488                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2424476                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2424476                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2424476                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2424476                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2424476                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2424476                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526538                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526538                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526538                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526538                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526538                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526538                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48489.520000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48489.520000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48489.520000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48489.520000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48489.520000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48489.520000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1985121                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1985121                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1985121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1985121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1985121                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1985121                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48417.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48417.585366                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48417.585366                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48417.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48417.585366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48417.585366                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5739                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157424717                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5995                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26259.335613                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.593963                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.406037                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881226                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118774                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060963                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722306                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722306                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1924                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783269                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783269                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783269                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783269                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15666                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15666                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          520                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          520                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16186                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16186                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16186                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16186                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    774217879                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    774217879                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24058122                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24058122                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    798276001                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    798276001                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    798276001                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    798276001                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799455                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799455                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799455                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799455                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014551                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014551                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000719                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000719                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008995                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008995                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008995                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008995                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 49420.265479                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49420.265479                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46265.619231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46265.619231                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 49318.917645                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49318.917645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 49318.917645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49318.917645                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1738                       # number of writebacks
system.cpu3.dcache.writebacks::total             1738                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9980                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9980                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          467                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          467                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10447                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10447                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10447                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10447                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5686                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5686                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5739                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5739                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    201997778                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    201997778                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1237587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1237587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    203235365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    203235365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    203235365                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    203235365                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005281                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005281                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003189                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003189                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003189                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003189                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35525.462188                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35525.462188                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23350.698113                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23350.698113                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35413.027531                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35413.027531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35413.027531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35413.027531                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
