nanosized metal grains on the device＇s gate. A 
coupled device-circuit mixed simulation technique is 
further adopted to explore the dynamic timing 
characteristic fluctuations for the complementary 
metal-oxide-semiconductor (CMOS) inverter circuits. 
The random position of nanosized metal grains result 
in 10% and 12% variations in the timing and power 
consumption for the CMOS inverter circuit. 
英文關鍵詞： Metal gate, Nanosized grain, Random work functions, 
Random number and position effects, Device 
characteristic fluctuation, Inverter circuit, Timing, 
Power consumption, Device simulation 
 
 2
金屬閘奈米晶粒導致之隨機功函數在 16 奈米高介電/金屬閘極元件特性擾動之研究 
Random Work Function in Characteristic Fluctuation of 16-nm High-κ/Metal-Gate Devices 
Induced by Nanosized Grains of Metal Gate 
 
計畫編號：NSC-100-2221-E-09-018 
執行期間：2011 年 8 月 1 日 至 2012 年 7 月 31 日 
主持人：國立交通大學電機工程學系 李義明教授 
 
一、 中文摘要 
此研究中，吾人探討在 16 奈米金氧半
(CMOS)場效電晶體金屬閘極上因奈米晶粒
造成隨機功函數之擾動影響。傳統使用平均
金屬功函數(AWKF)方法[1]，無法估計奈米
大小之金屬晶粒的隨機數目與位置效應造
成元件閘極上有不同隨機功函數之擾動效
應；因此，本研究計畫根據實驗上觀測到之
金屬晶粒大小，將閘極區分成許多具不同功
函數之小區塊並以三維度元件模擬方法直
接求解量子力學傳輸方程式去探討其影
響。研究發現，經實驗數據校估過的局部金
屬功函數(LWKF)方法，估計隨機功函數造成
N 與 P 型電晶體之臨界電壓擾動，會比用
AWKF 方法，各別大 1.5 與 1.6 倍，其主因
是局部區域奈米大小金屬晶粒之隨機位置
效應造成。所以才會有兩元件雖具相似臨界
電壓但在閘極上卻有不同的金屬晶粒分
布。計畫上更進一步使用三維度元件-電路耦
合模擬技術，去預測 CMOS 反相器電路之時
態擾動。奈米大小之金屬晶粒之隨機位置，
各別造成 16 奈米 CMOS 反相器電路在時態
與功率消耗上有 10%及 12%之變異。  
 
英文摘要 
In this work, we investigate the impact of 
random work functions (WKs) resulting from the 
nanosized grains of metal gate on 16-nm 
metal-oxide-semiconductor field-effect transistor 
(MOSFET) devices and circuits. The random 
number and position of nanosized metal grains 
induce rather different random WKs on the 
device’s gate which can not be modeled using an 
averaged WK; thus, we consider each individual 
WK of metal gate, according to the size of 
partitioned grains, in three-dimensional device 
simulation. By using the experimentally 
validated simulation technique, the results of this 
study indicate the random WK-induced threshold 
voltage fluctuation of N- and P-MOSFETs are 
about 1.5 and 1.6 times higher than the results 
calculated by the recent known averaged WK 
fluctuation (AWKF) method [1]. It is because 
even for devices have similar threshold voltages, 
they may exhibit quite different combination of 
WKs due to the random position of nanosized 
metal grains on the device’s gate. A coupled 
device-circuit mixed simulation technique is 
further adopted to explore the dynamic timing 
characteristic fluctuations for the complementary 
metal-oxide-semiconductor (CMOS) inverter 
circuits. The random position of nanosized metal 
grains result in 10% and 12% variations in the 
timing and power consumption for the CMOS 
inverter circuit.  
 
關鍵字 
16 奈米場效應電晶體、高介電金屬閘技
術、金屬功函數擾動、元件 DC/AC 特性擾
動、電路動態特性擾動、三維度元件模擬、
電路-元件耦合模擬法、金屬閘極、奈米大小
之晶粒，隨機金屬功函數、隨機數目與位置
效應、反相器電路、功率消耗 
 
二、 前言、研究目的與文獻探討 
場效應電晶體之幾何結構快速微縮
下，其特性變異對下世代互補式金氧半 
(CMOS) 技術[2-8]是主要挑戰之一。最近世
界各國發表許多可估計在CMOS元件與電路
之本質參數擾動的方法[9-24]。高介電值閘
極材料暨金屬閘極元件是一種有效壓抑本
質參數擾動的技術之ㄧ[25]。這種方法的好
處是可以降低閘極漏電流，增加閘極電容，
降低片電阻、費米能階釘住與聲子散射的效
應，且已為次45/32奈米元件的關鍵方法。但
是，在前瞻的奈米製程中[26-27]，閘極區之
金屬晶粒方向是無法控制與預測的。目前已
知的平均金屬功函數(AWKF)方法宣稱可估
 4
WKi
WK1
…
WK2 WK3
…
1WK
2WK
3WK
11, PΦ
22 , PΦ
33, PΦ
of a single 
transistor
1
N
effective i
i
WK WK N
=
=∑
Known parameters:
Gate area (A); Average grain size, (G);
Probability distribution of orientation (P)
Discretization of device gate area:
Average number of  grains on device 
gate area (N = A/G)
Random generation of the WK in 
each part: According to (P)
10,000 transistors for 
characterizing WKF-
induced fluctuations  
圖二：金屬功函數擾動之AWKF方法示意圖。 
 
位置效應，才會有兩元件有相同臨界電壓，
但在閘極上，卻有不同的晶粒排列。這是文
獻上已知的AWKF方法無法估計的。同時因
為 沒 有 適 合 16 奈 米 元 件 的 等 效 電 路
(Equivalent circuit model; Compact model; 
SPICE mode)，因此本計劃運用原子層級之
三維度元件-電路耦合模擬技術，研究隨機金
屬閘極功函數擾動造成CMOS反相器電路的
動態時域擾動。使用實驗驗證過的LWKF方
法估計，研究發現金屬功函數擾動，在數位
電路時序操作上，會造成10%的時脈變異，
而用AWKF方法只造成低估的5%變異。此
外，由於功率消耗是下世代CMOS技術的重
要議題，研究上也預測到金屬功函數擾動在
功率上造成12%的擾動。 
此報告之編排如下。第二節中，吾人簡
介本計劃提出之LWKF模擬方法之步驟。第
三節中，吾人比較在16奈米元件使用AWKF
方法和LWKF方法求出的臨界電壓擾動
(σVth)與閘極電容擾動(σCG)。並探討隨機金
屬功函數擾動造成CMOS反相器電路之特性
擾動。最後，總結本計劃研究結果，並討論
未來可能的研究工作與議題。 
 
三、 元件與 LWKF 模擬方法 
本計劃中研究之N型電晶體為16奈米元
件(元件寬度: 16奈米)，其非晶矽氮化鈦暨二
氧化鉿金屬閘極(Amorphous-based titanium 
nitride / Hafnium oxide gate stacks)之等效功
函數為4.52 eV、等效氧化層厚度為0.8奈米。
在模擬設定中，以氮化鈦(TiN)金屬閘極之等
效功函數為4.76 eV取代氮化鎢 (Tungsten 
Nitride)與氮化鉬(Molybdenum Nitride)為P型
電晶體的閘極材料，需要的功函數值可以用 
σV
th
 (m
V)
0
10
20
30
40
50
60
AWF method
Our 3D simulation
24.3
36.7
NMOS PMOS
25.6
42.5r method
KF method
N-MOSFET P-MOSFET   
(a) 
  
(b) 
圖三：分別由AWKF方法與LWKF方法求出，在
N與P型電晶體之臨界電壓擾動值。(b) N與P
型電晶體之臨界電壓的累積機率分布圖，其
中空心圓與空心塊各表示由LWKF方法與
AWKF方法求得；斜直線代表隨機變異範圍。 
 
鋁嵌入方法調到[30]。利用氧化鉿(Hafnium 
Oxide)與氧化層間之電偶極形成可調整功函
數；而鋁嵌入提供一固定之功函數值。本研
究使用之材料性質、元件設定與特性，如圖
一(a)之內表和表一所示。不同於AWKF方
法，吾人根據實驗以及文獻提到的晶粒大小
[31]，直接將元件閘極切塊成許多小區塊。
接著，吾人根據材料性質，隨機給每小塊區
域一功函數。之後，以實驗校估過的三維元
件模擬此元件[7-8]，如圖一(a)所示，其中，
產生共約兩百個隨機元件去估計隨機金屬
功函數造成的擾動。 
針對估計電路特性而言，可將欲研究之
數位電路與其內嵌之元件傳輸方程式耦合
成為一組具有元件傳輸方程式與電路端點
方程式之矩陣[8]，使用元件傳輸方程式之求
解結果為初始值對元件與電路兩種方程式
一起求解電路特性擾動。其中欲求之元件特 
6 
VG (V)
0.0 0.2 0.4 0.6 0.8
C
G
 (x
10
-3
fF
)
4
5
6
7
8
9
VG (V)
0.0 0.2 0.4 0.6 0.8
C
g (
x1
0-
3 fF
)
4
5
6
7
8
9
Our method AWKF method
(a)
(b)
8.2
6.8
0.56 0.8VG(V)
C
G
(x
10
-3
fF
)
Source
Drain
Source
Drain
TiN <200>, WK = 4.6 eV
TiN <111>, WK = 4.4 eV
4x1020 1x10181x1019
Charge Density (cm-3)
(c)
 
圖六：由LWKF與AWKF方法估計之閘極電容-閘極電壓 (CG-VG) 擾動曲線圖，其中紅線為
標準(nominal case)特性。 
 
σC
g (
x1
0-
3 fF
)
0.0
0.1
0.2
0.3
0.4
0.5
0.6
VG = 0.0 V, Nominal CG = 4.4 x 10
-3 (fF) 
VG = 0.4 V, Nominal CG = 5.8 x 10
-3 (fF) 
VG = 0.8 V, Nominal CG = 7.7 x 10
-3 (fF) 
Our method AWKF method
0.06
0.14
0.04
0.14
0.03
0.11
 
圖七：使用AWKF與LWKF方法，各別估計
N與P型電晶體因隨機金屬功函數擾動造成
其閘極電容擾動值。 
 
函數及其擾動，因臨界電壓與閘極功函數在
此方法之下是假設其關係為線性相依，因
此，可由此簡易的平均 AWKF 法來獲得數千
個元件臨界電壓之擾動值(並沒有真正執行
元件模擬)。隨著電晶體尺寸的微縮，若金屬
平均晶粒大小不改變，則可知元件閘極面積
表面上所包含之晶粒將越來越少，其功函數
分佈越似非高斯分佈，因此極需大樣本的蒙
地卡羅統計模擬來分析其擾動大小及其範
圍。特別值得注意地是，文獻上已知的
AWKF 方法，其閘極功函數為一平均值(不合
於奈米元件物理)，但本計劃研究上提出之
LWKF 方法，其閘極區域由許多不同功函數
值的小區塊組成的。閘極功函數為一合於奈
米元件物理之有效值。 
8 
Ti
m
in
g 
(p
s)
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
tf tHL tr tLH   
(a) 
Ti
m
in
g 
Fl
uc
tu
at
io
ns
 (p
s)
0.00
0.05
0.10
0.15
0.20
tf tHL tr tLH   
(b) 
Ti
m
in
g 
Fl
uc
tu
at
io
ns
 (p
s)
0.00
0.05
0.10
0.15
0.20
tf tHL tr tLH
0.076
0.093
0.131
0.165
  
(c) 
圖九：(a)反相器時域之標準特性圖。使用
(b)AWKF方法與(c)LWKF方法估計出之時
域擾動特性圖，其中算出之數值各為上升時
間(tr)、下降時間(tf)、高至低延遲時間(tHL)
與低至高延遲時間(tLH)。 
 
所示。在TiN<111>與<200>方向之間的電子
速度，成功反應因不同功函數值而被扭曲，
但若使用AWKF方法是無法得知的。 
    圖六(a)顯示，由LWKF與AWKF方法估
計之閘極電容-閘極電壓 (CG-VG) 擾動曲線
圖，其中紅線為標準(nominal case)特性。吾
人發現，由LWKF方法估計之閘極電容擾動
值(σCG)大約是AWKF方法的3.5倍大，原因
是因為有考慮隨機位置帶來的效應，兩方法 
Po
w
er
 (n
W
)
0
10
20
30
40
50
Pdyn Psc Pstat Ptotal   
(a) 
P
ow
er
 F
lu
ct
ua
tio
ns
 (n
W
)
0
2
4
6
8
Pdyn Psc Pstat Ptotal   
(b) 
Po
w
er
 F
lu
ct
ua
tio
ns
 (n
W
)
0
2
4
6
8
Pdyn Psc Pstat Ptotal   
(c) 
圖十：(a)反相器功率消耗之標準特性圖。使
用(b)AWKF方法與(c)LWKF方法估計出之
各擾動功率消耗特性圖，其中算出之數值各
為動態功率消耗(Pdyn)、短路功率消耗(Psc)、
靜態功率消耗(Pstat)與總功率消耗(Ptotal)。 
 
估出的擾動在高電壓特別明顯不同。為比較
隨機位置造成之效應，吾人放大高電壓時之
閘極電容擾動曲線，如圖六(b)所示。圖六(c)
為隨機選取兩元件之電荷分佈比較圖，可清
楚看不同TiN <111>方向位置分佈，造成不
電荷分佈圖，此說明了閘極電容擾動值大於
AWKF方法。 
    圖七歸納出由AWKF方法與LWKF方法
估計出，在不同三種閘極電壓下之擾動閘極
10 
表二：16 奈米 CMOS 反相器電路之各種功率消耗及其擾動值比較表。 
 Nominal value (nW) Power fluctuation (nW) 
 AWKF method Our method AWKF method Our method  
Pdyn 21 21 0.56 0.62 
Psc 19 19 2.13 3.56 
Pstat 5 5 2.61 3.74 
Ptotal 45 45 3.42 5.20 
 
表三：不同TiN晶粒大小之對於N與P型場效應電晶體臨界電壓擾動(σVth)之影響。 
 
五、 結論 
在這研究中，吾人使用三維元件模擬方
法求解16奈米HKMG CMOS元件。不同於最
近發表的AWKF方法[1]，能成功反應奈米金
屬晶粒隨機性物理的LWKF方法可以考慮到
金屬閘上不同晶粒方向造成的效應。研究發
現使用AWKF方法會低估金屬功函數擾動造
成的影響，因為此法無法估計金屬晶粒的隨
機位置造成的效應。此計畫研究金屬功函數
造成CMOS元件的臨界電壓擾動值、閘極電
容擾動值、CMOS反相器電路的時域擾動及
功率擾動。未來，吾人將繼續探討壓抑金屬
功函數擾動之技術。根據目前最新的研究顯
示，如表三所示，可以發現當製程技術可以
將奈米晶粒大小控制在4奈米以下時，其臨
界電壓的擾動可以獲得明顯的抑制，這部份
的技術發展有賴於製程與元件之共同最佳
化設計來實現。 
總之，本年度之專題研究計畫已成功達
成進度，並分析下世代平面電晶體之元件特
性受奈米金屬晶粒導致之閘極功函數的影
響程度。同時進ㄧ步分析金屬功函數擾動在
16奈米CMOS數位電路的動態時脈特性影
響，分別從元件技術或電路操作之角度，評
比不同層級的擾動。計畫執行期間，研究團
隊已發表3篇電子電機領域頂尖之IEEE期刊
論文，1篇頂尖電子元件IEDM國際會議論
文，以及多篇優良之SCI/IEEE期刊與國際重
要會議論文。研究團隊並獲得3項國內外專
業學會與IEEE專業會議最佳論文獎。 
 
誌謝 
此研究感謝行政院國科會科計畫(NSC) (計
畫編號：NSC-100-2221-E-009-018 之部份經
費補助。並感謝台積電前瞻技術與設計服務
處相關部門提供部份之元件樣本製造與實
驗量測的幫忙與討論。 
 
 
參考文獻 
[1] H. Dadgour, De Vivek, K. Banerjee, “Statistical Modeling 
of Metal-Gate Work-Function Variability in Emerging 
Device Technologies and Implications for Circuit 
Design,” in International Conference on Computer-Aided 
Design, pp. 270-277, Nov. 2008. 
[2] G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. 
Asenov, “Simulation study of individual and combined 
sources of intrinsic parameter fluctuations in conventional 
nano-MOSFETs,” IEEE Trans. Electron Devices, Vol. 53, 
No. 12, pp. 3063-3070, Dec. 2006.  
[3] K. Noda, T. Tatsumi, T. Uchida, K. Nakajima, H. 
Miyamoto, and C. Hu, “A 0.1-μm delta-doped MOSFET 
fabricated with post-low-energy implanting selective 
epitaxy,” IEEE Trans. Electron Devices, Vol. 45, pp. 
809-814, Apr. 1998.  
[4] K.-F. Lee, Y. Li, and C.-H. Hwang, “Asymmetric gate 
capacitance and dynamic characteristic fluctuations in 16 
nm bulk MOSFETs due to random distribution of discrete 
dopants,” Semiconductor Science Tech., Vol. 25, No. 4, 
045006, 2010.  
[5] Y. Li, and C.-H. Hwang, “Discrete-Dopant-Induced 
Characteristic Fluctuations in 16 nm Multiple-Gate 
Silicon-on-Insulator Devices,” Journal of Applied Physics, 
Vol. 102, No. 8, 084509, October 2007.  
 1
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：101 年 10 月 31 日 
一、參加會議經過 
此行接受 IEEE IMFEDK 2012 大會主席之邀請，旨在參加 IEEE 在日本大阪關西
大學舉行之未來電子元件專業學術會議；會議名稱：IEEE 2012 International Meeting 
for Future of Electron Devices, Kansai (IEEE IMFEDK 2012)，會議時間與地點為：May 
9th-11st, 2012 Osaka, Japan，發表 Keynote Speech 之學術論文以及吸取該領域最新之研
究方向。與會行程敘述如下：於五月八日由桃園機場出發，當日下午抵達日本關西
國際機場，當日下午抽空搭乘大眾交通工具至大會會場領取註冊資料並熟悉會場環
境，傍晚參加大會歡迎會。 
五月九日一早即與會 IEEE IMFEDK 2012 參加會議，並聆聽 III-V 奈米電晶體、
自旋電子記憶體、矽鍺材料製程等多篇論文演講，主要皆專注在新材料製程、能帶
結構與晶面方向對於場效應電晶體的特性提昇。在 Keynote Speech 場次，口頭發表
一小時之專題論文，題目：“Toward Full Fluctuation Analysis of Small FETs,” 由於
HKMG 的技術是電晶體微縮的重要技術之一，此研究工作受到熱烈討論，文中提到
的臨界電壓受擾動之模式、模擬、解析模式，以及實驗驗證被認為是解釋本質參數
擾動的重要依據，發表後，世界各國專業人士，包括日本東京大學、IBM 研究中心、
史丹福大學、中國清華大學、等等之與會人員皆與筆者進行進一步之技術討論與專
計畫編號 NSC 100-2221-E-009-018- 
計畫名稱 金屬閘奈米晶粒導致之隨機功函數在 16 奈米高介電/金屬閘極元件特
性擾動之研究 
出國人員
姓名 李義明 
服務機構
及職稱 國立交通大學電機系教授 
會議時間 2012 年 5 月 9 日至 2012 年 5 月 11 日 會議地點 日本大阪 
會議名稱 
(中文)IEEE 關西未來電子元件國際會議 
(英文)  IEEE 2012 International Meeting for Future of Electron Devices, 
Kansai (IEEE IMFEDK 2012) 
發表論文
題目 
(中文) (Keynote Speech) 小尺寸場效應電晶體擾動分析 
 
(英文) (Keynote Speech) Toward Full Fluctuation Analysis of Small FETs 
978-1-4673-0836-6/12/$31.00 ©2012 IEEE 
Toward Full Fluctuation Analysis of Small FETs 
Yiming Li* and Hui-Wen Cheng 
Parallel and Scientific Computing Laboratory, Department of Electrical and Computer Engineering 
National Chiao Tung University, 1001 Ta-Hsueh Road, Hsinchu City, Hsinchu 300, Taiwan 
*e-mail: ymli@faculty.nctu.edu.tw 
 
Abstract—We, for the first time, estimate total fluctuation 
resulting from random dopants, interface traps and work 
functions using experimentally calibrated 3D statistical 
device simulation on 16-nm-gate high-κ/metal gate planar 
and bulk FinFET devices. The total full 3D simulated 
threshold voltage fluctuation (σVth), induced by the 
aforementioned random sources simultaneously, is different 
from their statistical total sum because the assumption of 
independently and identically distributed random variables 
is invalid owing to strong surface potential’s interactions 
among them. Structural innovation using bulk FinFET 
implies significant fluctuation suppression, which is about 
45.6% reduction on σVth. 3D vertical channel-based device 
provides good capability in fluctuation reduction, compared 
with process efforts on low interface trap density (e.g., Dit is 
below 1011 eV-1cm-2) and small grain size (e.g.,, 1x1 nm2) of 
metal gate on planar one.  
Keywords-fluctuation; bulk FinFETs; statistical device 
simulation; random dopants; interface traps; work functions 
I.  INTRODUCTION 
Except the process variation effects, the random effects 
including random dopants (RDs), interface traps (ITs) and 
work functions (WKs) are crucial for device characteristics 
of nanometer scale planar and vertical silicon channel field 
effect transistors. Diverse issues of fluctuation have been 
of great interests in these years [1-3]. Fluctuation induced 
by all RDs (RDF), ITs (ITF) and WKs (WKF) on high-
κ/metal gate (HKMG) planar MOSFET devices was 
reported in our recent work [1]; however, study on bulk 
FinFET devices has not been examined yet. In this study, 
we estimate all random factors consisting of RDs, ITs and 
WKs simultaneously on characteristic fluctuation, such as 
the variability of DC, AC and cut-off frequency of 16-nm-
gate HKMG small FETs by using experimentally 
calibrated 3D quantum-corrected device simulation. Full 
fluctuations are further compared with their statistical sum 
with respect to planar MOSFETs as well as bulk FinFET 
devices in the unified analyzing methodology.  
II. FULL FLUCTUATION AND RESULT DISCUSSION 
A schematic plot of the studied 16-nm-gate MOSFET 
(width: 16 nm) with 4x4 nm2 amorphous-based TiN/HfO2 
gate stack and EOT of 0.8 nm is shown in the left plot of 
Fig. 1, where the effects of RDs, ITs and WKs can be 
computed individually, pairwisely, and simultaneously [1]. 
The experimentally validated nominal channel doping 
concentration is about 1.5x1018 cm-3 and Vth = 250 mV is 
calibrated for low operating power. The right plot of Fig. 1 
shows the simulated structure of fabricated bulk FinFETs. 
For σVth, the slope of all fluctuation sources cannot be 
simply explained by each component, such as RDs, ITs 
and WKs, respectively. Fig. 2 is the cumulative probability 
of σVth with respect to each pairwised and ALL 
fluctuations. The ALL is 3D device simulation with 
considering RDs, ITs, and WKs at the same time. For the 
case of ALL, the line slope is very similar to the combined 
RDs&ITs and the combined RDs&WKs. As shown in Fig. 
3, the large overestimation (>16%) appears in the cases of 
RDs&WKs as well as ITs&WKs owing to significant 
canceling out of localized WKs-fluctuated potential 
barriers in the total 3D simulation. Therefore, the 
difference is large. For the case of RDs&ITs, the 
magnitude of mutual canceling out is limited at high bias 
regions. Nevertheless, we still cannot calculate the ALL-
induced fluctuation by these pairwised random sources 
because characteristics, as influenced by different degrees 
of fluctuation, are also in relation to random RDs, WKs, 
and ITs near source and drain ends. As shown in the right 
plot of Fig. 4, the σCG is strongly affected by ITs; 
therefore, reducing the density of ITs (Dit) is crucial for 
minimizing σVth and σCG. The fluctuation tendency of 
transconductance, as shown in the left plot of Fig. 4, is 
similar to the fluctuation of drain current [1]. As shown in 
Fig. 5, before entering the strong inversion, the cases of 
ALL and RDs possess larger σfT than that of ITs. At high 
field region, ITs locating at Si/HfO2 interface are 
significantly for σfT, where the σfT induced by RDs is 
relatively suppressed by the screen effect. As shown in Fig. 
6, we compare the studied control device with two 
different suppression approaches. The first one is with the 
same planar device possessing low Dit (< 1011 ev-1cm-2) 
and amorphous metal gate, with 1x1 nm2 TiN grains. This 
case could be achieved by advanced annealing process as 
well as composite metal gate or multi-layer gate materials. 
The suppression of σVth (about 19.2% reduction) can be 
obtained in this case. The second case is a 3D 16-nm bulk 
FinFET with the same fluctuation conditions adopted in 
the control sample. A 45.6% reduction on σVth is achieved 
by this case (reducing from 55.5 to 30.2 mV). Thus, bulk 
FinFET device has large suppression on σVth, compared 
with process innovation to planar devices. Without 
including line and fin edges’ roughness, as shown in Fig. 7, 
the fluctuation suppression capability of bulk FinFET with 
the aspect ratio (AR) = fin height / fin width = 2 could be 
further enhanced as AR is increased. However, the 
effectiveness is saturated as AR is increased (e.g., AR = 5); 
consequently, an optimal AR shall be compromised 
between process variation and random sources.  
III. CONCLUSIONS 
The main findings of this study suggest all fluctuations 
should be considered simultaneously owing to existence of 
interactions among sources resulting from random natures. 
Compared with planar MOSFETs, bulk FinFETs can 
minimize random fluctuation for 16-nm-gate device era.  
REFERENCES 
[1] Y. Li, H.-W. Cheng, Y.-Y. Chiu, C.-Y. Yiu, and H.-W. Su, “A 
Unified 3D Device Simulation of Random Dopant, Interface Trap 
and Work Function Fluctuations on High-κ/Metal Gate Device,” 
IEDM Tech. Digest, Washington, DC, USA, 2011, pp. 107-110. 
[2] H.-W. Cheng, F.-H. Li, M.-H. Han, C.-Y. Yiu, C.-H. Yu, K.-F. Lee, 
and Y. Li, “3D Device Simulation of Work-Function and Interface 
Trap Fluctuations on High-κ/Metal Gate Devices,” IEDM Tech. 
Digest, San Francisco, USA, 2010, pp. 379-382. 
[3] Y. Li, C.-H. Hwang, T.-Y. Li, and M.-H. Han, “Process Variation 
Effect, Metal-Gate Work-Function Fluctuation and Random 
Dopant Fluctuation in Emerging CMOS Technologies,” IEEE 
Trans. Electron Devices, vol. 57, pp. 437-44, Feb. 20107. 
This work was supported in part by National Science Council (NSC)
Taiwan under Contract No. NSC-100-2221-E-009-018. 
研究生出席國際學術會議報告 
101 年 06 月 30 日 
報告人姓名 陳頡陽 
就讀校院
（科系所）
                     □博士班研究生 
國立交通大學電信工程研究所 
                     ■碩士班研究生 
   會議時間 
     地點 
2012/06/18～
2012/06/21 
美國加州聖克拉拉 
本會核定
補助文號  
   會議名稱  (中文) 第 15 屆國際奈米科技會議 
 (英文) Nanotechnology Conference and Expo 2012 (nanotech 2012)  
 發表論文題目  (中文) 場效應電晶體隨機摻雜及介面缺陷之統計變異分析  
 (英文) On Statistical Variation of MOSFETs Induced by Random-Discrete-Dopants and 
Random-Interface-Traps 
      
圖五: 筆者聆聽會議之報告一。  圖六: 筆者聆聽會議之報告二。 
 
如圖一到六所示，筆者於此會議之學術活動，今年 NSTI Nanotech 2012 在美國加州聖克
拉拉會議中心(Santa Clara Convention Center, California, USA)舉行，此會議據悉為世界最大
的奈米技術會議，其內容包括奈米物理、材料、化學、醫藥、電子、半導體、生物，與奈米產
業論壇等多種領域。本會議今年接受約數百多篇報告論文，筆者有幸成為少數口頭報告的論文
之一，與來自世界各國的學術界或專業研究機構與產業界，專家、人才、與學者齊聚一堂，彼
此交換最新的奈米技術與研究訊息。此會議的時程為 2012/6/18 到 2012/6/21，於是筆者從桃
園機場搭乘長榮航空 BR28 班機在前一天抵達美國舊金山機場，準備住宿行程與口頭報告。除
了準備我在 2012/6/21 的口頭報告以外，筆者在大會舉辦期間(18~21 日)全程參與，參觀了許
多新的討論與研究，包含模擬方式改良、量子訊號傳輸、電路元件結構與材料改良等新穎的思
維，而聽取他人提問對我爾後的研究方向有收益良多。大會結束後，我參觀了世界頂尖知名學
府：加州史丹佛大學以及矽谷，隨即在 6/23 凌晨搭乘長榮 BR17 班機返台。 
 
二、與會心得 
在此次會議中包含了各領域中關於奈米科技的論文，不同領域的內容是難以理解的，提問
者也多來自不同領域，需要更詳細的解釋，筆者看外國一個好的報告者，會用圖表或動畫先闡
述概念，再做更深入專業報告，深感佩服。報告過程筆者感受到外國人對於研究抱持開放的態
度，提問常問是否能用於其他研究。另外結果是不確定的，有的報告者是以失敗的經驗報告分
析、了解過程，改良新方法。思考方式除了改良，有時是不同概念衍伸進來的創意思維，像是
最省電的訊號傳輸即是無電流，新想法與新困難隨之產生，做新的研究。提問者並不預設想法
可不可行，報告者除了解釋外還能思考這些新的可能。最後，東、西方的思維差異，筆者認為
在於態度以及批判方式不同，西方人面對困難，分析後得到方法的極限與特性。東方人講究效
率以及一個可靠的答案或方法，專長在改良，各有優點。 
 
On Statistical Variation of MOSFETs Induced by Random-Discrete-Dopants and 
Random-Interface-Traps  
Yiming Li*, Hsin-Wen Su, Chieh-Yang Chen, Hui-Wen Cheng, Yu-Yu Chen, and Han-Tung Chang  
 
Parallel and Scientific Computing Laboratory, Department of Electrical and Computer Engineering,  
National Chiao Tung University, 1001 Ta-Hsueh Road, Hsinchu 300, Taiwan 
*Tel: +886-3-5712121 ext. 52974; Fax: +886-3-5726639; E-mail address: ymli@faculty.nctu.edu.tw 
 
ABSTRACT 
 
In this work, we statistically study characteristic 
fluctuation of 16-nm-gate high-/metal gate (HKMG) 
MOSFETs by random-discrete-dopants (RDDs) inside 
silicon channel and random-interface-traps (RITs) at high-
/silicon interface. Randomly generated devices with three-
dimensional (3D) RDDs inside device channel and 2D RITs 
at HfO2/Si interface are incorporated into quantum-
mechanically corrected 3D device simulation. Device 
characteristics, as influenced by different degrees of 
fluctuation, are discussed in relation to RITs near the source 
and drain ends, and RDDs near the device channel surface 
and silicon substrate. Characteristic fluctuations are 
affected to different extents by the random combinatorial 
RDDs and RITs. Nonlinearly correlated RDDs and RITs 
further violate the statistical assumption of independent 
identical distributions between the RDDs- and RITs-
induced random variables. Consequently, for the studied 
16-nm-gate HKMG MOSFETs, the threshold voltage 
fluctuation induced by the combined RDs and ITs is less 
than their statistical sum due to local interaction of surface 
potentials resulting from the RDDs and RITs 
simultaneously. In contrast to RDDs fluctuation, the 
screening effect of device’s inversion layer cannot 
effectively screen potential’s variation resulting from RITs; 
thus, devices still have noticeable gate capacitance 
characteristic fluctuation under high gate bias. 
 
Keywords: Drain-induced barrier lowering; Subthreshold 
swing; Random-interface-traps; random-discrete-dopants; 
near source; near channel surface; random position effect; 
fluctuation; MOSFETs 
 
1 INTRODUCTION 
 
Process variation and random fluctuation are severe 
challenges [1-3] in scaling down silicon-based devices 
continuously according to Moore’s law. Emerging 
fluctuation sources [4-5] consists of random dopant 
fluctuation (RDF) [6-8] and interface trap fluctuation (ITF) 
[9-11] which degrade device characteristic significantly.   
In this work, characteristic fluctuations, induced by 
RDDs and RITs, of 16-nm-gate HKMG MOSFET device 
are studied by using an experimentally calibrated 3D device 
simulation. Because RITs exhibit a spike of local energy 
barrier and trap majority carriers, for the N-MOSFETs, 
electrons are trapped by acceptor-like traps and result in 
high Vth, all fluctuated drain current-gate voltage (ID-VG) 
curves are thus shifted right. The fluctuation of drain 
current is pronounced resulting from random ITs at sub-
threshold regions; however, it is reduced as VG increases 
due to inversion charges filling the interface states and 
minimizing their impact; nevertheless, the existing RITs at 
the HfO2/Si interface weaken the screening effect, in 
contrast to RDF. For the same number of RDDs (or RITs), 
simulated device samples indicate that RDDs near the 
channel surface (or RITs near the source end), respectively, 
locally alter potential barrier significantly; consequently, 
devices possess rather different drain-induced barrier 
lowering (DIBL) fluctuations. The finding further indicates: 
Vth,“RDDs and RITs” < (2Vth,RDDs + 2Vth,RITs)0.5, where the 
Vth,“RDDs and RITs” is the combined “RDDs and RITs”-
induced threshold voltage fluctuation, Vth,RDDs and the 
Vth,RITs are only the RDDs- and ITs- induced threshold 
voltage fluctuations, respectively. Such overestimation on 
the threshold voltage fluctuation is the basic statistical 
assumption of independent identical distributions for only 
the RDDs- and RITs-induced random threshold voltages 
does not hold at all. Similarly, the impact of combined 
RDDs and RITs on the Ion, Ioff, and CG is estimated and 
discussed. 
 
2 STATISTICAL 3D DEVICE SIMULATION 
 
To assess the most critical impact of RDDs and RITs on 
device’s characteristics, the studied devices have the same 
channel length and device width of 16 nm, a TiN/HfO2 gate 
stack, and an effective oxide thickness of 0.8 nm, as shown 
in Fig. 1(a). The nominal DC characteristic of the devices is 
calibrated with ITRS roadmap for low operating power, 
where the threshold voltage of the 16-nm-gate N-
MOSFETs is equal to 250 mV. Note that all adopted 
material properties, device settings, and mobility model 
follow our recent experiment and simulation studies [1-2,4]. 
Figures 1(b) and (c) illustrate the simulation settings of 
RDDs and RITs on the tested device. The simulation 
method of RDF and ITF follows the details appearing in our 
earlier work [1-2]. Hundreds device samples are generated 
for statistical variation calculations. 
 
3 RESULTS AND DISCUSSION 
 
Figure 2 shows the off-state (VD = 0.8 V and VG = 0 V) 
potential distributions and on-state (VD =VG = 0.8 V) 
ಃ554ډ557।
<2’> <3’>
<2’> + <3’>
Si
Oxide
Surface Between 
Oxide and Si
<1’> + <2’>
16
 
n
m
16
 
nm
16 nm
<1’>
S D
S D S D
S D S D
 
(a) 
Distance from Source to Drain (nm)
0 5 10 15
En
e
rg
y 
(eV
)
-1.0
-0.5
0.0
<1'> IT
<2'> RD at 2 nm below surface
<3'> RD at 4 nm below surface
<4'> RD+IT
<5'> RD+RD
 
(b) 
Figure 3. (a) The schematics of channel and (b) corresponding 
potentials fluctuated by 1 IT at the interface (the case <1’> ), 1 RD 
located 2 (the case <2’> ) and 4 (the case <3’> ) nm below the 
surface, the combined case of <1’> + <2’>, and the case of <2’> + 
<3’>, respectively. All surface potentials are extracted from the 
source end to the drain end, where the RDs and/or IT are locating 
at x = 5 nm. 
 
insufficient to explain the Vth. Plot of the Ioff-Ion of the N- 
and P-MOSFETs is shown in Fig. 6(b), where each symbol 
indicates the result induced by the combined RDDs and 
RITs. The inset shows the scatter relationship. Plot of the 
CG of the N-MOSFETs induced by RDDs, RITs and 
combined RDDs and RITs under VG = 0.4 V and 0.8 V are 
shown in Fig. 6(c). 
 
4 CONCLUSIONS 
 
We have explored the local interaction of surface 
potentials among the RDDs, RITs, and combined RDDs 
and RITs for the 16-nm-gate CMOS devices. Due to 
randomly positioned charges resulting from the RDDs and 
RITs in the 16-nm-gate CMOS devices, the “RDDs and 
RITs” has an enlarged peak of localized spikes compared 
with the results of individual RDDs and RITs, respectively. 
It implies that the local interaction and nonlinear coupling 
effects should be considered simultaneously for the RDF 
and ITF in emerging HKMG CMOS devices. 
 
ACKNOWLEDGEMENT 
This work was supported in part by Taiwan National Science 
Council (NSC) under Contract NSC-100-2221-E-009-018 and by 
tsmc, Hsinchu, Taiwan under a 2011-2012 grant. 
REFERENCES 
[1] Y. Li, H.-W. Cheng, Y.-Y. Chiu, C.-Y. Yiu, and H.-W. 
Su, “A Unified 3D Device Simulation of Random 
Dopant, Interface Trap and Work Function Fluctuations 
on High-/Metal Gate Device,” in: IEEE International 
Electron Devices Meeting Technical Digest, pp. 5.5.1 - 
5.5.4, 2011.  
[2]H.-W. Cheng, F.-H. Li, M.-H. Han, C.-Y. Yiu, C.-H. Yu, 
K.-F. Lee, and Y. Li, “3D Device Simulation of Work-
Function and Interface Trap Fluctuations on High-
k/Metal Gate Devices,” in: IEEE International Electron 
Devices Meeting Technical Digest, pp. 379-382, 2010. 
[3] X. Wang, A. R. Brown, B. Cheng, A. Asenov, 
“Statistical variability and reliability in nanoscale 
FinFETs,” in: IEEE International Electron Devices 
Meeting Technical Digest, pp. 5.4.1 - 5.4.4, 2011. 
 [4]Y. Li, C.-H. Hwang, T.-Y. Li, and M.-H. Han, “Process-
Variation effect, Metal-Gate Work-Function fluctuation, 
and random-dopant fluctuation in emerging CMOS 
technologies,” IEEE Trans. Electron Devices, vol. 57, 
no. 2, pp. 437-447, 2010. 
[5] Y. Li, C.-H. Hwang, and M.-H. Han, “Simulation of 
Characteristic Variation in 16-nm-Gate FinFET Devices 
Due to Intrinsic Parameter Fluctuations,” 
Nanotechnology, vol. 21, no. 9, 095203, 2010.  
 
Table 1. Summary of Vth and potential difference induced by 1 IT at the interface ( the case <1’> ), 1 RD located at 2 nm (the case <2’> ) and 
4 nm (the case <3’> ) below the surface, the combined case of <1’> + <2’>, and the case of <2’> + <3’>, respectively. 
 <1’>  
1 IT at the 
interface 
<2’>  
1 RD at 2 nm below 
the surface 
<3’>  
1 RD at 4 nm below 
the surface 
<1’> + <2’> <2’> + <3’> 
Vth (V) 0.196 0.304 0.298 0.312 0.362 
Potential 
Difference (eV) 0.4332 0.3845 0.3522 0.5392 0.5433 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/10/31
國科會補助計畫
計畫名稱: 金屬閘奈米晶粒導致之隨機功函數在16奈米高介電/金屬閘極元件特性擾動之
研究
計畫主持人: 李義明
計畫編號: 100-2221-E-009-018- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
1. 學術成就: 提出 Localized Work Function Fluctuation 分析技術, 可以用
於奈米 CMOS 電晶體金屬閘極對於元件特性擾動的分析. 成果發表於 IEDM 國際
頂尖會議. 主持人受邀擔任 IEDM 國際頂尖會議議程委員, 受邀擔任 IEEE 
IMFEDK 會議之 keynote speaker, 日本東北大學合聘教授, 從事先進奈米材料
研究以及能源應用, 受邀赴法國 Grenoble INP 擔任 Phelma 訪問教授, 從事奈
米線生醫感測元件技術研究合作, 協助台積電從事奈米 CMOS 元件特性變異分
析, 並於今年三月發表專門技術演講, 協助奇美電從事驅動電路設計最佳化. 
2. 研究團隊榮獲: 1. Best Paper Award: IEEE Asia Symposium & Exhibits on 
Quality Electronic Design 2011 (IEEE ASQED 2011)； 2. Best Paper Award: 
The International Electron Devices and Materials Symposium 2011 (IEDMS 
2011)； 以及 3. 傑出論文奬優等: 2012 電子工程技術研討會 (2012 ETS). 
3. 技術創新: 傳統分析電晶體金屬閘極隨機功函數擾動, 皆使用 Averaged 
Work Function Fluctuation 方法, 這種方法僅能估出平均值, 無法考慮到局
部區域奈米金屬晶粒導致的隨機功函數受到晶粒大小, 位置與數目對於元件的
影響. 本計劃提出的 Localized Work Function Fluctuation 分析技術成功解
決上述問題. 對於下世代奈米 CMOS 電晶體技術, 有嶄新的分析創新技術, 此
法在該領域領先世界相關研究. 
4. 社會影響: Localized Work Function Fluctuation 分析技術兼具奈米元件
物理學理以及技術實務, 可以立即協助我國半導體先進製程技術之開發, 特性
分析, 以及電路設計等應用. 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
