/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  reg [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [32:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = { celloutsig_1_1z[5:4], celloutsig_1_11z } % { 1'h1, celloutsig_1_5z[4:3] };
  assign celloutsig_1_17z = in_data[131:122] % { 1'h1, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_18z = in_data[99:96] % { 1'h1, celloutsig_1_17z[5:3] };
  assign celloutsig_0_4z = in_data[23:21] % { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_5z = { celloutsig_0_3z[1], celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_1z[7:1], in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_5z[7:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_6z[5:3] % { 1'h1, in_data[66], celloutsig_0_7z };
  assign celloutsig_0_9z = { celloutsig_0_5z[8:4], celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_1z[5:0] };
  assign celloutsig_0_12z = celloutsig_0_1z[5:0] % { 1'h1, celloutsig_0_9z[4:0] };
  assign celloutsig_0_13z = celloutsig_0_12z[3:1] % { 1'h1, celloutsig_0_12z[3:2] };
  assign celloutsig_0_14z = { in_data[69:42], celloutsig_0_0z } % { 1'h1, in_data[81:55], celloutsig_0_11z };
  assign celloutsig_0_16z = in_data[55:42] % { 1'h1, celloutsig_0_6z[12:0] };
  assign celloutsig_0_18z = celloutsig_0_6z[8:4] % { 1'h1, celloutsig_0_17z[3:1], celloutsig_0_15z };
  assign celloutsig_0_21z = celloutsig_0_5z[8:3] % { 1'h1, celloutsig_0_1z[5:1] };
  assign celloutsig_0_24z = { celloutsig_0_16z[3:0], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[5:3], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[151:146] % { 1'h1, in_data[139:135] };
  assign celloutsig_1_3z = { in_data[113:107], celloutsig_1_0z } % { 1'h1, in_data[151:145] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[5:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[173:143], celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, in_data[183:161], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = in_data[177:165] % { 1'h1, celloutsig_1_7z[24:13] };
  assign celloutsig_0_3z = in_data[36:34] % { 1'h1, in_data[80:79] };
  assign celloutsig_1_10z = { celloutsig_1_5z[5], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_8z[11:4], celloutsig_1_4z };
  assign celloutsig_0_0z = & in_data[79:64];
  assign celloutsig_1_16z = & { celloutsig_1_10z[2:1], celloutsig_1_8z[11:9], in_data[144:139], in_data[117:111] };
  assign celloutsig_1_19z = & celloutsig_1_7z[24:6];
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_3z, in_data[79:64] };
  assign celloutsig_0_11z = & { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, in_data[79:64] };
  assign celloutsig_0_15z = & { celloutsig_0_14z[18:9], celloutsig_0_4z, celloutsig_0_3z, in_data[79:64] };
  assign celloutsig_0_19z = & { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_22z = & celloutsig_0_5z[9:3];
  assign celloutsig_0_23z = & celloutsig_0_21z;
  assign celloutsig_1_0z = & in_data[152:141];
  assign celloutsig_0_2z = & { in_data[79:64], in_data[28:19] };
  assign celloutsig_1_2z = & in_data[144:139];
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_1z, in_data[156:153], in_data[144:139] };
  assign celloutsig_1_11z = & { celloutsig_1_7z[6:4], celloutsig_1_3z, celloutsig_1_1z, in_data[156:139] };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[67:60];
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_17z = celloutsig_0_12z[4:0];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
