/* Copyright 2022 Jan Stephan
 * SPDX-License-Identifier: MPL-2.0
 */

#include <alpaka/standalone/GenericSycl.hpp>

#ifndef ALPAKA_SYCL_BACKEND_XILINX
#    define ALPAKA_SYCL_BACKEND_XILINX
#endif

#ifndef ALPAKA_SYCL_TARGET_FPGA
#    define ALPAKA_SYCL_TARGET_FPGA
#endif
