// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2019\sampleModel2019_1_sub\Mysubsystem_43.v
// Created: 2024-08-16 16:24:21
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_43
// Source Path: sampleModel2019_1_sub/Subsystem/Mysubsystem_43
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_43
          (clk,
           reset,
           enb,
           U,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] U;  // uint8
  output  Out1;  // ufix1


  wire cfblk1_out1;
  wire cfblk171_out1;  // ufix1


  cfblk1 u_cfblk1 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(U),  // uint8
                   .Y(cfblk1_out1)
                   );

  assign cfblk171_out1 = cfblk1_out1;



  assign Out1 = cfblk171_out1;

endmodule  // Mysubsystem_43

