<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tp_sac_documentation: TAMP_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">tp_sac_documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">TAMP_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g431xx.html">Stm32g431xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Tamper and backup registers.  
 <a href="struct_t_a_m_p___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9a396bf60fe92f8ea0713862d9679e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">FLTCR</a></td></tr>
<tr class="separator:a7b9a396bf60fe92f8ea0713862d9679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52555c0aaca0111720c26d793c1df010"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a52555c0aaca0111720c26d793c1df010">RESERVED1</a> [6]</td></tr>
<tr class="separator:a52555c0aaca0111720c26d793c1df010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:a524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3f39467dbb5d996dc25056c82670e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a5f3f39467dbb5d996dc25056c82670e5">RESERVED4</a> [48]</td></tr>
<tr class="separator:a5f3f39467dbb5d996dc25056c82670e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4808ec597e5a5fefd8a83a9127dd1aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a></td></tr>
<tr class="separator:a4808ec597e5a5fefd8a83a9127dd1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85290529fb82acef7c9fcea3718346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a></td></tr>
<tr class="separator:af85290529fb82acef7c9fcea3718346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a></td></tr>
<tr class="separator:aaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a></td></tr>
<tr class="separator:a0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a></td></tr>
<tr class="separator:ab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a></td></tr>
<tr class="separator:ab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d854d2d7f0452f4c90035952b92d2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a></td></tr>
<tr class="separator:a1d854d2d7f0452f4c90035952b92d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a></td></tr>
<tr class="separator:a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1085f6aae54b353c30871fe90c59851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a></td></tr>
<tr class="separator:ac1085f6aae54b353c30871fe90c59851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c33564df6eaf97400e0457dde9b14ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a></td></tr>
<tr class="separator:a6c33564df6eaf97400e0457dde9b14ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade2881a3e408bfd106b27f78bbbcfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a></td></tr>
<tr class="separator:aade2881a3e408bfd106b27f78bbbcfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66d5e2d3459cff89794c47dbc8f7228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a></td></tr>
<tr class="separator:ac66d5e2d3459cff89794c47dbc8f7228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a></td></tr>
<tr class="separator:a6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a></td></tr>
<tr class="separator:a6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60f13e6619724747e61cfbff55b9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a></td></tr>
<tr class="separator:ac60f13e6619724747e61cfbff55b9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafaddc3a983eb71332b7526d82191ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_a_m_p___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a></td></tr>
<tr class="separator:afafaddc3a983eb71332b7526d82191ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Tamper and backup registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00664">664</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4808ec597e5a5fefd8a83a9127dd1aec" name="a4808ec597e5a5fefd8a83a9127dd1aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4808ec597e5a5fefd8a83a9127dd1aec">&#9670;&#160;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 0, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00678">678</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aade2881a3e408bfd106b27f78bbbcfc9" name="aade2881a3e408bfd106b27f78bbbcfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade2881a3e408bfd106b27f78bbbcfc9">&#9670;&#160;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 10, Address offset: 0x128 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00688">688</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac66d5e2d3459cff89794c47dbc8f7228" name="ac66d5e2d3459cff89794c47dbc8f7228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66d5e2d3459cff89794c47dbc8f7228">&#9670;&#160;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 11, Address offset: 0x12C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00689">689</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6f7eee5ae8a32c07f9c8fe14281bdaf3" name="a6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7eee5ae8a32c07f9c8fe14281bdaf3">&#9670;&#160;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 12, Address offset: 0x130 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00690">690</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6ed4c3a0d4588a75078e9f8e376b4d06" name="a6ed4c3a0d4588a75078e9f8e376b4d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed4c3a0d4588a75078e9f8e376b4d06">&#9670;&#160;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 13, Address offset: 0x134 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00691">691</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac60f13e6619724747e61cfbff55b9fab" name="ac60f13e6619724747e61cfbff55b9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60f13e6619724747e61cfbff55b9fab">&#9670;&#160;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 14, Address offset: 0x138 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="afafaddc3a983eb71332b7526d82191ad" name="afafaddc3a983eb71332b7526d82191ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafaddc3a983eb71332b7526d82191ad">&#9670;&#160;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 15, Address offset: 0x13C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00693">693</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af85290529fb82acef7c9fcea3718346c" name="af85290529fb82acef7c9fcea3718346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85290529fb82acef7c9fcea3718346c">&#9670;&#160;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 1, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00679">679</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aaa251a80daa57ad0bd7db75cb3b9cdec" name="aaa251a80daa57ad0bd7db75cb3b9cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa251a80daa57ad0bd7db75cb3b9cdec">&#9670;&#160;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 2, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00680">680</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a0b1eeda834c3cfd4d2c67f242f7b2a1c" name="a0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1eeda834c3cfd4d2c67f242f7b2a1c">&#9670;&#160;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 3, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00681">681</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab13e106cc2eca92d1f4022df3bfdbcd7" name="ab13e106cc2eca92d1f4022df3bfdbcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13e106cc2eca92d1f4022df3bfdbcd7">&#9670;&#160;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 4, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00682">682</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab6bed862c0d0476ff4f89f7b9bf3e130" name="ab6bed862c0d0476ff4f89f7b9bf3e130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bed862c0d0476ff4f89f7b9bf3e130">&#9670;&#160;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 5, Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00683">683</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a1d854d2d7f0452f4c90035952b92d2ba" name="a1d854d2d7f0452f4c90035952b92d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d854d2d7f0452f4c90035952b92d2ba">&#9670;&#160;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 6, Address offset: 0x118 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00684">684</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">&#9670;&#160;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 7, Address offset: 0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00685">685</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac1085f6aae54b353c30871fe90c59851" name="ac1085f6aae54b353c30871fe90c59851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1085f6aae54b353c30871fe90c59851">&#9670;&#160;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 8, Address offset: 0x120 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00686">686</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6c33564df6eaf97400e0457dde9b14ef" name="a6c33564df6eaf97400e0457dde9b14ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c33564df6eaf97400e0457dde9b14ef">&#9670;&#160;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP backup register 9, Address offset: 0x124 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00687">687</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP configuration register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00666">666</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP configuration register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00667">667</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7b9a396bf60fe92f8ea0713862d9679e" name="a7b9a396bf60fe92f8ea0713862d9679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9a396bf60fe92f8ea0713862d9679e">&#9670;&#160;</a></span>FLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP filter control register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00669">669</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP Interrupt enable register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00672">672</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a524e134cec519206cb41d0545e382978" name="a524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP Masked Interrupt Status register Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00674">674</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >no configuration register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00668">668</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a52555c0aaca0111720c26d793c1df010" name="a52555c0aaca0111720c26d793c1df010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52555c0aaca0111720c26d793c1df010">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x10 - 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00670">670</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00671">671</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00675">675</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a5f3f39467dbb5d996dc25056c82670e5" name="a5f3f39467dbb5d996dc25056c82670e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3f39467dbb5d996dc25056c82670e5">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[48]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x040 - 0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00677">677</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98" name="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP Status clear register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00676">676</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TAMP Status register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00673">673</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/ProgettiSTEMENSEA/tp_sac/NUCLEO-G431RB-MSC_Shell/Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
