# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-29 08:26+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: \n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/xtensa/atomctl.rst:3
msgid "Atomic Operation Control (ATOMCTL) Register"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:5
msgid ""
"We Have Atomic Operation Control (ATOMCTL) Register. This register "
"determines the effect of using a S32C1I instruction with various "
"combinations of:"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:9
msgid ""
"With and without an Coherent Cache Controller which can do Atomic "
"Transactions to the memory internally."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:12
msgid ""
"With and without An Intelligent Memory Controller which can do Atomic "
"Transactions itself."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:15
msgid ""
"The Core comes up with a default value of for the three types of cache ops::"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:19
msgid ""
"On the FPGA Cards we typically simulate an Intelligent Memory controller "
"which can implement  RCW transactions. For FPGA cards with an External "
"Memory controller we let it to the atomic operations internally while doing "
"a Cached (WB) transaction and use the Memory RCW for un-cached operations."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:25
msgid ""
"For systems without an coherent cache controller, non-MX, we always use the "
"memory controllers RCW, though non-MX controllers likely support the "
"Internal Operation."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:29
msgid "CUSTOMER-WARNING:"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:30
msgid ""
"Virtually all customers buy their memory controllers from vendors that don't "
"support atomic RCW memory transactions and will likely want to configure "
"this register to not use RCW."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:34
msgid ""
"Developers might find using RCW in Bypass mode convenient when testing with "
"the cache being bypassed; for example studying cache alias problems."
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:37
msgid "See Section 4.3.12.4 of ISA; Bits::"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:43
msgid "2 Bit"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:44
msgid "Field"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:45
msgid "Values"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:45
msgid "WB - Write Back"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:45
msgid "WT - Write Thru"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:45
msgid "BY - Bypass"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:47
msgid "0"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:47
msgid "Exception"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:48
msgid "1"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:48
msgid "RCW Transaction"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:49
msgid "2"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:49
msgid "Internal Operation"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:49 ../../../arch/xtensa/atomctl.rst:50
msgid "Reserved"
msgstr ""

#: ../../../arch/xtensa/atomctl.rst:50
msgid "3"
msgstr ""
