design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/lucah/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/ExecutionUnit,execution_unit,24_06_03_12_52,flow completed,0h32m5s0ms,0h23m56s0ms,117870.61728395062,0.140625,53041.77777777778,56.93,-1,1301.5,6840,0,0,0,0,0,0,0,11,8,0,-1,-1,372979,71450,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,210782918.0,0.0,60.96,65.42,39.75,43.79,-1,10260,12192,764,2696,0,0,0,9786,121,0,167,845,1998,1906,309,721,269,257,36,3996,1834,4737,6535,7459,24561,127671.1968,-1,-1,-1,0.000647,0.00103,3.84e-08,-1,-1,-1,16.05,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.61,1,sky130_fd_sc_hd,AREA 0
