// Seed: 2765778124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_13;
  wire id_14;
  assign id_14 = 1 - id_9;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14
  );
  wire id_15;
endmodule
