<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p287" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_287{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_287{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_287{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_287{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_287{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_287{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t7_287{left:70px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_287{left:70px;bottom:1025px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_287{left:670px;bottom:1032px;}
#ta_287{left:685px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_287{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_287{left:70px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_287{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_287{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_287{left:70px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_287{left:70px;bottom:907px;}
#th_287{left:96px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_287{left:70px;bottom:884px;}
#tj_287{left:96px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_287{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_287{left:70px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_287{left:70px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_287{left:70px;bottom:771px;letter-spacing:0.14px;}
#to_287{left:152px;bottom:771px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_287{left:70px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_287{left:70px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tr_287{left:70px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_287{left:70px;bottom:689px;letter-spacing:-0.14px;}
#tt_287{left:96px;bottom:689px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tu_287{left:70px;bottom:664px;letter-spacing:-0.14px;}
#tv_287{left:96px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_287{left:70px;bottom:640px;letter-spacing:-0.14px;}
#tx_287{left:96px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_287{left:96px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_287{left:730px;bottom:630px;}
#t10_287{left:745px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t11_287{left:96px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_287{left:96px;bottom:590px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t13_287{left:70px;bottom:565px;letter-spacing:-0.15px;}
#t14_287{left:96px;bottom:565px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t15_287{left:96px;bottom:541px;}
#t16_287{left:122px;bottom:541px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_287{left:122px;bottom:524px;letter-spacing:-0.13px;word-spacing:-1.41px;}
#t18_287{left:122px;bottom:507px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t19_287{left:96px;bottom:483px;}
#t1a_287{left:122px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_287{left:122px;bottom:466px;letter-spacing:-0.2px;}
#t1c_287{left:70px;bottom:441px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t1d_287{left:70px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_287{left:70px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_287{left:70px;bottom:391px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t1g_287{left:70px;bottom:367px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#t1h_287{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_287{left:70px;bottom:333px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1j_287{left:70px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1k_287{left:70px;bottom:292px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1l_287{left:70px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_287{left:70px;bottom:249px;}
#t1n_287{left:96px;bottom:252px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_287{left:96px;bottom:235px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_287{left:70px;bottom:209px;}
#t1q_287{left:96px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_287{left:96px;bottom:195px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1s_287{left:70px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_287{left:70px;bottom:154px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_287{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_287{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_287{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_287{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_287{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_287{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts287" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg287Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg287" style="-webkit-user-select: none;"><object width="935" height="1210" data="287/287.svg" type="image/svg+xml" id="pdf287" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_287" class="t s1_287">Vol. 1 </span><span id="t2_287" class="t s1_287">11-21 </span>
<span id="t3_287" class="t s2_287">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_287" class="t s3_287">11.6.5 </span><span id="t5_287" class="t s3_287">Saving and Restoring the SSE/SSE2 State </span>
<span id="t6_287" class="t s4_287">The FXSAVE instruction saves the x87 FPU, MMX, SSE, and SSE2 states (which includes the contents of eight XMM </span>
<span id="t7_287" class="t s4_287">registers and the MXCSR registers) in a 512-byte block of memory. The FXRSTOR instruction restores the saved </span>
<span id="t8_287" class="t s4_287">SSE and SSE2 state from memory. See the FXSAVE instruction in Chapter 3 of the Intel </span>
<span id="t9_287" class="t s5_287">® </span>
<span id="ta_287" class="t s4_287">64 and IA-32 Architec- </span>
<span id="tb_287" class="t s4_287">tures Software Developer’s Manual, Volume 2A, for the layout of the 512-byte state block. </span>
<span id="tc_287" class="t s4_287">In addition to saving and restoring the SSE and SSE2 state, FXSAVE and FXRSTOR also save and restore the x87 </span>
<span id="td_287" class="t s4_287">FPU state (because MMX registers are aliased to the x87 FPU data registers this includes saving and restoring the </span>
<span id="te_287" class="t s4_287">MMX state). For greater code efficiency, it is suggested that FXSAVE and FXRSTOR be substituted for the FSAVE, </span>
<span id="tf_287" class="t s4_287">FNSAVE, and FRSTOR instructions in the following situations: </span>
<span id="tg_287" class="t s6_287">• </span><span id="th_287" class="t s4_287">When a context switch is being made in a multitasking environment </span>
<span id="ti_287" class="t s6_287">• </span><span id="tj_287" class="t s4_287">During calls and returns from interrupt and exception handlers </span>
<span id="tk_287" class="t s4_287">In situations where the code is switching between x87 FPU and MMX technology computations (without a context </span>
<span id="tl_287" class="t s4_287">switch or a call to an interrupt or exception), the FSAVE/FNSAVE and FRSTOR instructions are more efficient than </span>
<span id="tm_287" class="t s4_287">the FXSAVE and FXRSTOR instructions. </span>
<span id="tn_287" class="t s3_287">11.6.6 </span><span id="to_287" class="t s3_287">Guidelines for Writing to the MXCSR Register </span>
<span id="tp_287" class="t s4_287">The MXCSR has several reserved bits, and attempting to write a 1 to any of these bits will cause a general-protec- </span>
<span id="tq_287" class="t s4_287">tion exception (#GP) to be generated. To allow software to identify these reserved bits, the MXCSR_MASK value is </span>
<span id="tr_287" class="t s4_287">provided. Software can determine this mask value as follows: </span>
<span id="ts_287" class="t s4_287">1. </span><span id="tt_287" class="t s4_287">Establish a 512-byte FXSAVE area in memory. </span>
<span id="tu_287" class="t s4_287">2. </span><span id="tv_287" class="t s4_287">Clear the FXSAVE area to all 0s. </span>
<span id="tw_287" class="t s4_287">3. </span><span id="tx_287" class="t s4_287">Execute the FXSAVE instruction, using the address of the first byte of the cleared FXSAVE area as a source </span>
<span id="ty_287" class="t s4_287">operand. See “FXSAVE—Save x87 FPU, MMX, SSE, and SSE2 State” in Chapter 3 of the Intel </span>
<span id="tz_287" class="t s5_287">® </span>
<span id="t10_287" class="t s4_287">64 and IA-32 </span>
<span id="t11_287" class="t s4_287">Architectures Software Developer’s Manual, Volume 2A, for a description of FXSAVE and the layout of the </span>
<span id="t12_287" class="t s4_287">FXSAVE image. </span>
<span id="t13_287" class="t s4_287">4. </span><span id="t14_287" class="t s4_287">Check the value in the MXCSR_MASK field in the FXSAVE image (bytes 28 through 31). </span>
<span id="t15_287" class="t s4_287">— </span><span id="t16_287" class="t s4_287">If the value of the MXCSR_MASK field is 00000000H, then the MXCSR_MASK value is the default value of </span>
<span id="t17_287" class="t s4_287">0000FFBFH. Note that this value indicates that bit 6 of the MXCSR register is reserved; this setting indicates </span>
<span id="t18_287" class="t s4_287">that the denormals-are-zero mode is not supported on the processor. </span>
<span id="t19_287" class="t s4_287">— </span><span id="t1a_287" class="t s4_287">If the value of the MXCSR_MASK field is non-zero, the MXCSR_MASK value should be used as the </span>
<span id="t1b_287" class="t s4_287">MXCSR_MASK. </span>
<span id="t1c_287" class="t s4_287">All bits set to 0 in the MXCSR_MASK value indicate reserved bits in the MXCSR register. Thus, if the MXCSR_MASK </span>
<span id="t1d_287" class="t s4_287">value is AND’d with a value to be written into the MXCSR register, the resulting value will be assured of having all </span>
<span id="t1e_287" class="t s4_287">its reserved bits set to 0, preventing the possibility of a general-protection exception being generated when the </span>
<span id="t1f_287" class="t s4_287">value is written to the MXCSR register. </span>
<span id="t1g_287" class="t s4_287">For example, the default MXCSR_MASK value when 00000000H is returned in the FXSAVE image is 0000FFBFH. If </span>
<span id="t1h_287" class="t s4_287">software AND’s a value to be written to MXCSR register with 0000FFBFH, bit 6 of the result (the DAZ flag) will be </span>
<span id="t1i_287" class="t s4_287">ensured of being set to 0, which is the required setting to prevent general-protection exceptions on processors that </span>
<span id="t1j_287" class="t s4_287">do not support the denormals-are-zero mode. </span>
<span id="t1k_287" class="t s4_287">To prevent general-protection exceptions, the MXCSR_MASK value should be AND’d with the value to be written </span>
<span id="t1l_287" class="t s4_287">into the MXCSR register in the following situations: </span>
<span id="t1m_287" class="t s6_287">• </span><span id="t1n_287" class="t s4_287">Operating system routines that receive a parameter from an application program and then write that value to </span>
<span id="t1o_287" class="t s4_287">the MXCSR register (either with an FXRSTOR or LDMXCSR instruction) </span>
<span id="t1p_287" class="t s6_287">• </span><span id="t1q_287" class="t s4_287">Any application program that writes to the MXCSR register and that needs to run robustly on several different </span>
<span id="t1r_287" class="t s4_287">IA-32 processors </span>
<span id="t1s_287" class="t s4_287">Note that all bits in the MXCSR_MASK value that are set to 1 indicate features that are supported by the MXCSR </span>
<span id="t1t_287" class="t s4_287">register; they can be treated as feature flags for identifying processor capabilities. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
