ENOMEM	,	V_68
mchbar_low	,	V_35
I3200_ECCERRLOG_RANK_BITS	,	V_10
channel	,	V_8
DEV_UNKNOWN	,	V_91
"2 DIMMS per channel disabled\n"	,	L_3
I3200_ERRSTS_BITS	,	V_16
I3200_C0DRB	,	V_47
ctl_name	,	V_77
edac_ctl_cap	,	V_72
I3200_ERRSTS	,	V_15
mtype	,	V_88
I3200_ECCERRLOG_SYNDROME_SHIFT	,	V_7
dev	,	V_69
pci_unregister_driver	,	F_42
PAGE_SHIFT	,	V_56
mchbar_high	,	V_36
fail1	,	V_106
rank	,	V_9
i3200_get_and_clear_error_info	,	F_9
I3200_TOM_MASK	,	V_52
fail0	,	V_102
pvt_info	,	V_21
I3200_C1ECCERRLOG	,	V_27
HW_EVENT_ERR_UNCORRECTED	,	V_29
ARRAY_SIZE	,	F_25
I3200_CAPID0	,	V_5
nr_channels	,	V_26
dtype	,	V_90
EIO	,	V_97
I3200_ECCERRLOG_CE	,	V_31
rc	,	V_58
fail	,	V_94
nr_pages	,	V_82
mc_idx	,	V_33
size	,	V_64
"In single channel mode\n"	,	L_1
i3200_priv	,	V_19
pci_read_config_byte	,	F_2
"i3200 pci_get_device fail\n"	,	L_20
n_layers	,	V_86
pci_read_config_word	,	F_10
""	,	L_6
ioremap_nocache	,	F_18
ENODEV	,	V_62
dimm_info	,	V_83
"2 DIMMS per channel enabled\n"	,	L_4
I3200_MMR_WINDOW_SIZE	,	V_43
to_pci_dev	,	F_7
resource_size_t	,	V_41
edac_mc_layer	,	V_60
"MC:\n"	,	L_13
eccerrlog_syndrome	,	F_4
EDAC_MOD_STR	,	V_76
EDAC_FLAG_SECDED	,	V_73
i3200_exit	,	F_44
i3200_clear_error_info	,	F_6
pci_disable_device	,	F_37
"drb[0][%d] = %d, drb[1][%d] = %d\n"	,	L_12
tom	,	V_50
EDAC_MC_LAYER_CHIP_SELECT	,	V_63
mci_pdev	,	V_99
MEM_FLAG_DDR2	,	V_71
i3200_remove_one	,	F_35
u16	,	T_4
i3200_init_one	,	F_32
i3200_init	,	F_38
I3200_ECCERRLOG_SYNDROME_BITS	,	V_6
"MC: init mci\n"	,	L_14
i3200_check	,	F_14
mtype_cap	,	V_70
MEM_DDR2	,	V_89
dev_idx	,	V_57
i	,	V_46
how_many_channels	,	F_1
I3200_DRB_MASK	,	V_48
j	,	V_59
i3200_devs	,	V_78
eccerrlog_row	,	F_5
HW_EVENT_ERR_CORRECTED	,	V_32
n	,	V_54
mod_name	,	V_75
drbs	,	V_44
edac_mc_add_mc	,	F_29
"i3000 CE"	,	L_8
pci_name	,	F_26
u	,	V_37
eccerrlog	,	V_24
pci_dev_put	,	F_43
errsts	,	V_23
I3200_C0ECCERRLOG	,	V_25
__init	,	T_5
__exit	,	T_6
I3200_ECCERRLOG_UE	,	V_30
EDAC_UNKNOWN	,	V_93
"\n"	,	L_19
edac_cap	,	V_74
edac_dbg	,	F_3
I3200_DRB_SHIFT	,	V_55
EDAC_MC_LAYER_CHANNEL	,	V_67
i3200_error_info	,	V_17
__iomem	,	T_2
EDAC_DIMM_PTR	,	F_27
"i3200: cannot map mmio space at 0x%llx\n"	,	L_11
drb_to_nr_pages	,	F_22
"csrow %d, channel %d%s, size = %ld Mb\n"	,	L_15
i3200_pci_tbl	,	V_107
pci_enable_device	,	F_33
pci_read_config_dword	,	F_16
PAGES_TO_MiB	,	F_28
pdev	,	V_2
mci	,	V_14
i3200_process_error_info	,	F_12
u32	,	T_3
"i3200 init fail\n"	,	L_21
layers	,	V_61
PCI_VENDOR_ID_INTEL	,	V_104
edac_check	,	V_80
pci_write_bits16	,	F_8
priv	,	V_20
grain	,	V_87
dimms	,	V_85
info	,	V_18
edac_mc_free	,	F_31
"In dual channel mode\n"	,	L_2
is_virt_csrow	,	V_66
I3200_ECCERRLOG_RANK_SHIFT	,	V_11
I3200_RANKS_PER_CHANNEL	,	V_12
I3200_MCHBAR_MASK	,	V_40
edac_mode	,	V_92
pci_dev	,	V_1
I3200_C1DRB	,	V_49
pci_get_device	,	F_41
pci_register_driver	,	F_40
" (stacked)"	,	L_16
i3200_registered	,	V_103
PCI_DEVICE_ID_INTEL_3200_HB	,	V_105
iounmap	,	F_30
i3200_is_stacked	,	F_21
i3200_probe1	,	F_23
stacked	,	V_53
I3200_MCHBAR_LOW	,	V_38
printk	,	F_17
"MC: failed edac_mc_add_mc()\n"	,	L_17
pci_dev_get	,	F_34
dimm	,	V_84
I3200_TOM	,	V_51
driver_data	,	V_98
capid0_8b	,	V_4
edac_mc_alloc	,	F_24
readw	,	F_20
n_channels	,	V_3
mem_ctl_info	,	V_13
edac_mc_handle_error	,	F_13
"i3000 UE"	,	L_7
opstate_init	,	F_39
I3200_DIMMS	,	V_65
dev_name	,	V_79
i3200_driver	,	V_101
mchbar	,	V_34
i3200_get_drbs	,	F_19
I3200_CHANNELS	,	V_45
ctl_page_to_phys	,	V_81
ent	,	V_96
edac_mc_del_mc	,	F_36
"MC%d\n"	,	L_9
readq	,	F_11
pci_device_id	,	V_95
"i3200: mmio space beyond accessible range (0x%llx)\n"	,	L_10
u64	,	T_1
I3200_MCHBAR_HIGH	,	V_39
"MC: success\n"	,	L_18
"UE overwrote CE"	,	L_5
KERN_ERR	,	V_42
pci_rc	,	V_100
window	,	V_22
i3200_map_mchbar	,	F_15
errsts2	,	V_28
