//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_89
.address_size 64

	// .globl	_Z22addNaiveIV1U1NC_kerneliPKfPf

.visible .entry _Z22addNaiveIV1U1NC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U1NC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U1NC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U1NC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV1U1NC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U1NC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U1NC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB0_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB0_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd1;
	mov.u64 	%rd17, %rd2;

$L__BB0_3:
	ld.global.f32 	%f1, [%rd16];
	ld.global.f32 	%f2, [%rd17];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd16], %f3;
	ld.global.f32 	%f4, [%rd16+4];
	ld.global.f32 	%f5, [%rd17+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd16+4], %f6;
	ld.global.f32 	%f7, [%rd16+8];
	ld.global.f32 	%f8, [%rd17+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd16+8], %f9;
	ld.global.f32 	%f10, [%rd16+12];
	ld.global.f32 	%f11, [%rd17+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd16+12], %f12;
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 16;
	add.s64 	%rd16, %rd16, 16;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB0_7;

	mul.wide.s32 	%rd15, %r16, 4;
	add.s64 	%rd19, %rd1, %rd15;
	add.s64 	%rd18, %rd2, %rd15;

$L__BB0_6:
	.pragma "nounroll";
	ld.global.f32 	%f13, [%rd19];
	ld.global.f32 	%f14, [%rd18];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd19], %f15;
	add.s64 	%rd19, %rd19, 4;
	add.s64 	%rd18, %rd18, 4;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB0_6;

$L__BB0_7:
	ret;

}
	// .globl	_Z22addNaiveIV1U1NR_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U1NR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U1NR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U1NR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U1NR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV1U1NR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U1NR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U1NR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB1_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd1;
	mov.u64 	%rd17, %rd2;

$L__BB1_3:
	ld.global.f32 	%f1, [%rd16];
	ld.global.nc.f32 	%f2, [%rd17];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd16], %f3;
	ld.global.f32 	%f4, [%rd16+4];
	ld.global.nc.f32 	%f5, [%rd17+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd16+4], %f6;
	ld.global.f32 	%f7, [%rd16+8];
	ld.global.nc.f32 	%f8, [%rd17+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd16+8], %f9;
	ld.global.f32 	%f10, [%rd16+12];
	ld.global.nc.f32 	%f11, [%rd17+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd16+12], %f12;
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 16;
	add.s64 	%rd16, %rd16, 16;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB1_3;

$L__BB1_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB1_7;

	mul.wide.s32 	%rd15, %r16, 4;
	add.s64 	%rd19, %rd1, %rd15;
	add.s64 	%rd18, %rd2, %rd15;

$L__BB1_6:
	.pragma "nounroll";
	ld.global.f32 	%f13, [%rd19];
	ld.global.nc.f32 	%f14, [%rd18];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd19], %f15;
	add.s64 	%rd19, %rd19, 4;
	add.s64 	%rd18, %rd18, 4;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB1_6;

$L__BB1_7:
	ret;

}
	// .globl	_Z22addNaiveSV1U1NC_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U1NC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U1NC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U1NC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U1NC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<16>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV1U1NC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV1U1NC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV1U1NC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB2_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB2_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB2_3:
	ld.global.f32 	%f1, [%rd30];
	ld.global.f32 	%f2, [%rd29];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd30], %f3;
	ld.global.f32 	%f4, [%rd30+4];
	ld.global.f32 	%f5, [%rd29+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd30+4], %f6;
	ld.global.f32 	%f7, [%rd30+8];
	ld.global.f32 	%f8, [%rd29+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd30+8], %f9;
	ld.global.f32 	%f10, [%rd30+12];
	ld.global.f32 	%f11, [%rd29+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd30+12], %f12;
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 16;
	add.s64 	%rd29, %rd29, 16;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB2_3;

$L__BB2_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB2_7;

	shl.b64 	%rd28, %rd32, 2;
	add.s64 	%rd35, %rd1, %rd28;
	add.s64 	%rd34, %rd2, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB2_6:
	.pragma "nounroll";
	ld.global.f32 	%f13, [%rd35];
	ld.global.f32 	%f14, [%rd34];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd35], %f15;
	add.s64 	%rd35, %rd35, 4;
	add.s64 	%rd34, %rd34, 4;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB2_6;

$L__BB2_7:
	ret;

}
	// .globl	_Z22addNaiveSV1U1NR_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U1NR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U1NR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U1NR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U1NR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<16>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV1U1NR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV1U1NR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV1U1NR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB3_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB3_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB3_3:
	ld.global.f32 	%f1, [%rd30];
	ld.global.nc.f32 	%f2, [%rd29];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd30], %f3;
	ld.global.f32 	%f4, [%rd30+4];
	ld.global.nc.f32 	%f5, [%rd29+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd30+4], %f6;
	ld.global.f32 	%f7, [%rd30+8];
	ld.global.nc.f32 	%f8, [%rd29+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd30+8], %f9;
	ld.global.f32 	%f10, [%rd30+12];
	ld.global.nc.f32 	%f11, [%rd29+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd30+12], %f12;
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 16;
	add.s64 	%rd29, %rd29, 16;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB3_3;

$L__BB3_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB3_7;

	shl.b64 	%rd28, %rd32, 2;
	add.s64 	%rd35, %rd1, %rd28;
	add.s64 	%rd34, %rd2, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB3_6:
	.pragma "nounroll";
	ld.global.f32 	%f13, [%rd35];
	ld.global.nc.f32 	%f14, [%rd34];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd35], %f15;
	add.s64 	%rd35, %rd35, 4;
	add.s64 	%rd34, %rd34, 4;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB3_6;

$L__BB3_7:
	ret;

}
	// .globl	_Z22addNaiveIV1U2TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U2TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U2TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U2TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U2TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd25, [_Z22addNaiveIV1U2TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV1U2TC_kerneliPKfPf_param_2];
	ld.param.u32 	%r20, [_Z22addNaiveIV1U2TC_kerneliPKfPf_param_0];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	and.b32  	%r1, %r22, -2;
	setp.lt.s32 	%p1, %r20, 2;
	@%p1 bra 	$L__BB4_7;

	max.s32 	%r24, %r1, 2;
	add.s32 	%r25, %r24, -1;
	shr.u32 	%r2, %r25, 1;
	add.s32 	%r26, %r2, 1;
	and.b32  	%r34, %r26, 3;
	setp.lt.u32 	%p2, %r25, 6;
	mov.u32 	%r33, 0;
	@%p2 bra 	$L__BB4_4;

	sub.s32 	%r31, %r2, %r34;
	mov.u32 	%r33, 0;
	mov.u64 	%rd32, %rd1;
	mov.u64 	%rd33, %rd2;

$L__BB4_3:
	ld.global.f32 	%f1, [%rd32];
	ld.global.f32 	%f2, [%rd33];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd32], %f3;
	ld.global.f32 	%f4, [%rd32+4];
	ld.global.f32 	%f5, [%rd33+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd32+4], %f6;
	ld.global.f32 	%f7, [%rd32+8];
	ld.global.f32 	%f8, [%rd33+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd32+8], %f9;
	ld.global.f32 	%f10, [%rd32+12];
	ld.global.f32 	%f11, [%rd33+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd32+12], %f12;
	ld.global.f32 	%f13, [%rd32+16];
	ld.global.f32 	%f14, [%rd33+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd32+16], %f15;
	ld.global.f32 	%f16, [%rd32+20];
	ld.global.f32 	%f17, [%rd33+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd32+20], %f18;
	ld.global.f32 	%f19, [%rd32+24];
	ld.global.f32 	%f20, [%rd33+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd32+24], %f21;
	ld.global.f32 	%f22, [%rd32+28];
	ld.global.f32 	%f23, [%rd33+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd32+28], %f24;
	add.s32 	%r33, %r33, 8;
	add.s64 	%rd33, %rd33, 32;
	add.s64 	%rd32, %rd32, 32;
	add.s32 	%r31, %r31, -4;
	setp.ne.s32 	%p3, %r31, -1;
	@%p3 bra 	$L__BB4_3;

$L__BB4_4:
	setp.eq.s32 	%p4, %r34, 0;
	@%p4 bra 	$L__BB4_7;

	mul.wide.s32 	%rd27, %r33, 4;
	add.s64 	%rd28, %rd27, 4;
	add.s64 	%rd35, %rd1, %rd28;
	add.s64 	%rd34, %rd2, %rd28;

$L__BB4_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd35+-4];
	ld.global.f32 	%f26, [%rd34+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd35+-4], %f27;
	ld.global.f32 	%f28, [%rd35];
	ld.global.f32 	%f29, [%rd34];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd35], %f30;
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r34, %r34, -1;
	setp.ne.s32 	%p5, %r34, 0;
	@%p5 bra 	$L__BB4_6;

$L__BB4_7:
	setp.ge.s32 	%p6, %r1, %r20;
	@%p6 bra 	$L__BB4_14;

	sub.s32 	%r28, %r20, %r1;
	and.b32  	%r36, %r28, 3;
	setp.eq.s32 	%p7, %r36, 0;
	mov.u32 	%r37, %r1;
	@%p7 bra 	$L__BB4_11;

	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r37, %r1;

$L__BB4_10:
	.pragma "nounroll";
	ld.global.f32 	%f31, [%rd37];
	ld.global.f32 	%f32, [%rd36];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd37], %f33;
	add.s32 	%r37, %r37, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r36, %r36, -1;
	setp.ne.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB4_10;

$L__BB4_11:
	not.b32 	%r29, %r1;
	add.s32 	%r30, %r29, %r20;
	setp.lt.u32 	%p9, %r30, 3;
	@%p9 bra 	$L__BB4_14;

	mul.wide.s32 	%rd30, %r37, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB4_13:
	ld.global.f32 	%f34, [%rd38+-8];
	ld.global.f32 	%f35, [%rd39+-8];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd38+-8], %f36;
	ld.global.f32 	%f37, [%rd38+-4];
	ld.global.f32 	%f38, [%rd39+-4];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd38+-4], %f39;
	ld.global.f32 	%f40, [%rd38];
	ld.global.f32 	%f41, [%rd39];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd38], %f42;
	ld.global.f32 	%f43, [%rd38+4];
	ld.global.f32 	%f44, [%rd39+4];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd38+4], %f45;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r37, %r37, 4;
	setp.lt.s32 	%p10, %r37, %r20;
	@%p10 bra 	$L__BB4_13;

$L__BB4_14:
	ret;

}
	// .globl	_Z22addNaiveIV1U2TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U2TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U2TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U2TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U2TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd25, [_Z22addNaiveIV1U2TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV1U2TR_kerneliPKfPf_param_2];
	ld.param.u32 	%r20, [_Z22addNaiveIV1U2TR_kerneliPKfPf_param_0];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	and.b32  	%r1, %r22, -2;
	setp.lt.s32 	%p1, %r20, 2;
	@%p1 bra 	$L__BB5_7;

	max.s32 	%r24, %r1, 2;
	add.s32 	%r25, %r24, -1;
	shr.u32 	%r2, %r25, 1;
	add.s32 	%r26, %r2, 1;
	and.b32  	%r34, %r26, 3;
	setp.lt.u32 	%p2, %r25, 6;
	mov.u32 	%r33, 0;
	@%p2 bra 	$L__BB5_4;

	sub.s32 	%r31, %r2, %r34;
	mov.u32 	%r33, 0;
	mov.u64 	%rd32, %rd1;
	mov.u64 	%rd33, %rd2;

$L__BB5_3:
	ld.global.f32 	%f1, [%rd32];
	ld.global.nc.f32 	%f2, [%rd33];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd32], %f3;
	ld.global.f32 	%f4, [%rd32+4];
	ld.global.nc.f32 	%f5, [%rd33+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd32+4], %f6;
	ld.global.f32 	%f7, [%rd32+8];
	ld.global.nc.f32 	%f8, [%rd33+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd32+8], %f9;
	ld.global.f32 	%f10, [%rd32+12];
	ld.global.nc.f32 	%f11, [%rd33+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd32+12], %f12;
	ld.global.f32 	%f13, [%rd32+16];
	ld.global.nc.f32 	%f14, [%rd33+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd32+16], %f15;
	ld.global.f32 	%f16, [%rd32+20];
	ld.global.nc.f32 	%f17, [%rd33+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd32+20], %f18;
	ld.global.f32 	%f19, [%rd32+24];
	ld.global.nc.f32 	%f20, [%rd33+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd32+24], %f21;
	ld.global.f32 	%f22, [%rd32+28];
	ld.global.nc.f32 	%f23, [%rd33+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd32+28], %f24;
	add.s32 	%r33, %r33, 8;
	add.s64 	%rd33, %rd33, 32;
	add.s64 	%rd32, %rd32, 32;
	add.s32 	%r31, %r31, -4;
	setp.ne.s32 	%p3, %r31, -1;
	@%p3 bra 	$L__BB5_3;

$L__BB5_4:
	setp.eq.s32 	%p4, %r34, 0;
	@%p4 bra 	$L__BB5_7;

	mul.wide.s32 	%rd27, %r33, 4;
	add.s64 	%rd28, %rd27, 4;
	add.s64 	%rd35, %rd1, %rd28;
	add.s64 	%rd34, %rd2, %rd28;

$L__BB5_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd35+-4];
	ld.global.nc.f32 	%f26, [%rd34+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd35+-4], %f27;
	ld.global.f32 	%f28, [%rd35];
	ld.global.nc.f32 	%f29, [%rd34];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd35], %f30;
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r34, %r34, -1;
	setp.ne.s32 	%p5, %r34, 0;
	@%p5 bra 	$L__BB5_6;

$L__BB5_7:
	setp.ge.s32 	%p6, %r1, %r20;
	@%p6 bra 	$L__BB5_14;

	sub.s32 	%r28, %r20, %r1;
	and.b32  	%r36, %r28, 3;
	setp.eq.s32 	%p7, %r36, 0;
	mov.u32 	%r37, %r1;
	@%p7 bra 	$L__BB5_11;

	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r37, %r1;

$L__BB5_10:
	.pragma "nounroll";
	ld.global.f32 	%f31, [%rd37];
	ld.global.nc.f32 	%f32, [%rd36];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd37], %f33;
	add.s32 	%r37, %r37, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r36, %r36, -1;
	setp.ne.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB5_10;

$L__BB5_11:
	not.b32 	%r29, %r1;
	add.s32 	%r30, %r29, %r20;
	setp.lt.u32 	%p9, %r30, 3;
	@%p9 bra 	$L__BB5_14;

	mul.wide.s32 	%rd30, %r37, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB5_13:
	ld.global.f32 	%f34, [%rd38+-8];
	ld.global.nc.f32 	%f35, [%rd39+-8];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd38+-8], %f36;
	ld.global.f32 	%f37, [%rd38+-4];
	ld.global.nc.f32 	%f38, [%rd39+-4];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd38+-4], %f39;
	ld.global.f32 	%f40, [%rd38];
	ld.global.nc.f32 	%f41, [%rd39];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd38], %f42;
	ld.global.f32 	%f43, [%rd38+4];
	ld.global.nc.f32 	%f44, [%rd39+4];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd38+4], %f45;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r37, %r37, 4;
	setp.lt.s32 	%p10, %r37, %r20;
	@%p10 bra 	$L__BB5_13;

$L__BB5_14:
	ret;

}
	// .globl	_Z22addNaiveSV1U2TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U2TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U2TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U2TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U2TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<46>;
	.reg .b64 	%rd<78>;


	ld.param.u64 	%rd46, [_Z22addNaiveSV1U2TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd47, [_Z22addNaiveSV1U2TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd48, [_Z22addNaiveSV1U2TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd48;
	cvta.to.global.u64 	%rd2, %rd47;
	and.b64  	%rd74, %rd46, -2;
	setp.eq.s64 	%p1, %rd74, 0;
	@%p1 bra 	$L__BB6_7;

	add.s64 	%rd50, %rd74, -1;
	shr.u64 	%rd4, %rd50, 1;
	add.s64 	%rd51, %rd4, 1;
	and.b64  	%rd5, %rd51, 3;
	setp.lt.u64 	%p2, %rd50, 6;
	mov.u64 	%rd66, 0;
	@%p2 bra 	$L__BB6_4;

	add.s64 	%rd53, %rd5, -1;
	sub.s64 	%rd64, %rd53, %rd4;
	mov.u64 	%rd66, 0;
	mov.u64 	%rd62, %rd2;
	mov.u64 	%rd63, %rd1;

$L__BB6_3:
	ld.global.f32 	%f1, [%rd63];
	ld.global.f32 	%f2, [%rd62];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd63], %f3;
	ld.global.f32 	%f4, [%rd63+4];
	ld.global.f32 	%f5, [%rd62+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd63+4], %f6;
	ld.global.f32 	%f7, [%rd63+8];
	ld.global.f32 	%f8, [%rd62+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd63+8], %f9;
	ld.global.f32 	%f10, [%rd63+12];
	ld.global.f32 	%f11, [%rd62+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd63+12], %f12;
	ld.global.f32 	%f13, [%rd63+16];
	ld.global.f32 	%f14, [%rd62+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd63+16], %f15;
	ld.global.f32 	%f16, [%rd63+20];
	ld.global.f32 	%f17, [%rd62+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd63+20], %f18;
	ld.global.f32 	%f19, [%rd63+24];
	ld.global.f32 	%f20, [%rd62+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd63+24], %f21;
	ld.global.f32 	%f22, [%rd63+28];
	ld.global.f32 	%f23, [%rd62+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd63+28], %f24;
	add.s64 	%rd66, %rd66, 8;
	add.s64 	%rd63, %rd63, 32;
	add.s64 	%rd62, %rd62, 32;
	add.s64 	%rd64, %rd64, 4;
	setp.ne.s64 	%p3, %rd64, 0;
	@%p3 bra 	$L__BB6_3;

$L__BB6_4:
	setp.eq.s64 	%p4, %rd5, 0;
	@%p4 bra 	$L__BB6_7;

	shl.b64 	%rd54, %rd66, 2;
	add.s64 	%rd55, %rd54, 4;
	add.s64 	%rd69, %rd1, %rd55;
	add.s64 	%rd68, %rd2, %rd55;
	neg.s64 	%rd67, %rd5;

$L__BB6_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd69+-4];
	ld.global.f32 	%f26, [%rd68+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd69+-4], %f27;
	ld.global.f32 	%f28, [%rd69];
	ld.global.f32 	%f29, [%rd68];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd69], %f30;
	add.s64 	%rd69, %rd69, 8;
	add.s64 	%rd68, %rd68, 8;
	add.s64 	%rd67, %rd67, 1;
	setp.ne.s64 	%p5, %rd67, 0;
	@%p5 bra 	$L__BB6_6;

$L__BB6_7:
	setp.ge.u64 	%p6, %rd74, %rd46;
	@%p6 bra 	$L__BB6_14;

	sub.s64 	%rd56, %rd46, %rd74;
	and.b64  	%rd25, %rd56, 3;
	setp.eq.s64 	%p7, %rd25, 0;
	@%p7 bra 	$L__BB6_11;

	shl.b64 	%rd57, %rd74, 2;
	add.s64 	%rd72, %rd1, %rd57;
	add.s64 	%rd71, %rd2, %rd57;
	neg.s64 	%rd70, %rd25;

$L__BB6_10:
	.pragma "nounroll";
	ld.global.f32 	%f31, [%rd72];
	ld.global.f32 	%f32, [%rd71];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd72], %f33;
	add.s64 	%rd74, %rd74, 1;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s64 	%rd70, %rd70, 1;
	setp.ne.s64 	%p8, %rd70, 0;
	@%p8 bra 	$L__BB6_10;

$L__BB6_11:
	or.b64  	%rd58, %rd46, 1;
	sub.s64 	%rd59, %rd46, %rd58;
	setp.lt.u64 	%p9, %rd59, 3;
	@%p9 bra 	$L__BB6_14;

	shl.b64 	%rd60, %rd74, 2;
	add.s64 	%rd61, %rd60, 8;
	add.s64 	%rd76, %rd1, %rd61;
	add.s64 	%rd75, %rd2, %rd61;

$L__BB6_13:
	ld.global.f32 	%f34, [%rd76+-8];
	ld.global.f32 	%f35, [%rd75+-8];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd76+-8], %f36;
	ld.global.f32 	%f37, [%rd76+-4];
	ld.global.f32 	%f38, [%rd75+-4];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd76+-4], %f39;
	ld.global.f32 	%f40, [%rd76];
	ld.global.f32 	%f41, [%rd75];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd76], %f42;
	ld.global.f32 	%f43, [%rd76+4];
	ld.global.f32 	%f44, [%rd75+4];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd76+4], %f45;
	add.s64 	%rd76, %rd76, 16;
	add.s64 	%rd75, %rd75, 16;
	add.s64 	%rd74, %rd74, 4;
	setp.lt.u64 	%p10, %rd74, %rd46;
	@%p10 bra 	$L__BB6_13;

$L__BB6_14:
	ret;

}
	// .globl	_Z22addNaiveSV1U2TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U2TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U2TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U2TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U2TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<46>;
	.reg .b64 	%rd<78>;


	ld.param.u64 	%rd46, [_Z22addNaiveSV1U2TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd47, [_Z22addNaiveSV1U2TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd48, [_Z22addNaiveSV1U2TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd48;
	cvta.to.global.u64 	%rd2, %rd47;
	and.b64  	%rd74, %rd46, -2;
	setp.eq.s64 	%p1, %rd74, 0;
	@%p1 bra 	$L__BB7_7;

	add.s64 	%rd50, %rd74, -1;
	shr.u64 	%rd4, %rd50, 1;
	add.s64 	%rd51, %rd4, 1;
	and.b64  	%rd5, %rd51, 3;
	setp.lt.u64 	%p2, %rd50, 6;
	mov.u64 	%rd66, 0;
	@%p2 bra 	$L__BB7_4;

	add.s64 	%rd53, %rd5, -1;
	sub.s64 	%rd64, %rd53, %rd4;
	mov.u64 	%rd66, 0;
	mov.u64 	%rd62, %rd2;
	mov.u64 	%rd63, %rd1;

$L__BB7_3:
	ld.global.f32 	%f1, [%rd63];
	ld.global.nc.f32 	%f2, [%rd62];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd63], %f3;
	ld.global.f32 	%f4, [%rd63+4];
	ld.global.nc.f32 	%f5, [%rd62+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd63+4], %f6;
	ld.global.f32 	%f7, [%rd63+8];
	ld.global.nc.f32 	%f8, [%rd62+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd63+8], %f9;
	ld.global.f32 	%f10, [%rd63+12];
	ld.global.nc.f32 	%f11, [%rd62+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd63+12], %f12;
	ld.global.f32 	%f13, [%rd63+16];
	ld.global.nc.f32 	%f14, [%rd62+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd63+16], %f15;
	ld.global.f32 	%f16, [%rd63+20];
	ld.global.nc.f32 	%f17, [%rd62+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd63+20], %f18;
	ld.global.f32 	%f19, [%rd63+24];
	ld.global.nc.f32 	%f20, [%rd62+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd63+24], %f21;
	ld.global.f32 	%f22, [%rd63+28];
	ld.global.nc.f32 	%f23, [%rd62+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd63+28], %f24;
	add.s64 	%rd66, %rd66, 8;
	add.s64 	%rd63, %rd63, 32;
	add.s64 	%rd62, %rd62, 32;
	add.s64 	%rd64, %rd64, 4;
	setp.ne.s64 	%p3, %rd64, 0;
	@%p3 bra 	$L__BB7_3;

$L__BB7_4:
	setp.eq.s64 	%p4, %rd5, 0;
	@%p4 bra 	$L__BB7_7;

	shl.b64 	%rd54, %rd66, 2;
	add.s64 	%rd55, %rd54, 4;
	add.s64 	%rd69, %rd1, %rd55;
	add.s64 	%rd68, %rd2, %rd55;
	neg.s64 	%rd67, %rd5;

$L__BB7_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd69+-4];
	ld.global.nc.f32 	%f26, [%rd68+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd69+-4], %f27;
	ld.global.f32 	%f28, [%rd69];
	ld.global.nc.f32 	%f29, [%rd68];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd69], %f30;
	add.s64 	%rd69, %rd69, 8;
	add.s64 	%rd68, %rd68, 8;
	add.s64 	%rd67, %rd67, 1;
	setp.ne.s64 	%p5, %rd67, 0;
	@%p5 bra 	$L__BB7_6;

$L__BB7_7:
	setp.ge.u64 	%p6, %rd74, %rd46;
	@%p6 bra 	$L__BB7_14;

	sub.s64 	%rd56, %rd46, %rd74;
	and.b64  	%rd25, %rd56, 3;
	setp.eq.s64 	%p7, %rd25, 0;
	@%p7 bra 	$L__BB7_11;

	shl.b64 	%rd57, %rd74, 2;
	add.s64 	%rd72, %rd1, %rd57;
	add.s64 	%rd71, %rd2, %rd57;
	neg.s64 	%rd70, %rd25;

$L__BB7_10:
	.pragma "nounroll";
	ld.global.f32 	%f31, [%rd72];
	ld.global.nc.f32 	%f32, [%rd71];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd72], %f33;
	add.s64 	%rd74, %rd74, 1;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s64 	%rd70, %rd70, 1;
	setp.ne.s64 	%p8, %rd70, 0;
	@%p8 bra 	$L__BB7_10;

$L__BB7_11:
	or.b64  	%rd58, %rd46, 1;
	sub.s64 	%rd59, %rd46, %rd58;
	setp.lt.u64 	%p9, %rd59, 3;
	@%p9 bra 	$L__BB7_14;

	shl.b64 	%rd60, %rd74, 2;
	add.s64 	%rd61, %rd60, 8;
	add.s64 	%rd76, %rd1, %rd61;
	add.s64 	%rd75, %rd2, %rd61;

$L__BB7_13:
	ld.global.f32 	%f34, [%rd76+-8];
	ld.global.nc.f32 	%f35, [%rd75+-8];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd76+-8], %f36;
	ld.global.f32 	%f37, [%rd76+-4];
	ld.global.nc.f32 	%f38, [%rd75+-4];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd76+-4], %f39;
	ld.global.f32 	%f40, [%rd76];
	ld.global.nc.f32 	%f41, [%rd75];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd76], %f42;
	ld.global.f32 	%f43, [%rd76+4];
	ld.global.nc.f32 	%f44, [%rd75+4];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd76+4], %f45;
	add.s64 	%rd76, %rd76, 16;
	add.s64 	%rd75, %rd75, 16;
	add.s64 	%rd74, %rd74, 4;
	setp.lt.u64 	%p10, %rd74, %rd46;
	@%p10 bra 	$L__BB7_13;

$L__BB7_14:
	ret;

}
	// .globl	_Z22addNaiveIV1U2MC_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U2MC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U2MC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U2MC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U2MC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<31>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV1U2MC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U2MC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U2MC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB8_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB8_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd1;
	mov.u64 	%rd18, %rd2;

$L__BB8_3:
	ld.global.f32 	%f1, [%rd17];
	ld.global.f32 	%f2, [%rd18];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd17], %f3;
	ld.global.f32 	%f4, [%rd17+4];
	ld.global.f32 	%f5, [%rd18+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd17+4], %f6;
	ld.global.f32 	%f7, [%rd17+8];
	ld.global.f32 	%f8, [%rd18+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd17+8], %f9;
	ld.global.f32 	%f10, [%rd17+12];
	ld.global.f32 	%f11, [%rd18+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd17+12], %f12;
	ld.global.f32 	%f13, [%rd17+16];
	ld.global.f32 	%f14, [%rd18+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd17+16], %f15;
	ld.global.f32 	%f16, [%rd17+20];
	ld.global.f32 	%f17, [%rd18+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd17+20], %f18;
	ld.global.f32 	%f19, [%rd17+24];
	ld.global.f32 	%f20, [%rd18+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd17+24], %f21;
	ld.global.f32 	%f22, [%rd17+28];
	ld.global.f32 	%f23, [%rd18+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd17+28], %f24;
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 32;
	add.s64 	%rd17, %rd17, 32;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB8_3;

$L__BB8_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB8_7;

	mul.wide.s32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd15, 4;
	add.s64 	%rd20, %rd1, %rd16;
	add.s64 	%rd19, %rd2, %rd16;

$L__BB8_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd20+-4];
	ld.global.f32 	%f26, [%rd19+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd20+-4], %f27;
	ld.global.f32 	%f28, [%rd20];
	ld.global.f32 	%f29, [%rd19];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd20], %f30;
	add.s64 	%rd20, %rd20, 8;
	add.s64 	%rd19, %rd19, 8;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB8_6;

$L__BB8_7:
	ret;

}
	// .globl	_Z22addNaiveIV1U2MR_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U2MR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U2MR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U2MR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U2MR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<31>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV1U2MR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U2MR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U2MR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB9_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB9_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd1;
	mov.u64 	%rd18, %rd2;

$L__BB9_3:
	ld.global.f32 	%f1, [%rd17];
	ld.global.nc.f32 	%f2, [%rd18];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd17], %f3;
	ld.global.f32 	%f4, [%rd17+4];
	ld.global.nc.f32 	%f5, [%rd18+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd17+4], %f6;
	ld.global.f32 	%f7, [%rd17+8];
	ld.global.nc.f32 	%f8, [%rd18+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd17+8], %f9;
	ld.global.f32 	%f10, [%rd17+12];
	ld.global.nc.f32 	%f11, [%rd18+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd17+12], %f12;
	ld.global.f32 	%f13, [%rd17+16];
	ld.global.nc.f32 	%f14, [%rd18+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd17+16], %f15;
	ld.global.f32 	%f16, [%rd17+20];
	ld.global.nc.f32 	%f17, [%rd18+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd17+20], %f18;
	ld.global.f32 	%f19, [%rd17+24];
	ld.global.nc.f32 	%f20, [%rd18+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd17+24], %f21;
	ld.global.f32 	%f22, [%rd17+28];
	ld.global.nc.f32 	%f23, [%rd18+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd17+28], %f24;
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 32;
	add.s64 	%rd17, %rd17, 32;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB9_3;

$L__BB9_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB9_7;

	mul.wide.s32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd15, 4;
	add.s64 	%rd20, %rd1, %rd16;
	add.s64 	%rd19, %rd2, %rd16;

$L__BB9_6:
	.pragma "nounroll";
	ld.global.f32 	%f25, [%rd20+-4];
	ld.global.nc.f32 	%f26, [%rd19+-4];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd20+-4], %f27;
	ld.global.f32 	%f28, [%rd20];
	ld.global.nc.f32 	%f29, [%rd19];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd20], %f30;
	add.s64 	%rd20, %rd20, 8;
	add.s64 	%rd19, %rd19, 8;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB9_6;

$L__BB9_7:
	ret;

}
	// .globl	_Z22addNaiveSV1U2MC_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U2MC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U2MC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U2MC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U2MC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV1U2MC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV1U2MC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV1U2MC_kernelyPKfPf_param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB10_2:
	ld.global.f32 	%f1, [%rd13];
	ld.global.f32 	%f2, [%rd14];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd13], %f3;
	ld.global.f32 	%f4, [%rd13+4];
	ld.global.f32 	%f5, [%rd14+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd13+4], %f6;
	add.s64 	%rd14, %rd14, 8;
	add.s64 	%rd13, %rd13, 8;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB10_2;

$L__BB10_3:
	ret;

}
	// .globl	_Z22addNaiveSV1U2MR_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U2MR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U2MR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U2MR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U2MR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV1U2MR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV1U2MR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV1U2MR_kernelyPKfPf_param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB11_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB11_2:
	ld.global.f32 	%f1, [%rd13];
	ld.global.nc.f32 	%f2, [%rd14];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd13], %f3;
	ld.global.f32 	%f4, [%rd13+4];
	ld.global.nc.f32 	%f5, [%rd14+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd13+4], %f6;
	add.s64 	%rd14, %rd14, 8;
	add.s64 	%rd13, %rd13, 8;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB11_2;

$L__BB11_3:
	ret;

}
	// .globl	_Z22addNaiveIV1U4TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U4TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U4TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U4TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U4TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV1U4TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV1U4TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV1U4TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	shr.s32 	%r21, %r20, 31;
	shr.u32 	%r22, %r21, 30;
	add.s32 	%r23, %r20, %r22;
	and.b32  	%r1, %r23, -4;
	setp.lt.s32 	%p1, %r20, 4;
	@%p1 bra 	$L__BB12_7;

	max.s32 	%r25, %r1, 4;
	add.s32 	%r26, %r25, -1;
	shr.u32 	%r2, %r26, 2;
	add.s32 	%r27, %r2, 1;
	and.b32  	%r34, %r27, 3;
	setp.lt.u32 	%p2, %r26, 12;
	mov.u32 	%r33, 0;
	@%p2 bra 	$L__BB12_4;

	sub.s32 	%r31, %r2, %r34;
	mov.u32 	%r33, 0;
	mov.u64 	%rd32, %rd1;
	mov.u64 	%rd33, %rd2;

$L__BB12_3:
	ld.global.f32 	%f1, [%rd32];
	ld.global.f32 	%f2, [%rd33];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd32], %f3;
	ld.global.f32 	%f4, [%rd32+4];
	ld.global.f32 	%f5, [%rd33+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd32+4], %f6;
	ld.global.f32 	%f7, [%rd32+8];
	ld.global.f32 	%f8, [%rd33+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd32+8], %f9;
	ld.global.f32 	%f10, [%rd32+12];
	ld.global.f32 	%f11, [%rd33+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd32+12], %f12;
	ld.global.f32 	%f13, [%rd32+16];
	ld.global.f32 	%f14, [%rd33+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd32+16], %f15;
	ld.global.f32 	%f16, [%rd32+20];
	ld.global.f32 	%f17, [%rd33+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd32+20], %f18;
	ld.global.f32 	%f19, [%rd32+24];
	ld.global.f32 	%f20, [%rd33+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd32+24], %f21;
	ld.global.f32 	%f22, [%rd32+28];
	ld.global.f32 	%f23, [%rd33+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd32+28], %f24;
	ld.global.f32 	%f25, [%rd32+32];
	ld.global.f32 	%f26, [%rd33+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd32+32], %f27;
	ld.global.f32 	%f28, [%rd32+36];
	ld.global.f32 	%f29, [%rd33+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd32+36], %f30;
	ld.global.f32 	%f31, [%rd32+40];
	ld.global.f32 	%f32, [%rd33+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd32+40], %f33;
	ld.global.f32 	%f34, [%rd32+44];
	ld.global.f32 	%f35, [%rd33+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd32+44], %f36;
	ld.global.f32 	%f37, [%rd32+48];
	ld.global.f32 	%f38, [%rd33+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd32+48], %f39;
	ld.global.f32 	%f40, [%rd32+52];
	ld.global.f32 	%f41, [%rd33+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd32+52], %f42;
	ld.global.f32 	%f43, [%rd32+56];
	ld.global.f32 	%f44, [%rd33+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd32+56], %f45;
	ld.global.f32 	%f46, [%rd32+60];
	ld.global.f32 	%f47, [%rd33+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd32+60], %f48;
	add.s32 	%r33, %r33, 16;
	add.s64 	%rd33, %rd33, 64;
	add.s64 	%rd32, %rd32, 64;
	add.s32 	%r31, %r31, -4;
	setp.ne.s32 	%p3, %r31, -1;
	@%p3 bra 	$L__BB12_3;

$L__BB12_4:
	setp.eq.s32 	%p4, %r34, 0;
	@%p4 bra 	$L__BB12_7;

	mul.wide.s32 	%rd27, %r33, 4;
	add.s64 	%rd28, %rd27, 8;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB12_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd34+-8];
	ld.global.f32 	%f50, [%rd35+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd34+-8], %f51;
	ld.global.f32 	%f52, [%rd34+-4];
	ld.global.f32 	%f53, [%rd35+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd34+-4], %f54;
	ld.global.f32 	%f55, [%rd34];
	ld.global.f32 	%f56, [%rd35];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd34], %f57;
	ld.global.f32 	%f58, [%rd34+4];
	ld.global.f32 	%f59, [%rd35+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd34+4], %f60;
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r34, %r34, -1;
	setp.ne.s32 	%p5, %r34, 0;
	@%p5 bra 	$L__BB12_6;

$L__BB12_7:
	setp.ge.s32 	%p6, %r1, %r20;
	@%p6 bra 	$L__BB12_14;

	and.b32  	%r36, %r20, 3;
	setp.eq.s32 	%p7, %r36, 0;
	mov.u32 	%r37, %r1;
	@%p7 bra 	$L__BB12_11;

	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r37, %r1;

$L__BB12_10:
	.pragma "nounroll";
	ld.global.f32 	%f61, [%rd37];
	ld.global.f32 	%f62, [%rd36];
	add.f32 	%f63, %f62, %f61;
	st.global.f32 	[%rd37], %f63;
	add.s32 	%r37, %r37, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r36, %r36, -1;
	setp.ne.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB12_10;

$L__BB12_11:
	not.b32 	%r29, %r1;
	add.s32 	%r30, %r29, %r20;
	setp.lt.u32 	%p9, %r30, 3;
	@%p9 bra 	$L__BB12_14;

	mul.wide.s32 	%rd30, %r37, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB12_13:
	ld.global.f32 	%f64, [%rd38+-8];
	ld.global.f32 	%f65, [%rd39+-8];
	add.f32 	%f66, %f65, %f64;
	st.global.f32 	[%rd38+-8], %f66;
	ld.global.f32 	%f67, [%rd38+-4];
	ld.global.f32 	%f68, [%rd39+-4];
	add.f32 	%f69, %f68, %f67;
	st.global.f32 	[%rd38+-4], %f69;
	ld.global.f32 	%f70, [%rd38];
	ld.global.f32 	%f71, [%rd39];
	add.f32 	%f72, %f71, %f70;
	st.global.f32 	[%rd38], %f72;
	ld.global.f32 	%f73, [%rd38+4];
	ld.global.f32 	%f74, [%rd39+4];
	add.f32 	%f75, %f74, %f73;
	st.global.f32 	[%rd38+4], %f75;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r37, %r37, 4;
	setp.lt.s32 	%p10, %r37, %r20;
	@%p10 bra 	$L__BB12_13;

$L__BB12_14:
	ret;

}
	// .globl	_Z22addNaiveIV1U4TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U4TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U4TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U4TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U4TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV1U4TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV1U4TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV1U4TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	shr.s32 	%r21, %r20, 31;
	shr.u32 	%r22, %r21, 30;
	add.s32 	%r23, %r20, %r22;
	and.b32  	%r1, %r23, -4;
	setp.lt.s32 	%p1, %r20, 4;
	@%p1 bra 	$L__BB13_7;

	max.s32 	%r25, %r1, 4;
	add.s32 	%r26, %r25, -1;
	shr.u32 	%r2, %r26, 2;
	add.s32 	%r27, %r2, 1;
	and.b32  	%r34, %r27, 3;
	setp.lt.u32 	%p2, %r26, 12;
	mov.u32 	%r33, 0;
	@%p2 bra 	$L__BB13_4;

	sub.s32 	%r31, %r2, %r34;
	mov.u32 	%r33, 0;
	mov.u64 	%rd32, %rd1;
	mov.u64 	%rd33, %rd2;

$L__BB13_3:
	ld.global.f32 	%f1, [%rd32];
	ld.global.nc.f32 	%f2, [%rd33];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd32], %f3;
	ld.global.f32 	%f4, [%rd32+4];
	ld.global.nc.f32 	%f5, [%rd33+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd32+4], %f6;
	ld.global.f32 	%f7, [%rd32+8];
	ld.global.nc.f32 	%f8, [%rd33+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd32+8], %f9;
	ld.global.f32 	%f10, [%rd32+12];
	ld.global.nc.f32 	%f11, [%rd33+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd32+12], %f12;
	ld.global.f32 	%f13, [%rd32+16];
	ld.global.nc.f32 	%f14, [%rd33+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd32+16], %f15;
	ld.global.f32 	%f16, [%rd32+20];
	ld.global.nc.f32 	%f17, [%rd33+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd32+20], %f18;
	ld.global.f32 	%f19, [%rd32+24];
	ld.global.nc.f32 	%f20, [%rd33+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd32+24], %f21;
	ld.global.f32 	%f22, [%rd32+28];
	ld.global.nc.f32 	%f23, [%rd33+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd32+28], %f24;
	ld.global.f32 	%f25, [%rd32+32];
	ld.global.nc.f32 	%f26, [%rd33+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd32+32], %f27;
	ld.global.f32 	%f28, [%rd32+36];
	ld.global.nc.f32 	%f29, [%rd33+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd32+36], %f30;
	ld.global.f32 	%f31, [%rd32+40];
	ld.global.nc.f32 	%f32, [%rd33+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd32+40], %f33;
	ld.global.f32 	%f34, [%rd32+44];
	ld.global.nc.f32 	%f35, [%rd33+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd32+44], %f36;
	ld.global.f32 	%f37, [%rd32+48];
	ld.global.nc.f32 	%f38, [%rd33+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd32+48], %f39;
	ld.global.f32 	%f40, [%rd32+52];
	ld.global.nc.f32 	%f41, [%rd33+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd32+52], %f42;
	ld.global.f32 	%f43, [%rd32+56];
	ld.global.nc.f32 	%f44, [%rd33+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd32+56], %f45;
	ld.global.f32 	%f46, [%rd32+60];
	ld.global.nc.f32 	%f47, [%rd33+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd32+60], %f48;
	add.s32 	%r33, %r33, 16;
	add.s64 	%rd33, %rd33, 64;
	add.s64 	%rd32, %rd32, 64;
	add.s32 	%r31, %r31, -4;
	setp.ne.s32 	%p3, %r31, -1;
	@%p3 bra 	$L__BB13_3;

$L__BB13_4:
	setp.eq.s32 	%p4, %r34, 0;
	@%p4 bra 	$L__BB13_7;

	mul.wide.s32 	%rd27, %r33, 4;
	add.s64 	%rd28, %rd27, 8;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB13_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd34+-8];
	ld.global.nc.f32 	%f50, [%rd35+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd34+-8], %f51;
	ld.global.f32 	%f52, [%rd34+-4];
	ld.global.nc.f32 	%f53, [%rd35+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd34+-4], %f54;
	ld.global.f32 	%f55, [%rd34];
	ld.global.nc.f32 	%f56, [%rd35];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd34], %f57;
	ld.global.f32 	%f58, [%rd34+4];
	ld.global.nc.f32 	%f59, [%rd35+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd34+4], %f60;
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r34, %r34, -1;
	setp.ne.s32 	%p5, %r34, 0;
	@%p5 bra 	$L__BB13_6;

$L__BB13_7:
	setp.ge.s32 	%p6, %r1, %r20;
	@%p6 bra 	$L__BB13_14;

	and.b32  	%r36, %r20, 3;
	setp.eq.s32 	%p7, %r36, 0;
	mov.u32 	%r37, %r1;
	@%p7 bra 	$L__BB13_11;

	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r37, %r1;

$L__BB13_10:
	.pragma "nounroll";
	ld.global.f32 	%f61, [%rd37];
	ld.global.nc.f32 	%f62, [%rd36];
	add.f32 	%f63, %f62, %f61;
	st.global.f32 	[%rd37], %f63;
	add.s32 	%r37, %r37, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r36, %r36, -1;
	setp.ne.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB13_10;

$L__BB13_11:
	not.b32 	%r29, %r1;
	add.s32 	%r30, %r29, %r20;
	setp.lt.u32 	%p9, %r30, 3;
	@%p9 bra 	$L__BB13_14;

	mul.wide.s32 	%rd30, %r37, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB13_13:
	ld.global.f32 	%f64, [%rd38+-8];
	ld.global.nc.f32 	%f65, [%rd39+-8];
	add.f32 	%f66, %f65, %f64;
	st.global.f32 	[%rd38+-8], %f66;
	ld.global.f32 	%f67, [%rd38+-4];
	ld.global.nc.f32 	%f68, [%rd39+-4];
	add.f32 	%f69, %f68, %f67;
	st.global.f32 	[%rd38+-4], %f69;
	ld.global.f32 	%f70, [%rd38];
	ld.global.nc.f32 	%f71, [%rd39];
	add.f32 	%f72, %f71, %f70;
	st.global.f32 	[%rd38], %f72;
	ld.global.f32 	%f73, [%rd38+4];
	ld.global.nc.f32 	%f74, [%rd39+4];
	add.f32 	%f75, %f74, %f73;
	st.global.f32 	[%rd38+4], %f75;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r37, %r37, 4;
	setp.lt.s32 	%p10, %r37, %r20;
	@%p10 bra 	$L__BB13_13;

$L__BB13_14:
	ret;

}
	// .globl	_Z22addNaiveSV1U4TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U4TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U4TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U4TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U4TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<76>;
	.reg .b64 	%rd<77>;


	ld.param.u64 	%rd46, [_Z22addNaiveSV1U4TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd47, [_Z22addNaiveSV1U4TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd48, [_Z22addNaiveSV1U4TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd48;
	cvta.to.global.u64 	%rd2, %rd47;
	and.b64  	%rd3, %rd46, -4;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB14_7;

	add.s64 	%rd50, %rd3, -1;
	shr.u64 	%rd4, %rd50, 2;
	add.s64 	%rd51, %rd4, 1;
	and.b64  	%rd5, %rd51, 3;
	setp.lt.u64 	%p2, %rd50, 12;
	mov.u64 	%rd65, 0;
	@%p2 bra 	$L__BB14_4;

	add.s64 	%rd53, %rd5, -1;
	sub.s64 	%rd63, %rd53, %rd4;
	mov.u64 	%rd65, 0;
	mov.u64 	%rd61, %rd2;
	mov.u64 	%rd62, %rd1;

$L__BB14_3:
	ld.global.f32 	%f1, [%rd62];
	ld.global.f32 	%f2, [%rd61];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd62], %f3;
	ld.global.f32 	%f4, [%rd62+4];
	ld.global.f32 	%f5, [%rd61+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd62+4], %f6;
	ld.global.f32 	%f7, [%rd62+8];
	ld.global.f32 	%f8, [%rd61+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd62+8], %f9;
	ld.global.f32 	%f10, [%rd62+12];
	ld.global.f32 	%f11, [%rd61+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd62+12], %f12;
	ld.global.f32 	%f13, [%rd62+16];
	ld.global.f32 	%f14, [%rd61+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd62+16], %f15;
	ld.global.f32 	%f16, [%rd62+20];
	ld.global.f32 	%f17, [%rd61+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd62+20], %f18;
	ld.global.f32 	%f19, [%rd62+24];
	ld.global.f32 	%f20, [%rd61+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd62+24], %f21;
	ld.global.f32 	%f22, [%rd62+28];
	ld.global.f32 	%f23, [%rd61+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd62+28], %f24;
	ld.global.f32 	%f25, [%rd62+32];
	ld.global.f32 	%f26, [%rd61+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd62+32], %f27;
	ld.global.f32 	%f28, [%rd62+36];
	ld.global.f32 	%f29, [%rd61+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd62+36], %f30;
	ld.global.f32 	%f31, [%rd62+40];
	ld.global.f32 	%f32, [%rd61+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd62+40], %f33;
	ld.global.f32 	%f34, [%rd62+44];
	ld.global.f32 	%f35, [%rd61+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd62+44], %f36;
	ld.global.f32 	%f37, [%rd62+48];
	ld.global.f32 	%f38, [%rd61+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd62+48], %f39;
	ld.global.f32 	%f40, [%rd62+52];
	ld.global.f32 	%f41, [%rd61+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd62+52], %f42;
	ld.global.f32 	%f43, [%rd62+56];
	ld.global.f32 	%f44, [%rd61+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd62+56], %f45;
	ld.global.f32 	%f46, [%rd62+60];
	ld.global.f32 	%f47, [%rd61+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd62+60], %f48;
	add.s64 	%rd65, %rd65, 16;
	add.s64 	%rd62, %rd62, 64;
	add.s64 	%rd61, %rd61, 64;
	add.s64 	%rd63, %rd63, 4;
	setp.ne.s64 	%p3, %rd63, 0;
	@%p3 bra 	$L__BB14_3;

$L__BB14_4:
	setp.eq.s64 	%p4, %rd5, 0;
	@%p4 bra 	$L__BB14_7;

	neg.s64 	%rd68, %rd5;
	shl.b64 	%rd54, %rd65, 2;
	add.s64 	%rd55, %rd54, 8;
	add.s64 	%rd67, %rd2, %rd55;
	add.s64 	%rd66, %rd1, %rd55;

$L__BB14_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd66+-8];
	ld.global.f32 	%f50, [%rd67+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd66+-8], %f51;
	ld.global.f32 	%f52, [%rd66+-4];
	ld.global.f32 	%f53, [%rd67+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd66+-4], %f54;
	ld.global.f32 	%f55, [%rd66];
	ld.global.f32 	%f56, [%rd67];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd66], %f57;
	ld.global.f32 	%f58, [%rd66+4];
	ld.global.f32 	%f59, [%rd67+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd66+4], %f60;
	add.s64 	%rd67, %rd67, 16;
	add.s64 	%rd66, %rd66, 16;
	add.s64 	%rd68, %rd68, 1;
	setp.ne.s64 	%p5, %rd68, 0;
	@%p5 bra 	$L__BB14_6;

$L__BB14_7:
	setp.ge.u64 	%p6, %rd3, %rd46;
	@%p6 bra 	$L__BB14_14;

	and.b64  	%rd25, %rd46, 3;
	setp.eq.s64 	%p7, %rd25, 0;
	mov.u64 	%rd73, %rd3;
	@%p7 bra 	$L__BB14_11;

	shl.b64 	%rd56, %rd3, 2;
	add.s64 	%rd71, %rd1, %rd56;
	add.s64 	%rd70, %rd2, %rd56;
	neg.s64 	%rd69, %rd25;
	mov.u64 	%rd73, %rd3;

$L__BB14_10:
	.pragma "nounroll";
	ld.global.f32 	%f61, [%rd71];
	ld.global.f32 	%f62, [%rd70];
	add.f32 	%f63, %f62, %f61;
	st.global.f32 	[%rd71], %f63;
	add.s64 	%rd73, %rd73, 1;
	add.s64 	%rd71, %rd71, 4;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd69, %rd69, 1;
	setp.ne.s64 	%p8, %rd69, 0;
	@%p8 bra 	$L__BB14_10;

$L__BB14_11:
	not.b64 	%rd57, %rd3;
	add.s64 	%rd58, %rd57, %rd46;
	setp.lt.u64 	%p9, %rd58, 3;
	@%p9 bra 	$L__BB14_14;

	shl.b64 	%rd59, %rd73, 2;
	add.s64 	%rd60, %rd59, 8;
	add.s64 	%rd75, %rd1, %rd60;
	add.s64 	%rd74, %rd2, %rd60;

$L__BB14_13:
	ld.global.f32 	%f64, [%rd75+-8];
	ld.global.f32 	%f65, [%rd74+-8];
	add.f32 	%f66, %f65, %f64;
	st.global.f32 	[%rd75+-8], %f66;
	ld.global.f32 	%f67, [%rd75+-4];
	ld.global.f32 	%f68, [%rd74+-4];
	add.f32 	%f69, %f68, %f67;
	st.global.f32 	[%rd75+-4], %f69;
	ld.global.f32 	%f70, [%rd75];
	ld.global.f32 	%f71, [%rd74];
	add.f32 	%f72, %f71, %f70;
	st.global.f32 	[%rd75], %f72;
	ld.global.f32 	%f73, [%rd75+4];
	ld.global.f32 	%f74, [%rd74+4];
	add.f32 	%f75, %f74, %f73;
	st.global.f32 	[%rd75+4], %f75;
	add.s64 	%rd75, %rd75, 16;
	add.s64 	%rd74, %rd74, 16;
	add.s64 	%rd73, %rd73, 4;
	setp.lt.u64 	%p10, %rd73, %rd46;
	@%p10 bra 	$L__BB14_13;

$L__BB14_14:
	ret;

}
	// .globl	_Z22addNaiveSV1U4TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U4TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U4TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U4TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U4TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<76>;
	.reg .b64 	%rd<77>;


	ld.param.u64 	%rd46, [_Z22addNaiveSV1U4TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd47, [_Z22addNaiveSV1U4TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd48, [_Z22addNaiveSV1U4TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd48;
	cvta.to.global.u64 	%rd2, %rd47;
	and.b64  	%rd3, %rd46, -4;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB15_7;

	add.s64 	%rd50, %rd3, -1;
	shr.u64 	%rd4, %rd50, 2;
	add.s64 	%rd51, %rd4, 1;
	and.b64  	%rd5, %rd51, 3;
	setp.lt.u64 	%p2, %rd50, 12;
	mov.u64 	%rd65, 0;
	@%p2 bra 	$L__BB15_4;

	add.s64 	%rd53, %rd5, -1;
	sub.s64 	%rd63, %rd53, %rd4;
	mov.u64 	%rd65, 0;
	mov.u64 	%rd61, %rd2;
	mov.u64 	%rd62, %rd1;

$L__BB15_3:
	ld.global.f32 	%f1, [%rd62];
	ld.global.nc.f32 	%f2, [%rd61];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd62], %f3;
	ld.global.f32 	%f4, [%rd62+4];
	ld.global.nc.f32 	%f5, [%rd61+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd62+4], %f6;
	ld.global.f32 	%f7, [%rd62+8];
	ld.global.nc.f32 	%f8, [%rd61+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd62+8], %f9;
	ld.global.f32 	%f10, [%rd62+12];
	ld.global.nc.f32 	%f11, [%rd61+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd62+12], %f12;
	ld.global.f32 	%f13, [%rd62+16];
	ld.global.nc.f32 	%f14, [%rd61+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd62+16], %f15;
	ld.global.f32 	%f16, [%rd62+20];
	ld.global.nc.f32 	%f17, [%rd61+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd62+20], %f18;
	ld.global.f32 	%f19, [%rd62+24];
	ld.global.nc.f32 	%f20, [%rd61+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd62+24], %f21;
	ld.global.f32 	%f22, [%rd62+28];
	ld.global.nc.f32 	%f23, [%rd61+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd62+28], %f24;
	ld.global.f32 	%f25, [%rd62+32];
	ld.global.nc.f32 	%f26, [%rd61+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd62+32], %f27;
	ld.global.f32 	%f28, [%rd62+36];
	ld.global.nc.f32 	%f29, [%rd61+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd62+36], %f30;
	ld.global.f32 	%f31, [%rd62+40];
	ld.global.nc.f32 	%f32, [%rd61+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd62+40], %f33;
	ld.global.f32 	%f34, [%rd62+44];
	ld.global.nc.f32 	%f35, [%rd61+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd62+44], %f36;
	ld.global.f32 	%f37, [%rd62+48];
	ld.global.nc.f32 	%f38, [%rd61+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd62+48], %f39;
	ld.global.f32 	%f40, [%rd62+52];
	ld.global.nc.f32 	%f41, [%rd61+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd62+52], %f42;
	ld.global.f32 	%f43, [%rd62+56];
	ld.global.nc.f32 	%f44, [%rd61+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd62+56], %f45;
	ld.global.f32 	%f46, [%rd62+60];
	ld.global.nc.f32 	%f47, [%rd61+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd62+60], %f48;
	add.s64 	%rd65, %rd65, 16;
	add.s64 	%rd62, %rd62, 64;
	add.s64 	%rd61, %rd61, 64;
	add.s64 	%rd63, %rd63, 4;
	setp.ne.s64 	%p3, %rd63, 0;
	@%p3 bra 	$L__BB15_3;

$L__BB15_4:
	setp.eq.s64 	%p4, %rd5, 0;
	@%p4 bra 	$L__BB15_7;

	neg.s64 	%rd68, %rd5;
	shl.b64 	%rd54, %rd65, 2;
	add.s64 	%rd55, %rd54, 8;
	add.s64 	%rd67, %rd2, %rd55;
	add.s64 	%rd66, %rd1, %rd55;

$L__BB15_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd66+-8];
	ld.global.nc.f32 	%f50, [%rd67+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd66+-8], %f51;
	ld.global.f32 	%f52, [%rd66+-4];
	ld.global.nc.f32 	%f53, [%rd67+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd66+-4], %f54;
	ld.global.f32 	%f55, [%rd66];
	ld.global.nc.f32 	%f56, [%rd67];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd66], %f57;
	ld.global.f32 	%f58, [%rd66+4];
	ld.global.nc.f32 	%f59, [%rd67+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd66+4], %f60;
	add.s64 	%rd67, %rd67, 16;
	add.s64 	%rd66, %rd66, 16;
	add.s64 	%rd68, %rd68, 1;
	setp.ne.s64 	%p5, %rd68, 0;
	@%p5 bra 	$L__BB15_6;

$L__BB15_7:
	setp.ge.u64 	%p6, %rd3, %rd46;
	@%p6 bra 	$L__BB15_14;

	and.b64  	%rd25, %rd46, 3;
	setp.eq.s64 	%p7, %rd25, 0;
	mov.u64 	%rd73, %rd3;
	@%p7 bra 	$L__BB15_11;

	shl.b64 	%rd56, %rd3, 2;
	add.s64 	%rd71, %rd1, %rd56;
	add.s64 	%rd70, %rd2, %rd56;
	neg.s64 	%rd69, %rd25;
	mov.u64 	%rd73, %rd3;

$L__BB15_10:
	.pragma "nounroll";
	ld.global.f32 	%f61, [%rd71];
	ld.global.nc.f32 	%f62, [%rd70];
	add.f32 	%f63, %f62, %f61;
	st.global.f32 	[%rd71], %f63;
	add.s64 	%rd73, %rd73, 1;
	add.s64 	%rd71, %rd71, 4;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd69, %rd69, 1;
	setp.ne.s64 	%p8, %rd69, 0;
	@%p8 bra 	$L__BB15_10;

$L__BB15_11:
	not.b64 	%rd57, %rd3;
	add.s64 	%rd58, %rd57, %rd46;
	setp.lt.u64 	%p9, %rd58, 3;
	@%p9 bra 	$L__BB15_14;

	shl.b64 	%rd59, %rd73, 2;
	add.s64 	%rd60, %rd59, 8;
	add.s64 	%rd75, %rd1, %rd60;
	add.s64 	%rd74, %rd2, %rd60;

$L__BB15_13:
	ld.global.f32 	%f64, [%rd75+-8];
	ld.global.nc.f32 	%f65, [%rd74+-8];
	add.f32 	%f66, %f65, %f64;
	st.global.f32 	[%rd75+-8], %f66;
	ld.global.f32 	%f67, [%rd75+-4];
	ld.global.nc.f32 	%f68, [%rd74+-4];
	add.f32 	%f69, %f68, %f67;
	st.global.f32 	[%rd75+-4], %f69;
	ld.global.f32 	%f70, [%rd75];
	ld.global.nc.f32 	%f71, [%rd74];
	add.f32 	%f72, %f71, %f70;
	st.global.f32 	[%rd75], %f72;
	ld.global.f32 	%f73, [%rd75+4];
	ld.global.nc.f32 	%f74, [%rd74+4];
	add.f32 	%f75, %f74, %f73;
	st.global.f32 	[%rd75+4], %f75;
	add.s64 	%rd75, %rd75, 16;
	add.s64 	%rd74, %rd74, 16;
	add.s64 	%rd73, %rd73, 4;
	setp.lt.u64 	%p10, %rd73, %rd46;
	@%p10 bra 	$L__BB15_13;

$L__BB15_14:
	ret;

}
	// .globl	_Z22addNaiveIV1U4MC_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U4MC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U4MC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U4MC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U4MC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV1U4MC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U4MC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U4MC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB16_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 2;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 12;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB16_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd1;
	mov.u64 	%rd18, %rd2;

$L__BB16_3:
	ld.global.f32 	%f1, [%rd17];
	ld.global.f32 	%f2, [%rd18];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd17], %f3;
	ld.global.f32 	%f4, [%rd17+4];
	ld.global.f32 	%f5, [%rd18+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd17+4], %f6;
	ld.global.f32 	%f7, [%rd17+8];
	ld.global.f32 	%f8, [%rd18+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd17+8], %f9;
	ld.global.f32 	%f10, [%rd17+12];
	ld.global.f32 	%f11, [%rd18+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd17+12], %f12;
	ld.global.f32 	%f13, [%rd17+16];
	ld.global.f32 	%f14, [%rd18+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd17+16], %f15;
	ld.global.f32 	%f16, [%rd17+20];
	ld.global.f32 	%f17, [%rd18+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd17+20], %f18;
	ld.global.f32 	%f19, [%rd17+24];
	ld.global.f32 	%f20, [%rd18+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd17+24], %f21;
	ld.global.f32 	%f22, [%rd17+28];
	ld.global.f32 	%f23, [%rd18+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd17+28], %f24;
	ld.global.f32 	%f25, [%rd17+32];
	ld.global.f32 	%f26, [%rd18+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd17+32], %f27;
	ld.global.f32 	%f28, [%rd17+36];
	ld.global.f32 	%f29, [%rd18+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd17+36], %f30;
	ld.global.f32 	%f31, [%rd17+40];
	ld.global.f32 	%f32, [%rd18+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd17+40], %f33;
	ld.global.f32 	%f34, [%rd17+44];
	ld.global.f32 	%f35, [%rd18+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd17+44], %f36;
	ld.global.f32 	%f37, [%rd17+48];
	ld.global.f32 	%f38, [%rd18+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd17+48], %f39;
	ld.global.f32 	%f40, [%rd17+52];
	ld.global.f32 	%f41, [%rd18+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd17+52], %f42;
	ld.global.f32 	%f43, [%rd17+56];
	ld.global.f32 	%f44, [%rd18+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd17+56], %f45;
	ld.global.f32 	%f46, [%rd17+60];
	ld.global.f32 	%f47, [%rd18+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd17+60], %f48;
	add.s32 	%r18, %r18, 16;
	add.s64 	%rd18, %rd18, 64;
	add.s64 	%rd17, %rd17, 64;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB16_3;

$L__BB16_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB16_7;

	mul.wide.s32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd15, 8;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB16_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd19+-8];
	ld.global.f32 	%f50, [%rd20+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd19+-8], %f51;
	ld.global.f32 	%f52, [%rd19+-4];
	ld.global.f32 	%f53, [%rd20+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd19+-4], %f54;
	ld.global.f32 	%f55, [%rd19];
	ld.global.f32 	%f56, [%rd20];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd19], %f57;
	ld.global.f32 	%f58, [%rd19+4];
	ld.global.f32 	%f59, [%rd20+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd19+4], %f60;
	add.s64 	%rd20, %rd20, 16;
	add.s64 	%rd19, %rd19, 16;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB16_6;

$L__BB16_7:
	ret;

}
	// .globl	_Z22addNaiveIV1U4MR_kerneliPKfPf
.visible .entry _Z22addNaiveIV1U4MR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV1U4MR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV1U4MR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV1U4MR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV1U4MR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV1U4MR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV1U4MR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB17_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 2;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 12;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB17_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd1;
	mov.u64 	%rd18, %rd2;

$L__BB17_3:
	ld.global.f32 	%f1, [%rd17];
	ld.global.nc.f32 	%f2, [%rd18];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd17], %f3;
	ld.global.f32 	%f4, [%rd17+4];
	ld.global.nc.f32 	%f5, [%rd18+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd17+4], %f6;
	ld.global.f32 	%f7, [%rd17+8];
	ld.global.nc.f32 	%f8, [%rd18+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd17+8], %f9;
	ld.global.f32 	%f10, [%rd17+12];
	ld.global.nc.f32 	%f11, [%rd18+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd17+12], %f12;
	ld.global.f32 	%f13, [%rd17+16];
	ld.global.nc.f32 	%f14, [%rd18+16];
	add.f32 	%f15, %f14, %f13;
	st.global.f32 	[%rd17+16], %f15;
	ld.global.f32 	%f16, [%rd17+20];
	ld.global.nc.f32 	%f17, [%rd18+20];
	add.f32 	%f18, %f17, %f16;
	st.global.f32 	[%rd17+20], %f18;
	ld.global.f32 	%f19, [%rd17+24];
	ld.global.nc.f32 	%f20, [%rd18+24];
	add.f32 	%f21, %f20, %f19;
	st.global.f32 	[%rd17+24], %f21;
	ld.global.f32 	%f22, [%rd17+28];
	ld.global.nc.f32 	%f23, [%rd18+28];
	add.f32 	%f24, %f23, %f22;
	st.global.f32 	[%rd17+28], %f24;
	ld.global.f32 	%f25, [%rd17+32];
	ld.global.nc.f32 	%f26, [%rd18+32];
	add.f32 	%f27, %f26, %f25;
	st.global.f32 	[%rd17+32], %f27;
	ld.global.f32 	%f28, [%rd17+36];
	ld.global.nc.f32 	%f29, [%rd18+36];
	add.f32 	%f30, %f29, %f28;
	st.global.f32 	[%rd17+36], %f30;
	ld.global.f32 	%f31, [%rd17+40];
	ld.global.nc.f32 	%f32, [%rd18+40];
	add.f32 	%f33, %f32, %f31;
	st.global.f32 	[%rd17+40], %f33;
	ld.global.f32 	%f34, [%rd17+44];
	ld.global.nc.f32 	%f35, [%rd18+44];
	add.f32 	%f36, %f35, %f34;
	st.global.f32 	[%rd17+44], %f36;
	ld.global.f32 	%f37, [%rd17+48];
	ld.global.nc.f32 	%f38, [%rd18+48];
	add.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd17+48], %f39;
	ld.global.f32 	%f40, [%rd17+52];
	ld.global.nc.f32 	%f41, [%rd18+52];
	add.f32 	%f42, %f41, %f40;
	st.global.f32 	[%rd17+52], %f42;
	ld.global.f32 	%f43, [%rd17+56];
	ld.global.nc.f32 	%f44, [%rd18+56];
	add.f32 	%f45, %f44, %f43;
	st.global.f32 	[%rd17+56], %f45;
	ld.global.f32 	%f46, [%rd17+60];
	ld.global.nc.f32 	%f47, [%rd18+60];
	add.f32 	%f48, %f47, %f46;
	st.global.f32 	[%rd17+60], %f48;
	add.s32 	%r18, %r18, 16;
	add.s64 	%rd18, %rd18, 64;
	add.s64 	%rd17, %rd17, 64;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB17_3;

$L__BB17_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB17_7;

	mul.wide.s32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd15, 8;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB17_6:
	.pragma "nounroll";
	ld.global.f32 	%f49, [%rd19+-8];
	ld.global.nc.f32 	%f50, [%rd20+-8];
	add.f32 	%f51, %f50, %f49;
	st.global.f32 	[%rd19+-8], %f51;
	ld.global.f32 	%f52, [%rd19+-4];
	ld.global.nc.f32 	%f53, [%rd20+-4];
	add.f32 	%f54, %f53, %f52;
	st.global.f32 	[%rd19+-4], %f54;
	ld.global.f32 	%f55, [%rd19];
	ld.global.nc.f32 	%f56, [%rd20];
	add.f32 	%f57, %f56, %f55;
	st.global.f32 	[%rd19], %f57;
	ld.global.f32 	%f58, [%rd19+4];
	ld.global.nc.f32 	%f59, [%rd20+4];
	add.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd19+4], %f60;
	add.s64 	%rd20, %rd20, 16;
	add.s64 	%rd19, %rd19, 16;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB17_6;

$L__BB17_7:
	ret;

}
	// .globl	_Z22addNaiveSV1U4MC_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U4MC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U4MC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U4MC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U4MC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV1U4MC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV1U4MC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV1U4MC_kernelyPKfPf_param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB18_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB18_2:
	ld.global.f32 	%f1, [%rd14];
	ld.global.f32 	%f2, [%rd13];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd14], %f3;
	ld.global.f32 	%f4, [%rd14+4];
	ld.global.f32 	%f5, [%rd13+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd14+4], %f6;
	ld.global.f32 	%f7, [%rd14+8];
	ld.global.f32 	%f8, [%rd13+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd14+8], %f9;
	ld.global.f32 	%f10, [%rd14+12];
	ld.global.f32 	%f11, [%rd13+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd14+12], %f12;
	add.s64 	%rd14, %rd14, 16;
	add.s64 	%rd13, %rd13, 16;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB18_2;

$L__BB18_3:
	ret;

}
	// .globl	_Z22addNaiveSV1U4MR_kernelyPKfPf
.visible .entry _Z22addNaiveSV1U4MR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV1U4MR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV1U4MR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV1U4MR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV1U4MR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV1U4MR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV1U4MR_kernelyPKfPf_param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB19_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB19_2:
	ld.global.f32 	%f1, [%rd14];
	ld.global.nc.f32 	%f2, [%rd13];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rd14], %f3;
	ld.global.f32 	%f4, [%rd14+4];
	ld.global.nc.f32 	%f5, [%rd13+4];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd14+4], %f6;
	ld.global.f32 	%f7, [%rd14+8];
	ld.global.nc.f32 	%f8, [%rd13+8];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd14+8], %f9;
	ld.global.f32 	%f10, [%rd14+12];
	ld.global.nc.f32 	%f11, [%rd13+12];
	add.f32 	%f12, %f11, %f10;
	st.global.f32 	[%rd14+12], %f12;
	add.s64 	%rd14, %rd14, 16;
	add.s64 	%rd13, %rd13, 16;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB19_2;

$L__BB19_3:
	ret;

}
	// .globl	_Z22addNaiveIV2U1TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U1TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U1TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U1TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U1TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV2U1TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV2U1TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV2U1TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	setp.lt.s32 	%p1, %r20, 2;
	@%p1 bra 	$L__BB20_7;

	shr.s32 	%r22, %r20, 1;
	max.s32 	%r1, %r22, 1;
	add.s32 	%r23, %r1, -1;
	and.b32  	%r31, %r1, 3;
	setp.lt.u32 	%p2, %r23, 3;
	mov.u32 	%r30, 0;
	@%p2 bra 	$L__BB20_4;

	sub.s32 	%r29, %r1, %r31;
	mov.u32 	%r30, 0;
	mov.u64 	%rd32, %rd2;
	mov.u64 	%rd33, %rd1;

$L__BB20_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd32];
	ld.global.v2.f32 	{%f5, %f6}, [%rd33];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd33], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd32+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd33+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd33+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd32+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd33+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd33+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd32+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd33+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd33+24], {%f40, %f39};
	add.s32 	%r30, %r30, 4;
	add.s64 	%rd33, %rd33, 32;
	add.s64 	%rd32, %rd32, 32;
	add.s32 	%r29, %r29, -4;
	setp.ne.s32 	%p3, %r29, 0;
	@%p3 bra 	$L__BB20_3;

$L__BB20_4:
	setp.eq.s32 	%p4, %r31, 0;
	@%p4 bra 	$L__BB20_7;

	mul.wide.s32 	%rd27, %r30, 2;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB20_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f41, %f42}, [%rd35];
	ld.global.v2.f32 	{%f45, %f46}, [%rd34];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd34], {%f50, %f49};
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r31, %r31, -1;
	setp.ne.s32 	%p5, %r31, 0;
	@%p5 bra 	$L__BB20_6;

$L__BB20_7:
	and.b32  	%r34, %r20, -2;
	setp.ge.s32 	%p6, %r34, %r20;
	@%p6 bra 	$L__BB20_14;

	sub.s32 	%r25, %r20, %r34;
	and.b32  	%r33, %r25, 3;
	setp.eq.s32 	%p7, %r33, 0;
	@%p7 bra 	$L__BB20_11;

	mul.wide.s32 	%rd29, %r34, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;

$L__BB20_10:
	.pragma "nounroll";
	ld.global.f32 	%f51, [%rd37];
	ld.global.f32 	%f52, [%rd36];
	add.f32 	%f53, %f52, %f51;
	st.global.f32 	[%rd37], %f53;
	add.s32 	%r34, %r34, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r33, %r33, -1;
	setp.ne.s32 	%p8, %r33, 0;
	@%p8 bra 	$L__BB20_10;

$L__BB20_11:
	or.b32  	%r26, %r20, 1;
	sub.s32 	%r27, %r20, %r26;
	setp.lt.u32 	%p9, %r27, 3;
	@%p9 bra 	$L__BB20_14;

	mul.wide.s32 	%rd30, %r34, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB20_13:
	ld.global.f32 	%f54, [%rd38+-8];
	ld.global.f32 	%f55, [%rd39+-8];
	add.f32 	%f56, %f55, %f54;
	st.global.f32 	[%rd38+-8], %f56;
	ld.global.f32 	%f57, [%rd38+-4];
	ld.global.f32 	%f58, [%rd39+-4];
	add.f32 	%f59, %f58, %f57;
	st.global.f32 	[%rd38+-4], %f59;
	ld.global.f32 	%f60, [%rd38];
	ld.global.f32 	%f61, [%rd39];
	add.f32 	%f62, %f61, %f60;
	st.global.f32 	[%rd38], %f62;
	ld.global.f32 	%f63, [%rd38+4];
	ld.global.f32 	%f64, [%rd39+4];
	add.f32 	%f65, %f64, %f63;
	st.global.f32 	[%rd38+4], %f65;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r34, %r34, 4;
	setp.lt.s32 	%p10, %r34, %r20;
	@%p10 bra 	$L__BB20_13;

$L__BB20_14:
	ret;

}
	// .globl	_Z22addNaiveIV2U1TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U1TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U1TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U1TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U1TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV2U1TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV2U1TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV2U1TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	setp.lt.s32 	%p1, %r20, 2;
	@%p1 bra 	$L__BB21_7;

	shr.s32 	%r22, %r20, 1;
	max.s32 	%r1, %r22, 1;
	add.s32 	%r23, %r1, -1;
	and.b32  	%r31, %r1, 3;
	setp.lt.u32 	%p2, %r23, 3;
	mov.u32 	%r30, 0;
	@%p2 bra 	$L__BB21_4;

	sub.s32 	%r29, %r1, %r31;
	mov.u32 	%r30, 0;
	mov.u64 	%rd32, %rd2;
	mov.u64 	%rd33, %rd1;

$L__BB21_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd32];
	ld.global.v2.f32 	{%f5, %f6}, [%rd33];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd33], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd32+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd33+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd33+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd32+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd33+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd33+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd32+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd33+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd33+24], {%f40, %f39};
	add.s32 	%r30, %r30, 4;
	add.s64 	%rd33, %rd33, 32;
	add.s64 	%rd32, %rd32, 32;
	add.s32 	%r29, %r29, -4;
	setp.ne.s32 	%p3, %r29, 0;
	@%p3 bra 	$L__BB21_3;

$L__BB21_4:
	setp.eq.s32 	%p4, %r31, 0;
	@%p4 bra 	$L__BB21_7;

	mul.wide.s32 	%rd27, %r30, 2;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB21_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd35];
	ld.global.v2.f32 	{%f45, %f46}, [%rd34];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd34], {%f50, %f49};
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r31, %r31, -1;
	setp.ne.s32 	%p5, %r31, 0;
	@%p5 bra 	$L__BB21_6;

$L__BB21_7:
	and.b32  	%r34, %r20, -2;
	setp.ge.s32 	%p6, %r34, %r20;
	@%p6 bra 	$L__BB21_14;

	sub.s32 	%r25, %r20, %r34;
	and.b32  	%r33, %r25, 3;
	setp.eq.s32 	%p7, %r33, 0;
	@%p7 bra 	$L__BB21_11;

	mul.wide.s32 	%rd29, %r34, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;

$L__BB21_10:
	.pragma "nounroll";
	ld.global.f32 	%f51, [%rd37];
	ld.global.nc.f32 	%f52, [%rd36];
	add.f32 	%f53, %f52, %f51;
	st.global.f32 	[%rd37], %f53;
	add.s32 	%r34, %r34, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r33, %r33, -1;
	setp.ne.s32 	%p8, %r33, 0;
	@%p8 bra 	$L__BB21_10;

$L__BB21_11:
	or.b32  	%r26, %r20, 1;
	sub.s32 	%r27, %r20, %r26;
	setp.lt.u32 	%p9, %r27, 3;
	@%p9 bra 	$L__BB21_14;

	mul.wide.s32 	%rd30, %r34, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB21_13:
	ld.global.f32 	%f54, [%rd38+-8];
	ld.global.nc.f32 	%f55, [%rd39+-8];
	add.f32 	%f56, %f55, %f54;
	st.global.f32 	[%rd38+-8], %f56;
	ld.global.f32 	%f57, [%rd38+-4];
	ld.global.nc.f32 	%f58, [%rd39+-4];
	add.f32 	%f59, %f58, %f57;
	st.global.f32 	[%rd38+-4], %f59;
	ld.global.f32 	%f60, [%rd38];
	ld.global.nc.f32 	%f61, [%rd39];
	add.f32 	%f62, %f61, %f60;
	st.global.f32 	[%rd38], %f62;
	ld.global.f32 	%f63, [%rd38+4];
	ld.global.nc.f32 	%f64, [%rd39+4];
	add.f32 	%f65, %f64, %f63;
	st.global.f32 	[%rd38+4], %f65;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r34, %r34, 4;
	setp.lt.s32 	%p10, %r34, %r20;
	@%p10 bra 	$L__BB21_13;

$L__BB21_14:
	ret;

}
	// .globl	_Z22addNaiveSV2U1TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U1TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U1TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U1TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U1TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .b64 	%rd<73>;


	ld.param.u64 	%rd44, [_Z22addNaiveSV2U1TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd45, [_Z22addNaiveSV2U1TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd46, [_Z22addNaiveSV2U1TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd46;
	cvta.to.global.u64 	%rd2, %rd45;
	shr.u64 	%rd3, %rd44, 1;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB22_7;

	add.s64 	%rd48, %rd3, -1;
	and.b64  	%rd4, %rd3, 3;
	setp.lt.u64 	%p2, %rd48, 3;
	mov.u64 	%rd61, 0;
	@%p2 bra 	$L__BB22_4;

	sub.s64 	%rd5, %rd4, %rd3;
	mov.u64 	%rd61, 0;
	mov.u64 	%rd58, %rd2;
	mov.u64 	%rd59, %rd1;

$L__BB22_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd58];
	ld.global.v2.f32 	{%f5, %f6}, [%rd59];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd59], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd58+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd59+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd59+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd58+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd59+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd59+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd58+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd59+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd59+24], {%f40, %f39};
	add.s64 	%rd61, %rd61, 4;
	add.s64 	%rd50, %rd5, %rd61;
	add.s64 	%rd59, %rd59, 32;
	add.s64 	%rd58, %rd58, 32;
	setp.ne.s64 	%p3, %rd50, 0;
	@%p3 bra 	$L__BB22_3;

$L__BB22_4:
	setp.eq.s64 	%p4, %rd4, 0;
	@%p4 bra 	$L__BB22_7;

	shl.b64 	%rd51, %rd61, 3;
	add.s64 	%rd64, %rd2, %rd51;
	add.s64 	%rd63, %rd1, %rd51;
	neg.s64 	%rd62, %rd4;

$L__BB22_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f41, %f42}, [%rd64];
	ld.global.v2.f32 	{%f45, %f46}, [%rd63];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd63], {%f50, %f49};
	add.s64 	%rd64, %rd64, 8;
	add.s64 	%rd63, %rd63, 8;
	add.s64 	%rd62, %rd62, 1;
	setp.ne.s64 	%p5, %rd62, 0;
	@%p5 bra 	$L__BB22_6;

$L__BB22_7:
	and.b64  	%rd69, %rd44, -2;
	setp.ge.u64 	%p6, %rd69, %rd44;
	@%p6 bra 	$L__BB22_14;

	sub.s64 	%rd52, %rd44, %rd69;
	and.b64  	%rd23, %rd52, 3;
	setp.eq.s64 	%p7, %rd23, 0;
	@%p7 bra 	$L__BB22_11;

	shl.b64 	%rd53, %rd69, 2;
	add.s64 	%rd67, %rd1, %rd53;
	add.s64 	%rd66, %rd2, %rd53;
	neg.s64 	%rd65, %rd23;

$L__BB22_10:
	.pragma "nounroll";
	ld.global.f32 	%f51, [%rd67];
	ld.global.f32 	%f52, [%rd66];
	add.f32 	%f53, %f52, %f51;
	st.global.f32 	[%rd67], %f53;
	add.s64 	%rd69, %rd69, 1;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 1;
	setp.ne.s64 	%p8, %rd65, 0;
	@%p8 bra 	$L__BB22_10;

$L__BB22_11:
	or.b64  	%rd54, %rd44, 1;
	sub.s64 	%rd55, %rd44, %rd54;
	setp.lt.u64 	%p9, %rd55, 3;
	@%p9 bra 	$L__BB22_14;

	shl.b64 	%rd56, %rd69, 2;
	add.s64 	%rd57, %rd56, 8;
	add.s64 	%rd71, %rd1, %rd57;
	add.s64 	%rd70, %rd2, %rd57;

$L__BB22_13:
	ld.global.f32 	%f54, [%rd71+-8];
	ld.global.f32 	%f55, [%rd70+-8];
	add.f32 	%f56, %f55, %f54;
	st.global.f32 	[%rd71+-8], %f56;
	ld.global.f32 	%f57, [%rd71+-4];
	ld.global.f32 	%f58, [%rd70+-4];
	add.f32 	%f59, %f58, %f57;
	st.global.f32 	[%rd71+-4], %f59;
	ld.global.f32 	%f60, [%rd71];
	ld.global.f32 	%f61, [%rd70];
	add.f32 	%f62, %f61, %f60;
	st.global.f32 	[%rd71], %f62;
	ld.global.f32 	%f63, [%rd71+4];
	ld.global.f32 	%f64, [%rd70+4];
	add.f32 	%f65, %f64, %f63;
	st.global.f32 	[%rd71+4], %f65;
	add.s64 	%rd71, %rd71, 16;
	add.s64 	%rd70, %rd70, 16;
	add.s64 	%rd69, %rd69, 4;
	setp.lt.u64 	%p10, %rd69, %rd44;
	@%p10 bra 	$L__BB22_13;

$L__BB22_14:
	ret;

}
	// .globl	_Z22addNaiveSV2U1TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U1TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U1TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U1TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U1TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<66>;
	.reg .b64 	%rd<73>;


	ld.param.u64 	%rd44, [_Z22addNaiveSV2U1TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd45, [_Z22addNaiveSV2U1TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd46, [_Z22addNaiveSV2U1TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd46;
	cvta.to.global.u64 	%rd2, %rd45;
	shr.u64 	%rd3, %rd44, 1;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB23_7;

	add.s64 	%rd48, %rd3, -1;
	and.b64  	%rd4, %rd3, 3;
	setp.lt.u64 	%p2, %rd48, 3;
	mov.u64 	%rd61, 0;
	@%p2 bra 	$L__BB23_4;

	sub.s64 	%rd5, %rd4, %rd3;
	mov.u64 	%rd61, 0;
	mov.u64 	%rd58, %rd2;
	mov.u64 	%rd59, %rd1;

$L__BB23_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd58];
	ld.global.v2.f32 	{%f5, %f6}, [%rd59];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd59], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd58+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd59+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd59+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd58+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd59+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd59+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd58+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd59+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd59+24], {%f40, %f39};
	add.s64 	%rd61, %rd61, 4;
	add.s64 	%rd50, %rd5, %rd61;
	add.s64 	%rd59, %rd59, 32;
	add.s64 	%rd58, %rd58, 32;
	setp.ne.s64 	%p3, %rd50, 0;
	@%p3 bra 	$L__BB23_3;

$L__BB23_4:
	setp.eq.s64 	%p4, %rd4, 0;
	@%p4 bra 	$L__BB23_7;

	shl.b64 	%rd51, %rd61, 3;
	add.s64 	%rd64, %rd2, %rd51;
	add.s64 	%rd63, %rd1, %rd51;
	neg.s64 	%rd62, %rd4;

$L__BB23_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd64];
	ld.global.v2.f32 	{%f45, %f46}, [%rd63];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd63], {%f50, %f49};
	add.s64 	%rd64, %rd64, 8;
	add.s64 	%rd63, %rd63, 8;
	add.s64 	%rd62, %rd62, 1;
	setp.ne.s64 	%p5, %rd62, 0;
	@%p5 bra 	$L__BB23_6;

$L__BB23_7:
	and.b64  	%rd69, %rd44, -2;
	setp.ge.u64 	%p6, %rd69, %rd44;
	@%p6 bra 	$L__BB23_14;

	sub.s64 	%rd52, %rd44, %rd69;
	and.b64  	%rd23, %rd52, 3;
	setp.eq.s64 	%p7, %rd23, 0;
	@%p7 bra 	$L__BB23_11;

	shl.b64 	%rd53, %rd69, 2;
	add.s64 	%rd67, %rd1, %rd53;
	add.s64 	%rd66, %rd2, %rd53;
	neg.s64 	%rd65, %rd23;

$L__BB23_10:
	.pragma "nounroll";
	ld.global.f32 	%f51, [%rd67];
	ld.global.nc.f32 	%f52, [%rd66];
	add.f32 	%f53, %f52, %f51;
	st.global.f32 	[%rd67], %f53;
	add.s64 	%rd69, %rd69, 1;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 1;
	setp.ne.s64 	%p8, %rd65, 0;
	@%p8 bra 	$L__BB23_10;

$L__BB23_11:
	or.b64  	%rd54, %rd44, 1;
	sub.s64 	%rd55, %rd44, %rd54;
	setp.lt.u64 	%p9, %rd55, 3;
	@%p9 bra 	$L__BB23_14;

	shl.b64 	%rd56, %rd69, 2;
	add.s64 	%rd57, %rd56, 8;
	add.s64 	%rd71, %rd1, %rd57;
	add.s64 	%rd70, %rd2, %rd57;

$L__BB23_13:
	ld.global.f32 	%f54, [%rd71+-8];
	ld.global.nc.f32 	%f55, [%rd70+-8];
	add.f32 	%f56, %f55, %f54;
	st.global.f32 	[%rd71+-8], %f56;
	ld.global.f32 	%f57, [%rd71+-4];
	ld.global.nc.f32 	%f58, [%rd70+-4];
	add.f32 	%f59, %f58, %f57;
	st.global.f32 	[%rd71+-4], %f59;
	ld.global.f32 	%f60, [%rd71];
	ld.global.nc.f32 	%f61, [%rd70];
	add.f32 	%f62, %f61, %f60;
	st.global.f32 	[%rd71], %f62;
	ld.global.f32 	%f63, [%rd71+4];
	ld.global.nc.f32 	%f64, [%rd70+4];
	add.f32 	%f65, %f64, %f63;
	st.global.f32 	[%rd71+4], %f65;
	add.s64 	%rd71, %rd71, 16;
	add.s64 	%rd70, %rd70, 16;
	add.s64 	%rd69, %rd69, 4;
	setp.lt.u64 	%p10, %rd69, %rd44;
	@%p10 bra 	$L__BB23_13;

$L__BB23_14:
	ret;

}
	// .globl	_Z22addNaiveIV2U1MC_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U1MC_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U1MC_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB24_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB24_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd2;
	mov.u64 	%rd17, %rd1;

$L__BB24_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd16];
	ld.global.v2.f32 	{%f5, %f6}, [%rd17];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd17], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd16+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd17+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd17+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd16+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd17+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd17+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd16+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd17+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd17+24], {%f40, %f39};
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 32;
	add.s64 	%rd16, %rd16, 32;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB24_3;

$L__BB24_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB24_7;

	mul.wide.s32 	%rd15, %r16, 8;
	add.s64 	%rd19, %rd2, %rd15;
	add.s64 	%rd18, %rd1, %rd15;

$L__BB24_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f41, %f42}, [%rd19];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18], {%f50, %f49};
	add.s64 	%rd19, %rd19, 8;
	add.s64 	%rd18, %rd18, 8;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB24_6;

$L__BB24_7:
	ret;

}
	// .globl	_Z22addNaiveIV2U1MR_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U1MR_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U1MR_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB25_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB25_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd2;
	mov.u64 	%rd17, %rd1;

$L__BB25_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd16];
	ld.global.v2.f32 	{%f5, %f6}, [%rd17];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd17], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd16+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd17+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd17+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd16+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd17+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd17+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd16+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd17+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd17+24], {%f40, %f39};
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 32;
	add.s64 	%rd16, %rd16, 32;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB25_3;

$L__BB25_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB25_7;

	mul.wide.s32 	%rd15, %r16, 8;
	add.s64 	%rd19, %rd2, %rd15;
	add.s64 	%rd18, %rd1, %rd15;

$L__BB25_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd19];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18], {%f50, %f49};
	add.s64 	%rd19, %rd19, 8;
	add.s64 	%rd18, %rd18, 8;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB25_6;

$L__BB25_7:
	ret;

}
	// .globl	_Z22addNaiveSV2U1MC_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U1MC_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<51>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV2U1MC_kernelyPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB26_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB26_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB26_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd29];
	ld.global.v2.f32 	{%f5, %f6}, [%rd30];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd30], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd29+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd30+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd30+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd29+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd30+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd30+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd29+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd30+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd30+24], {%f40, %f39};
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 32;
	add.s64 	%rd29, %rd29, 32;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB26_3;

$L__BB26_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB26_7;

	shl.b64 	%rd28, %rd32, 3;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB26_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f41, %f42}, [%rd35];
	ld.global.v2.f32 	{%f45, %f46}, [%rd34];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd34], {%f50, %f49};
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB26_6;

$L__BB26_7:
	ret;

}
	// .globl	_Z22addNaiveSV2U1MR_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U1MR_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<51>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV2U1MR_kernelyPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB27_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB27_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB27_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd29];
	ld.global.v2.f32 	{%f5, %f6}, [%rd30];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd30], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd29+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd30+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd30+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd29+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd30+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd30+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd29+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd30+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd30+24], {%f40, %f39};
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 32;
	add.s64 	%rd29, %rd29, 32;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB27_3;

$L__BB27_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB27_7;

	shl.b64 	%rd28, %rd32, 3;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB27_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd35];
	ld.global.v2.f32 	{%f45, %f46}, [%rd34];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd34], {%f50, %f49};
	add.s64 	%rd35, %rd35, 8;
	add.s64 	%rd34, %rd34, 8;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB27_6;

$L__BB27_7:
	ret;

}
	// .globl	_Z22addNaiveIV2U2TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U2TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U2TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U2TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U2TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<166>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV2U2TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV2U2TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV2U2TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 1;
	shr.u32 	%r31, %r30, 31;
	add.s32 	%r32, %r1, %r31;
	and.b32  	%r2, %r32, -2;
	setp.lt.s32 	%p1, %r30, 4;
	@%p1 bra 	$L__BB28_7;

	max.s32 	%r34, %r2, 2;
	add.s32 	%r35, %r34, -1;
	shr.u32 	%r3, %r35, 1;
	add.s32 	%r36, %r3, 1;
	and.b32  	%r47, %r36, 3;
	setp.lt.u32 	%p2, %r35, 6;
	mov.u32 	%r46, 0;
	@%p2 bra 	$L__BB28_4;

	sub.s32 	%r44, %r3, %r47;
	mov.u32 	%r46, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB28_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd50];
	ld.global.v2.f32 	{%f5, %f6}, [%rd51];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd51], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd50+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd51+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd51+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd50+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd51+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd51+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd50+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd51+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd51+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd50+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd51+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd51+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd50+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd51+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd51+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd50+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd51+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd51+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd50+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd51+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd51+56], {%f80, %f79};
	add.s32 	%r46, %r46, 8;
	add.s64 	%rd51, %rd51, 64;
	add.s64 	%rd50, %rd50, 64;
	add.s32 	%r44, %r44, -4;
	setp.ne.s32 	%p3, %r44, -1;
	@%p3 bra 	$L__BB28_3;

$L__BB28_4:
	setp.eq.s32 	%p4, %r47, 0;
	@%p4 bra 	$L__BB28_7;

	mul.wide.s32 	%rd39, %r46, 2;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 8;
	add.s64 	%rd53, %rd2, %rd41;
	add.s64 	%rd52, %rd1, %rd41;

$L__BB28_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f81, %f82}, [%rd53+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd52+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd52+-8], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd53];
	ld.global.v2.f32 	{%f95, %f96}, [%rd52];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd52], {%f100, %f99};
	add.s64 	%rd53, %rd53, 16;
	add.s64 	%rd52, %rd52, 16;
	add.s32 	%r47, %r47, -1;
	setp.ne.s32 	%p5, %r47, 0;
	@%p5 bra 	$L__BB28_6;

$L__BB28_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB28_14;

	sub.s32 	%r38, %r1, %r2;
	and.b32  	%r49, %r38, 3;
	setp.eq.s32 	%p7, %r49, 0;
	mov.u32 	%r50, %r2;
	@%p7 bra 	$L__BB28_11;

	mul.wide.s32 	%rd42, %r2, 2;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r50, %r2;

$L__BB28_10:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f101, %f102}, [%rd55];
	ld.global.v2.f32 	{%f105, %f106}, [%rd54];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd54], {%f110, %f109};
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd55, %rd55, 8;
	add.s64 	%rd54, %rd54, 8;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p8, %r49, 0;
	@%p8 bra 	$L__BB28_10;

$L__BB28_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB28_14;

	mul.wide.s32 	%rd44, %r50, 2;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB28_13:
	ld.global.v2.f32 	{%f111, %f112}, [%rd56+-16];
	ld.global.v2.f32 	{%f115, %f116}, [%rd57+-16];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd57+-16], {%f120, %f119};
	ld.global.v2.f32 	{%f121, %f122}, [%rd56+-8];
	ld.global.v2.f32 	{%f125, %f126}, [%rd57+-8];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd57+-8], {%f130, %f129};
	ld.global.v2.f32 	{%f131, %f132}, [%rd56];
	ld.global.v2.f32 	{%f135, %f136}, [%rd57];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd57], {%f140, %f139};
	ld.global.v2.f32 	{%f141, %f142}, [%rd56+8];
	ld.global.v2.f32 	{%f145, %f146}, [%rd57+8];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd57+8], {%f150, %f149};
	add.s64 	%rd57, %rd57, 32;
	add.s64 	%rd56, %rd56, 32;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p10, %r50, %r1;
	@%p10 bra 	$L__BB28_13;

$L__BB28_14:
	and.b32  	%r54, %r30, -2;
	setp.ge.s32 	%p11, %r54, %r30;
	@%p11 bra 	$L__BB28_21;

	sub.s32 	%r41, %r30, %r54;
	and.b32  	%r53, %r41, 3;
	setp.eq.s32 	%p12, %r53, 0;
	@%p12 bra 	$L__BB28_18;

	mul.wide.s32 	%rd47, %r54, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;

$L__BB28_17:
	.pragma "nounroll";
	ld.global.f32 	%f151, [%rd59];
	ld.global.f32 	%f152, [%rd58];
	add.f32 	%f153, %f152, %f151;
	st.global.f32 	[%rd59], %f153;
	add.s32 	%r54, %r54, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r53, %r53, -1;
	setp.ne.s32 	%p13, %r53, 0;
	@%p13 bra 	$L__BB28_17;

$L__BB28_18:
	or.b32  	%r42, %r30, 1;
	sub.s32 	%r43, %r30, %r42;
	setp.lt.u32 	%p14, %r43, 3;
	@%p14 bra 	$L__BB28_21;

	mul.wide.s32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB28_20:
	ld.global.f32 	%f154, [%rd60+-8];
	ld.global.f32 	%f155, [%rd61+-8];
	add.f32 	%f156, %f155, %f154;
	st.global.f32 	[%rd60+-8], %f156;
	ld.global.f32 	%f157, [%rd60+-4];
	ld.global.f32 	%f158, [%rd61+-4];
	add.f32 	%f159, %f158, %f157;
	st.global.f32 	[%rd60+-4], %f159;
	ld.global.f32 	%f160, [%rd60];
	ld.global.f32 	%f161, [%rd61];
	add.f32 	%f162, %f161, %f160;
	st.global.f32 	[%rd60], %f162;
	ld.global.f32 	%f163, [%rd60+4];
	ld.global.f32 	%f164, [%rd61+4];
	add.f32 	%f165, %f164, %f163;
	st.global.f32 	[%rd60+4], %f165;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r54, %r54, 4;
	setp.lt.s32 	%p15, %r54, %r30;
	@%p15 bra 	$L__BB28_20;

$L__BB28_21:
	ret;

}
	// .globl	_Z22addNaiveIV2U2TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U2TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U2TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U2TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U2TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<166>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV2U2TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV2U2TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV2U2TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 1;
	shr.u32 	%r31, %r30, 31;
	add.s32 	%r32, %r1, %r31;
	and.b32  	%r2, %r32, -2;
	setp.lt.s32 	%p1, %r30, 4;
	@%p1 bra 	$L__BB29_7;

	max.s32 	%r34, %r2, 2;
	add.s32 	%r35, %r34, -1;
	shr.u32 	%r3, %r35, 1;
	add.s32 	%r36, %r3, 1;
	and.b32  	%r47, %r36, 3;
	setp.lt.u32 	%p2, %r35, 6;
	mov.u32 	%r46, 0;
	@%p2 bra 	$L__BB29_4;

	sub.s32 	%r44, %r3, %r47;
	mov.u32 	%r46, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB29_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd50];
	ld.global.v2.f32 	{%f5, %f6}, [%rd51];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd51], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd50+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd51+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd51+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd50+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd51+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd51+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd50+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd51+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd51+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd50+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd51+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd51+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd50+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd51+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd51+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd50+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd51+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd51+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd50+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd51+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd51+56], {%f80, %f79};
	add.s32 	%r46, %r46, 8;
	add.s64 	%rd51, %rd51, 64;
	add.s64 	%rd50, %rd50, 64;
	add.s32 	%r44, %r44, -4;
	setp.ne.s32 	%p3, %r44, -1;
	@%p3 bra 	$L__BB29_3;

$L__BB29_4:
	setp.eq.s32 	%p4, %r47, 0;
	@%p4 bra 	$L__BB29_7;

	mul.wide.s32 	%rd39, %r46, 2;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 8;
	add.s64 	%rd53, %rd2, %rd41;
	add.s64 	%rd52, %rd1, %rd41;

$L__BB29_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd53+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd52+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd52+-8], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd53];
	ld.global.v2.f32 	{%f95, %f96}, [%rd52];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd52], {%f100, %f99};
	add.s64 	%rd53, %rd53, 16;
	add.s64 	%rd52, %rd52, 16;
	add.s32 	%r47, %r47, -1;
	setp.ne.s32 	%p5, %r47, 0;
	@%p5 bra 	$L__BB29_6;

$L__BB29_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB29_14;

	sub.s32 	%r38, %r1, %r2;
	and.b32  	%r49, %r38, 3;
	setp.eq.s32 	%p7, %r49, 0;
	mov.u32 	%r50, %r2;
	@%p7 bra 	$L__BB29_11;

	mul.wide.s32 	%rd42, %r2, 2;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r50, %r2;

$L__BB29_10:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f101, %f102}, [%rd55];
	ld.global.v2.f32 	{%f105, %f106}, [%rd54];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd54], {%f110, %f109};
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd55, %rd55, 8;
	add.s64 	%rd54, %rd54, 8;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p8, %r49, 0;
	@%p8 bra 	$L__BB29_10;

$L__BB29_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB29_14;

	mul.wide.s32 	%rd44, %r50, 2;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB29_13:
	ld.global.nc.v2.f32 	{%f111, %f112}, [%rd56+-16];
	ld.global.v2.f32 	{%f115, %f116}, [%rd57+-16];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd57+-16], {%f120, %f119};
	ld.global.nc.v2.f32 	{%f121, %f122}, [%rd56+-8];
	ld.global.v2.f32 	{%f125, %f126}, [%rd57+-8];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd57+-8], {%f130, %f129};
	ld.global.nc.v2.f32 	{%f131, %f132}, [%rd56];
	ld.global.v2.f32 	{%f135, %f136}, [%rd57];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd57], {%f140, %f139};
	ld.global.nc.v2.f32 	{%f141, %f142}, [%rd56+8];
	ld.global.v2.f32 	{%f145, %f146}, [%rd57+8];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd57+8], {%f150, %f149};
	add.s64 	%rd57, %rd57, 32;
	add.s64 	%rd56, %rd56, 32;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p10, %r50, %r1;
	@%p10 bra 	$L__BB29_13;

$L__BB29_14:
	and.b32  	%r54, %r30, -2;
	setp.ge.s32 	%p11, %r54, %r30;
	@%p11 bra 	$L__BB29_21;

	sub.s32 	%r41, %r30, %r54;
	and.b32  	%r53, %r41, 3;
	setp.eq.s32 	%p12, %r53, 0;
	@%p12 bra 	$L__BB29_18;

	mul.wide.s32 	%rd47, %r54, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;

$L__BB29_17:
	.pragma "nounroll";
	ld.global.f32 	%f151, [%rd59];
	ld.global.nc.f32 	%f152, [%rd58];
	add.f32 	%f153, %f152, %f151;
	st.global.f32 	[%rd59], %f153;
	add.s32 	%r54, %r54, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r53, %r53, -1;
	setp.ne.s32 	%p13, %r53, 0;
	@%p13 bra 	$L__BB29_17;

$L__BB29_18:
	or.b32  	%r42, %r30, 1;
	sub.s32 	%r43, %r30, %r42;
	setp.lt.u32 	%p14, %r43, 3;
	@%p14 bra 	$L__BB29_21;

	mul.wide.s32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB29_20:
	ld.global.f32 	%f154, [%rd60+-8];
	ld.global.nc.f32 	%f155, [%rd61+-8];
	add.f32 	%f156, %f155, %f154;
	st.global.f32 	[%rd60+-8], %f156;
	ld.global.f32 	%f157, [%rd60+-4];
	ld.global.nc.f32 	%f158, [%rd61+-4];
	add.f32 	%f159, %f158, %f157;
	st.global.f32 	[%rd60+-4], %f159;
	ld.global.f32 	%f160, [%rd60];
	ld.global.nc.f32 	%f161, [%rd61];
	add.f32 	%f162, %f161, %f160;
	st.global.f32 	[%rd60], %f162;
	ld.global.f32 	%f163, [%rd60+4];
	ld.global.nc.f32 	%f164, [%rd61+4];
	add.f32 	%f165, %f164, %f163;
	st.global.f32 	[%rd60+4], %f165;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r54, %r54, 4;
	setp.lt.s32 	%p15, %r54, %r30;
	@%p15 bra 	$L__BB29_20;

$L__BB29_21:
	ret;

}
	// .globl	_Z22addNaiveSV2U2TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U2TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U2TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U2TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U2TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<166>;
	.reg .b64 	%rd<117>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV2U2TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV2U2TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV2U2TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 1;
	shr.u64 	%rd4, %rd70, 2;
	shl.b64 	%rd5, %rd4, 1;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB30_7;

	max.u64 	%rd74, %rd5, 2;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 1;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 6;
	mov.u64 	%rd97, 0;
	@%p2 bra 	$L__BB30_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd95, %rd78, %rd6;
	mov.u64 	%rd97, 0;
	mov.u64 	%rd93, %rd2;
	mov.u64 	%rd94, %rd1;

$L__BB30_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd93];
	ld.global.v2.f32 	{%f5, %f6}, [%rd94];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd94], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd93+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd94+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd94+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd93+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd94+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd94+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd93+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd94+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd94+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd93+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd94+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd94+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd93+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd94+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd94+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd93+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd94+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd94+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd93+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd94+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd94+56], {%f80, %f79};
	add.s64 	%rd97, %rd97, 8;
	add.s64 	%rd94, %rd94, 64;
	add.s64 	%rd93, %rd93, 64;
	add.s64 	%rd95, %rd95, 4;
	setp.ne.s64 	%p3, %rd95, 0;
	@%p3 bra 	$L__BB30_3;

$L__BB30_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB30_7;

	shl.b64 	%rd79, %rd97, 3;
	add.s64 	%rd80, %rd79, 8;
	add.s64 	%rd100, %rd2, %rd80;
	add.s64 	%rd99, %rd1, %rd80;
	neg.s64 	%rd98, %rd7;

$L__BB30_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f81, %f82}, [%rd100+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd99+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd99+-8], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd100];
	ld.global.v2.f32 	{%f95, %f96}, [%rd99];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd99], {%f100, %f99};
	add.s64 	%rd100, %rd100, 16;
	add.s64 	%rd99, %rd99, 16;
	add.s64 	%rd98, %rd98, 1;
	setp.ne.s64 	%p5, %rd98, 0;
	@%p5 bra 	$L__BB30_6;

$L__BB30_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB30_14;

	sub.s64 	%rd81, %rd3, %rd5;
	and.b64  	%rd27, %rd81, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd105, %rd5;
	@%p7 bra 	$L__BB30_11;

	shl.b64 	%rd82, %rd4, 4;
	add.s64 	%rd103, %rd2, %rd82;
	add.s64 	%rd102, %rd1, %rd82;
	neg.s64 	%rd101, %rd27;
	mov.u64 	%rd105, %rd5;

$L__BB30_10:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f101, %f102}, [%rd103];
	ld.global.v2.f32 	{%f105, %f106}, [%rd102];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd102], {%f110, %f109};
	add.s64 	%rd105, %rd105, 1;
	add.s64 	%rd103, %rd103, 8;
	add.s64 	%rd102, %rd102, 8;
	add.s64 	%rd101, %rd101, 1;
	setp.ne.s64 	%p8, %rd101, 0;
	@%p8 bra 	$L__BB30_10;

$L__BB30_11:
	not.b64 	%rd83, %rd5;
	add.s64 	%rd84, %rd3, %rd83;
	setp.lt.u64 	%p9, %rd84, 3;
	@%p9 bra 	$L__BB30_14;

	shl.b64 	%rd85, %rd105, 3;
	add.s64 	%rd86, %rd85, 16;
	add.s64 	%rd107, %rd1, %rd86;
	add.s64 	%rd106, %rd2, %rd86;

$L__BB30_13:
	ld.global.v2.f32 	{%f111, %f112}, [%rd106+-16];
	ld.global.v2.f32 	{%f115, %f116}, [%rd107+-16];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd107+-16], {%f120, %f119};
	ld.global.v2.f32 	{%f121, %f122}, [%rd106+-8];
	ld.global.v2.f32 	{%f125, %f126}, [%rd107+-8];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd107+-8], {%f130, %f129};
	ld.global.v2.f32 	{%f131, %f132}, [%rd106];
	ld.global.v2.f32 	{%f135, %f136}, [%rd107];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd107], {%f140, %f139};
	ld.global.v2.f32 	{%f141, %f142}, [%rd106+8];
	ld.global.v2.f32 	{%f145, %f146}, [%rd107+8];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd107+8], {%f150, %f149};
	add.s64 	%rd107, %rd107, 32;
	add.s64 	%rd106, %rd106, 32;
	add.s64 	%rd105, %rd105, 4;
	setp.lt.u64 	%p10, %rd105, %rd3;
	@%p10 bra 	$L__BB30_13;

$L__BB30_14:
	and.b64  	%rd113, %rd70, -2;
	setp.ge.u64 	%p11, %rd113, %rd70;
	@%p11 bra 	$L__BB30_21;

	sub.s64 	%rd87, %rd70, %rd113;
	and.b64  	%rd49, %rd87, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	@%p12 bra 	$L__BB30_18;

	shl.b64 	%rd88, %rd113, 2;
	add.s64 	%rd111, %rd1, %rd88;
	add.s64 	%rd110, %rd2, %rd88;
	neg.s64 	%rd109, %rd49;

$L__BB30_17:
	.pragma "nounroll";
	ld.global.f32 	%f151, [%rd111];
	ld.global.f32 	%f152, [%rd110];
	add.f32 	%f153, %f152, %f151;
	st.global.f32 	[%rd111], %f153;
	add.s64 	%rd113, %rd113, 1;
	add.s64 	%rd111, %rd111, 4;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 1;
	setp.ne.s64 	%p13, %rd109, 0;
	@%p13 bra 	$L__BB30_17;

$L__BB30_18:
	or.b64  	%rd89, %rd70, 1;
	sub.s64 	%rd90, %rd70, %rd89;
	setp.lt.u64 	%p14, %rd90, 3;
	@%p14 bra 	$L__BB30_21;

	shl.b64 	%rd91, %rd113, 2;
	add.s64 	%rd92, %rd91, 8;
	add.s64 	%rd115, %rd1, %rd92;
	add.s64 	%rd114, %rd2, %rd92;

$L__BB30_20:
	ld.global.f32 	%f154, [%rd115+-8];
	ld.global.f32 	%f155, [%rd114+-8];
	add.f32 	%f156, %f155, %f154;
	st.global.f32 	[%rd115+-8], %f156;
	ld.global.f32 	%f157, [%rd115+-4];
	ld.global.f32 	%f158, [%rd114+-4];
	add.f32 	%f159, %f158, %f157;
	st.global.f32 	[%rd115+-4], %f159;
	ld.global.f32 	%f160, [%rd115];
	ld.global.f32 	%f161, [%rd114];
	add.f32 	%f162, %f161, %f160;
	st.global.f32 	[%rd115], %f162;
	ld.global.f32 	%f163, [%rd115+4];
	ld.global.f32 	%f164, [%rd114+4];
	add.f32 	%f165, %f164, %f163;
	st.global.f32 	[%rd115+4], %f165;
	add.s64 	%rd115, %rd115, 16;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 4;
	setp.lt.u64 	%p15, %rd113, %rd70;
	@%p15 bra 	$L__BB30_20;

$L__BB30_21:
	ret;

}
	// .globl	_Z22addNaiveSV2U2TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U2TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U2TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U2TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U2TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<166>;
	.reg .b64 	%rd<117>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV2U2TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV2U2TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV2U2TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 1;
	shr.u64 	%rd4, %rd70, 2;
	shl.b64 	%rd5, %rd4, 1;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB31_7;

	max.u64 	%rd74, %rd5, 2;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 1;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 6;
	mov.u64 	%rd97, 0;
	@%p2 bra 	$L__BB31_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd95, %rd78, %rd6;
	mov.u64 	%rd97, 0;
	mov.u64 	%rd93, %rd2;
	mov.u64 	%rd94, %rd1;

$L__BB31_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd93];
	ld.global.v2.f32 	{%f5, %f6}, [%rd94];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd94], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd93+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd94+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd94+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd93+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd94+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd94+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd93+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd94+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd94+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd93+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd94+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd94+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd93+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd94+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd94+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd93+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd94+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd94+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd93+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd94+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd94+56], {%f80, %f79};
	add.s64 	%rd97, %rd97, 8;
	add.s64 	%rd94, %rd94, 64;
	add.s64 	%rd93, %rd93, 64;
	add.s64 	%rd95, %rd95, 4;
	setp.ne.s64 	%p3, %rd95, 0;
	@%p3 bra 	$L__BB31_3;

$L__BB31_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB31_7;

	shl.b64 	%rd79, %rd97, 3;
	add.s64 	%rd80, %rd79, 8;
	add.s64 	%rd100, %rd2, %rd80;
	add.s64 	%rd99, %rd1, %rd80;
	neg.s64 	%rd98, %rd7;

$L__BB31_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd100+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd99+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd99+-8], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd100];
	ld.global.v2.f32 	{%f95, %f96}, [%rd99];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd99], {%f100, %f99};
	add.s64 	%rd100, %rd100, 16;
	add.s64 	%rd99, %rd99, 16;
	add.s64 	%rd98, %rd98, 1;
	setp.ne.s64 	%p5, %rd98, 0;
	@%p5 bra 	$L__BB31_6;

$L__BB31_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB31_14;

	sub.s64 	%rd81, %rd3, %rd5;
	and.b64  	%rd27, %rd81, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd105, %rd5;
	@%p7 bra 	$L__BB31_11;

	shl.b64 	%rd82, %rd4, 4;
	add.s64 	%rd103, %rd2, %rd82;
	add.s64 	%rd102, %rd1, %rd82;
	neg.s64 	%rd101, %rd27;
	mov.u64 	%rd105, %rd5;

$L__BB31_10:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f101, %f102}, [%rd103];
	ld.global.v2.f32 	{%f105, %f106}, [%rd102];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd102], {%f110, %f109};
	add.s64 	%rd105, %rd105, 1;
	add.s64 	%rd103, %rd103, 8;
	add.s64 	%rd102, %rd102, 8;
	add.s64 	%rd101, %rd101, 1;
	setp.ne.s64 	%p8, %rd101, 0;
	@%p8 bra 	$L__BB31_10;

$L__BB31_11:
	not.b64 	%rd83, %rd5;
	add.s64 	%rd84, %rd3, %rd83;
	setp.lt.u64 	%p9, %rd84, 3;
	@%p9 bra 	$L__BB31_14;

	shl.b64 	%rd85, %rd105, 3;
	add.s64 	%rd86, %rd85, 16;
	add.s64 	%rd107, %rd1, %rd86;
	add.s64 	%rd106, %rd2, %rd86;

$L__BB31_13:
	ld.global.nc.v2.f32 	{%f111, %f112}, [%rd106+-16];
	ld.global.v2.f32 	{%f115, %f116}, [%rd107+-16];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd107+-16], {%f120, %f119};
	ld.global.nc.v2.f32 	{%f121, %f122}, [%rd106+-8];
	ld.global.v2.f32 	{%f125, %f126}, [%rd107+-8];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd107+-8], {%f130, %f129};
	ld.global.nc.v2.f32 	{%f131, %f132}, [%rd106];
	ld.global.v2.f32 	{%f135, %f136}, [%rd107];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd107], {%f140, %f139};
	ld.global.nc.v2.f32 	{%f141, %f142}, [%rd106+8];
	ld.global.v2.f32 	{%f145, %f146}, [%rd107+8];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd107+8], {%f150, %f149};
	add.s64 	%rd107, %rd107, 32;
	add.s64 	%rd106, %rd106, 32;
	add.s64 	%rd105, %rd105, 4;
	setp.lt.u64 	%p10, %rd105, %rd3;
	@%p10 bra 	$L__BB31_13;

$L__BB31_14:
	and.b64  	%rd113, %rd70, -2;
	setp.ge.u64 	%p11, %rd113, %rd70;
	@%p11 bra 	$L__BB31_21;

	sub.s64 	%rd87, %rd70, %rd113;
	and.b64  	%rd49, %rd87, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	@%p12 bra 	$L__BB31_18;

	shl.b64 	%rd88, %rd113, 2;
	add.s64 	%rd111, %rd1, %rd88;
	add.s64 	%rd110, %rd2, %rd88;
	neg.s64 	%rd109, %rd49;

$L__BB31_17:
	.pragma "nounroll";
	ld.global.f32 	%f151, [%rd111];
	ld.global.nc.f32 	%f152, [%rd110];
	add.f32 	%f153, %f152, %f151;
	st.global.f32 	[%rd111], %f153;
	add.s64 	%rd113, %rd113, 1;
	add.s64 	%rd111, %rd111, 4;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 1;
	setp.ne.s64 	%p13, %rd109, 0;
	@%p13 bra 	$L__BB31_17;

$L__BB31_18:
	or.b64  	%rd89, %rd70, 1;
	sub.s64 	%rd90, %rd70, %rd89;
	setp.lt.u64 	%p14, %rd90, 3;
	@%p14 bra 	$L__BB31_21;

	shl.b64 	%rd91, %rd113, 2;
	add.s64 	%rd92, %rd91, 8;
	add.s64 	%rd115, %rd1, %rd92;
	add.s64 	%rd114, %rd2, %rd92;

$L__BB31_20:
	ld.global.f32 	%f154, [%rd115+-8];
	ld.global.nc.f32 	%f155, [%rd114+-8];
	add.f32 	%f156, %f155, %f154;
	st.global.f32 	[%rd115+-8], %f156;
	ld.global.f32 	%f157, [%rd115+-4];
	ld.global.nc.f32 	%f158, [%rd114+-4];
	add.f32 	%f159, %f158, %f157;
	st.global.f32 	[%rd115+-4], %f159;
	ld.global.f32 	%f160, [%rd115];
	ld.global.nc.f32 	%f161, [%rd114];
	add.f32 	%f162, %f161, %f160;
	st.global.f32 	[%rd115], %f162;
	ld.global.f32 	%f163, [%rd115+4];
	ld.global.nc.f32 	%f164, [%rd114+4];
	add.f32 	%f165, %f164, %f163;
	st.global.f32 	[%rd115+4], %f165;
	add.s64 	%rd115, %rd115, 16;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 4;
	setp.lt.u64 	%p15, %rd113, %rd70;
	@%p15 bra 	$L__BB31_20;

$L__BB31_21:
	ret;

}
	// .globl	_Z22addNaiveIV2U2MC_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U2MC_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U2MC_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB32_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB32_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB32_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd17];
	ld.global.v2.f32 	{%f5, %f6}, [%rd18];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd18], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd17+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd18+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd18+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd17+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd18+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd18+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd17+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd18+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd18+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd17+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd17+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd18+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd18+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd17+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd18+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd18+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd17+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd18+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd18+56], {%f80, %f79};
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 64;
	add.s64 	%rd17, %rd17, 64;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB32_3;

$L__BB32_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB32_7;

	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd15, 8;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB32_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f81, %f82}, [%rd20+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd19+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd19+-8], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd20];
	ld.global.v2.f32 	{%f95, %f96}, [%rd19];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd19], {%f100, %f99};
	add.s64 	%rd20, %rd20, 16;
	add.s64 	%rd19, %rd19, 16;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB32_6;

$L__BB32_7:
	ret;

}
	// .globl	_Z22addNaiveIV2U2MR_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U2MR_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U2MR_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB33_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB33_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB33_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd17];
	ld.global.v2.f32 	{%f5, %f6}, [%rd18];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd18], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd17+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd18+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd18+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd17+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd18+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd18+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd17+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd18+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd18+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd17+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd17+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd18+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd18+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd17+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd18+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd18+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd17+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd18+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd18+56], {%f80, %f79};
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 64;
	add.s64 	%rd17, %rd17, 64;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB33_3;

$L__BB33_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB33_7;

	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd15, 8;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB33_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd20+-8];
	ld.global.v2.f32 	{%f85, %f86}, [%rd19+-8];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd19+-8], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd20];
	ld.global.v2.f32 	{%f95, %f96}, [%rd19];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd19], {%f100, %f99};
	add.s64 	%rd20, %rd20, 16;
	add.s64 	%rd19, %rd19, 16;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB33_6;

$L__BB33_7:
	ret;

}
	// .globl	_Z22addNaiveSV2U2MC_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U2MC_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<21>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV2U2MC_kernelyPK6float2PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB34_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB34_2:
	ld.global.v2.f32 	{%f1, %f2}, [%rd14];
	ld.global.v2.f32 	{%f5, %f6}, [%rd13];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd13], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd14+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd13+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd13+8], {%f20, %f19};
	add.s64 	%rd14, %rd14, 16;
	add.s64 	%rd13, %rd13, 16;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB34_2;

$L__BB34_3:
	ret;

}
	// .globl	_Z22addNaiveSV2U2MR_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U2MR_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<21>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV2U2MR_kernelyPK6float2PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB35_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB35_2:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd14];
	ld.global.v2.f32 	{%f5, %f6}, [%rd13];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd13], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd14+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd13+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd13+8], {%f20, %f19};
	add.s64 	%rd14, %rd14, 16;
	add.s64 	%rd13, %rd13, 16;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB35_2;

$L__BB35_3:
	ret;

}
	// .globl	_Z22addNaiveIV2U4TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U4TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U4TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U4TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U4TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<266>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV2U4TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV2U4TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV2U4TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 1;
	shr.s32 	%r31, %r30, 31;
	shr.u32 	%r32, %r31, 30;
	add.s32 	%r33, %r1, %r32;
	and.b32  	%r2, %r33, -4;
	setp.lt.s32 	%p1, %r30, 8;
	@%p1 bra 	$L__BB36_7;

	max.s32 	%r35, %r2, 4;
	add.s32 	%r36, %r35, -1;
	shr.u32 	%r3, %r36, 2;
	add.s32 	%r37, %r3, 1;
	and.b32  	%r47, %r37, 3;
	setp.lt.u32 	%p2, %r36, 12;
	mov.u32 	%r46, 0;
	@%p2 bra 	$L__BB36_4;

	sub.s32 	%r44, %r3, %r47;
	mov.u32 	%r46, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB36_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd50];
	ld.global.v2.f32 	{%f5, %f6}, [%rd51];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd51], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd50+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd51+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd51+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd50+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd51+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd51+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd50+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd51+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd51+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd50+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd51+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd51+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd50+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd51+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd51+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd50+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd51+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd51+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd50+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd51+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd51+56], {%f80, %f79};
	ld.global.v2.f32 	{%f81, %f82}, [%rd50+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd51+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd51+64], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd50+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd51+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd51+72], {%f100, %f99};
	ld.global.v2.f32 	{%f101, %f102}, [%rd50+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd51+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd51+80], {%f110, %f109};
	ld.global.v2.f32 	{%f111, %f112}, [%rd50+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd51+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd51+88], {%f120, %f119};
	ld.global.v2.f32 	{%f121, %f122}, [%rd50+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd51+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd51+96], {%f130, %f129};
	ld.global.v2.f32 	{%f131, %f132}, [%rd50+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd51+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd51+104], {%f140, %f139};
	ld.global.v2.f32 	{%f141, %f142}, [%rd50+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd51+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd51+112], {%f150, %f149};
	ld.global.v2.f32 	{%f151, %f152}, [%rd50+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd51+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd51+120], {%f160, %f159};
	add.s32 	%r46, %r46, 16;
	add.s64 	%rd51, %rd51, 128;
	add.s64 	%rd50, %rd50, 128;
	add.s32 	%r44, %r44, -4;
	setp.ne.s32 	%p3, %r44, -1;
	@%p3 bra 	$L__BB36_3;

$L__BB36_4:
	setp.eq.s32 	%p4, %r47, 0;
	@%p4 bra 	$L__BB36_7;

	mul.wide.s32 	%rd39, %r46, 2;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 16;
	add.s64 	%rd53, %rd1, %rd41;
	add.s64 	%rd52, %rd2, %rd41;

$L__BB36_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f161, %f162}, [%rd52+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd53+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd53+-16], {%f170, %f169};
	ld.global.v2.f32 	{%f171, %f172}, [%rd52+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd53+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd53+-8], {%f180, %f179};
	ld.global.v2.f32 	{%f181, %f182}, [%rd52];
	ld.global.v2.f32 	{%f185, %f186}, [%rd53];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd53], {%f190, %f189};
	ld.global.v2.f32 	{%f191, %f192}, [%rd52+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd53+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd53+8], {%f200, %f199};
	add.s64 	%rd53, %rd53, 32;
	add.s64 	%rd52, %rd52, 32;
	add.s32 	%r47, %r47, -1;
	setp.ne.s32 	%p5, %r47, 0;
	@%p5 bra 	$L__BB36_6;

$L__BB36_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB36_14;

	and.b32  	%r49, %r1, 3;
	setp.eq.s32 	%p7, %r49, 0;
	mov.u32 	%r50, %r2;
	@%p7 bra 	$L__BB36_11;

	mul.wide.s32 	%rd42, %r2, 2;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r50, %r2;

$L__BB36_10:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f201, %f202}, [%rd55];
	ld.global.v2.f32 	{%f205, %f206}, [%rd54];
	add.f32 	%f209, %f202, %f206;
	add.f32 	%f210, %f201, %f205;
	st.global.v2.f32 	[%rd54], {%f210, %f209};
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd55, %rd55, 8;
	add.s64 	%rd54, %rd54, 8;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p8, %r49, 0;
	@%p8 bra 	$L__BB36_10;

$L__BB36_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB36_14;

	mul.wide.s32 	%rd44, %r50, 2;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB36_13:
	ld.global.v2.f32 	{%f211, %f212}, [%rd56+-16];
	ld.global.v2.f32 	{%f215, %f216}, [%rd57+-16];
	add.f32 	%f219, %f212, %f216;
	add.f32 	%f220, %f211, %f215;
	st.global.v2.f32 	[%rd57+-16], {%f220, %f219};
	ld.global.v2.f32 	{%f221, %f222}, [%rd56+-8];
	ld.global.v2.f32 	{%f225, %f226}, [%rd57+-8];
	add.f32 	%f229, %f222, %f226;
	add.f32 	%f230, %f221, %f225;
	st.global.v2.f32 	[%rd57+-8], {%f230, %f229};
	ld.global.v2.f32 	{%f231, %f232}, [%rd56];
	ld.global.v2.f32 	{%f235, %f236}, [%rd57];
	add.f32 	%f239, %f232, %f236;
	add.f32 	%f240, %f231, %f235;
	st.global.v2.f32 	[%rd57], {%f240, %f239};
	ld.global.v2.f32 	{%f241, %f242}, [%rd56+8];
	ld.global.v2.f32 	{%f245, %f246}, [%rd57+8];
	add.f32 	%f249, %f242, %f246;
	add.f32 	%f250, %f241, %f245;
	st.global.v2.f32 	[%rd57+8], {%f250, %f249};
	add.s64 	%rd57, %rd57, 32;
	add.s64 	%rd56, %rd56, 32;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p10, %r50, %r1;
	@%p10 bra 	$L__BB36_13;

$L__BB36_14:
	and.b32  	%r54, %r30, -2;
	setp.ge.s32 	%p11, %r54, %r30;
	@%p11 bra 	$L__BB36_21;

	sub.s32 	%r41, %r30, %r54;
	and.b32  	%r53, %r41, 3;
	setp.eq.s32 	%p12, %r53, 0;
	@%p12 bra 	$L__BB36_18;

	mul.wide.s32 	%rd47, %r54, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;

$L__BB36_17:
	.pragma "nounroll";
	ld.global.f32 	%f251, [%rd59];
	ld.global.f32 	%f252, [%rd58];
	add.f32 	%f253, %f252, %f251;
	st.global.f32 	[%rd59], %f253;
	add.s32 	%r54, %r54, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r53, %r53, -1;
	setp.ne.s32 	%p13, %r53, 0;
	@%p13 bra 	$L__BB36_17;

$L__BB36_18:
	or.b32  	%r42, %r30, 1;
	sub.s32 	%r43, %r30, %r42;
	setp.lt.u32 	%p14, %r43, 3;
	@%p14 bra 	$L__BB36_21;

	mul.wide.s32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB36_20:
	ld.global.f32 	%f254, [%rd60+-8];
	ld.global.f32 	%f255, [%rd61+-8];
	add.f32 	%f256, %f255, %f254;
	st.global.f32 	[%rd60+-8], %f256;
	ld.global.f32 	%f257, [%rd60+-4];
	ld.global.f32 	%f258, [%rd61+-4];
	add.f32 	%f259, %f258, %f257;
	st.global.f32 	[%rd60+-4], %f259;
	ld.global.f32 	%f260, [%rd60];
	ld.global.f32 	%f261, [%rd61];
	add.f32 	%f262, %f261, %f260;
	st.global.f32 	[%rd60], %f262;
	ld.global.f32 	%f263, [%rd60+4];
	ld.global.f32 	%f264, [%rd61+4];
	add.f32 	%f265, %f264, %f263;
	st.global.f32 	[%rd60+4], %f265;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r54, %r54, 4;
	setp.lt.s32 	%p15, %r54, %r30;
	@%p15 bra 	$L__BB36_20;

$L__BB36_21:
	ret;

}
	// .globl	_Z22addNaiveIV2U4TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV2U4TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV2U4TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV2U4TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV2U4TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<266>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV2U4TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV2U4TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV2U4TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 1;
	shr.s32 	%r31, %r30, 31;
	shr.u32 	%r32, %r31, 30;
	add.s32 	%r33, %r1, %r32;
	and.b32  	%r2, %r33, -4;
	setp.lt.s32 	%p1, %r30, 8;
	@%p1 bra 	$L__BB37_7;

	max.s32 	%r35, %r2, 4;
	add.s32 	%r36, %r35, -1;
	shr.u32 	%r3, %r36, 2;
	add.s32 	%r37, %r3, 1;
	and.b32  	%r47, %r37, 3;
	setp.lt.u32 	%p2, %r36, 12;
	mov.u32 	%r46, 0;
	@%p2 bra 	$L__BB37_4;

	sub.s32 	%r44, %r3, %r47;
	mov.u32 	%r46, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB37_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd50];
	ld.global.v2.f32 	{%f5, %f6}, [%rd51];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd51], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd50+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd51+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd51+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd50+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd51+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd51+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd50+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd51+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd51+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd50+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd51+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd51+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd50+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd51+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd51+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd50+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd51+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd51+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd50+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd51+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd51+56], {%f80, %f79};
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd50+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd51+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd51+64], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd50+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd51+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd51+72], {%f100, %f99};
	ld.global.nc.v2.f32 	{%f101, %f102}, [%rd50+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd51+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd51+80], {%f110, %f109};
	ld.global.nc.v2.f32 	{%f111, %f112}, [%rd50+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd51+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd51+88], {%f120, %f119};
	ld.global.nc.v2.f32 	{%f121, %f122}, [%rd50+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd51+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd51+96], {%f130, %f129};
	ld.global.nc.v2.f32 	{%f131, %f132}, [%rd50+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd51+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd51+104], {%f140, %f139};
	ld.global.nc.v2.f32 	{%f141, %f142}, [%rd50+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd51+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd51+112], {%f150, %f149};
	ld.global.nc.v2.f32 	{%f151, %f152}, [%rd50+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd51+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd51+120], {%f160, %f159};
	add.s32 	%r46, %r46, 16;
	add.s64 	%rd51, %rd51, 128;
	add.s64 	%rd50, %rd50, 128;
	add.s32 	%r44, %r44, -4;
	setp.ne.s32 	%p3, %r44, -1;
	@%p3 bra 	$L__BB37_3;

$L__BB37_4:
	setp.eq.s32 	%p4, %r47, 0;
	@%p4 bra 	$L__BB37_7;

	mul.wide.s32 	%rd39, %r46, 2;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 16;
	add.s64 	%rd53, %rd1, %rd41;
	add.s64 	%rd52, %rd2, %rd41;

$L__BB37_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f161, %f162}, [%rd52+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd53+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd53+-16], {%f170, %f169};
	ld.global.nc.v2.f32 	{%f171, %f172}, [%rd52+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd53+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd53+-8], {%f180, %f179};
	ld.global.nc.v2.f32 	{%f181, %f182}, [%rd52];
	ld.global.v2.f32 	{%f185, %f186}, [%rd53];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd53], {%f190, %f189};
	ld.global.nc.v2.f32 	{%f191, %f192}, [%rd52+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd53+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd53+8], {%f200, %f199};
	add.s64 	%rd53, %rd53, 32;
	add.s64 	%rd52, %rd52, 32;
	add.s32 	%r47, %r47, -1;
	setp.ne.s32 	%p5, %r47, 0;
	@%p5 bra 	$L__BB37_6;

$L__BB37_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB37_14;

	and.b32  	%r49, %r1, 3;
	setp.eq.s32 	%p7, %r49, 0;
	mov.u32 	%r50, %r2;
	@%p7 bra 	$L__BB37_11;

	mul.wide.s32 	%rd42, %r2, 2;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r50, %r2;

$L__BB37_10:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f201, %f202}, [%rd55];
	ld.global.v2.f32 	{%f205, %f206}, [%rd54];
	add.f32 	%f209, %f202, %f206;
	add.f32 	%f210, %f201, %f205;
	st.global.v2.f32 	[%rd54], {%f210, %f209};
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd55, %rd55, 8;
	add.s64 	%rd54, %rd54, 8;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p8, %r49, 0;
	@%p8 bra 	$L__BB37_10;

$L__BB37_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB37_14;

	mul.wide.s32 	%rd44, %r50, 2;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB37_13:
	ld.global.nc.v2.f32 	{%f211, %f212}, [%rd56+-16];
	ld.global.v2.f32 	{%f215, %f216}, [%rd57+-16];
	add.f32 	%f219, %f212, %f216;
	add.f32 	%f220, %f211, %f215;
	st.global.v2.f32 	[%rd57+-16], {%f220, %f219};
	ld.global.nc.v2.f32 	{%f221, %f222}, [%rd56+-8];
	ld.global.v2.f32 	{%f225, %f226}, [%rd57+-8];
	add.f32 	%f229, %f222, %f226;
	add.f32 	%f230, %f221, %f225;
	st.global.v2.f32 	[%rd57+-8], {%f230, %f229};
	ld.global.nc.v2.f32 	{%f231, %f232}, [%rd56];
	ld.global.v2.f32 	{%f235, %f236}, [%rd57];
	add.f32 	%f239, %f232, %f236;
	add.f32 	%f240, %f231, %f235;
	st.global.v2.f32 	[%rd57], {%f240, %f239};
	ld.global.nc.v2.f32 	{%f241, %f242}, [%rd56+8];
	ld.global.v2.f32 	{%f245, %f246}, [%rd57+8];
	add.f32 	%f249, %f242, %f246;
	add.f32 	%f250, %f241, %f245;
	st.global.v2.f32 	[%rd57+8], {%f250, %f249};
	add.s64 	%rd57, %rd57, 32;
	add.s64 	%rd56, %rd56, 32;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p10, %r50, %r1;
	@%p10 bra 	$L__BB37_13;

$L__BB37_14:
	and.b32  	%r54, %r30, -2;
	setp.ge.s32 	%p11, %r54, %r30;
	@%p11 bra 	$L__BB37_21;

	sub.s32 	%r41, %r30, %r54;
	and.b32  	%r53, %r41, 3;
	setp.eq.s32 	%p12, %r53, 0;
	@%p12 bra 	$L__BB37_18;

	mul.wide.s32 	%rd47, %r54, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;

$L__BB37_17:
	.pragma "nounroll";
	ld.global.f32 	%f251, [%rd59];
	ld.global.nc.f32 	%f252, [%rd58];
	add.f32 	%f253, %f252, %f251;
	st.global.f32 	[%rd59], %f253;
	add.s32 	%r54, %r54, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r53, %r53, -1;
	setp.ne.s32 	%p13, %r53, 0;
	@%p13 bra 	$L__BB37_17;

$L__BB37_18:
	or.b32  	%r42, %r30, 1;
	sub.s32 	%r43, %r30, %r42;
	setp.lt.u32 	%p14, %r43, 3;
	@%p14 bra 	$L__BB37_21;

	mul.wide.s32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB37_20:
	ld.global.f32 	%f254, [%rd60+-8];
	ld.global.nc.f32 	%f255, [%rd61+-8];
	add.f32 	%f256, %f255, %f254;
	st.global.f32 	[%rd60+-8], %f256;
	ld.global.f32 	%f257, [%rd60+-4];
	ld.global.nc.f32 	%f258, [%rd61+-4];
	add.f32 	%f259, %f258, %f257;
	st.global.f32 	[%rd60+-4], %f259;
	ld.global.f32 	%f260, [%rd60];
	ld.global.nc.f32 	%f261, [%rd61];
	add.f32 	%f262, %f261, %f260;
	st.global.f32 	[%rd60], %f262;
	ld.global.f32 	%f263, [%rd60+4];
	ld.global.nc.f32 	%f264, [%rd61+4];
	add.f32 	%f265, %f264, %f263;
	st.global.f32 	[%rd60+4], %f265;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r54, %r54, 4;
	setp.lt.s32 	%p15, %r54, %r30;
	@%p15 bra 	$L__BB37_20;

$L__BB37_21:
	ret;

}
	// .globl	_Z22addNaiveSV2U4TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U4TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U4TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U4TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U4TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<266>;
	.reg .b64 	%rd<116>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV2U4TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV2U4TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV2U4TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 1;
	shr.u64 	%rd4, %rd70, 3;
	shl.b64 	%rd5, %rd4, 2;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB38_7;

	max.u64 	%rd74, %rd5, 4;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 2;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 12;
	mov.u64 	%rd96, 0;
	@%p2 bra 	$L__BB38_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd94, %rd78, %rd6;
	mov.u64 	%rd96, 0;
	mov.u64 	%rd92, %rd2;
	mov.u64 	%rd93, %rd1;

$L__BB38_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd92];
	ld.global.v2.f32 	{%f5, %f6}, [%rd93];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd93], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd92+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd93+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd93+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd92+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd93+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd93+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd92+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd93+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd93+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd92+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd93+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd93+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd92+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd93+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd93+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd92+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd93+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd93+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd92+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd93+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd93+56], {%f80, %f79};
	ld.global.v2.f32 	{%f81, %f82}, [%rd92+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd93+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd93+64], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd92+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd93+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd93+72], {%f100, %f99};
	ld.global.v2.f32 	{%f101, %f102}, [%rd92+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd93+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd93+80], {%f110, %f109};
	ld.global.v2.f32 	{%f111, %f112}, [%rd92+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd93+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd93+88], {%f120, %f119};
	ld.global.v2.f32 	{%f121, %f122}, [%rd92+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd93+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd93+96], {%f130, %f129};
	ld.global.v2.f32 	{%f131, %f132}, [%rd92+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd93+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd93+104], {%f140, %f139};
	ld.global.v2.f32 	{%f141, %f142}, [%rd92+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd93+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd93+112], {%f150, %f149};
	ld.global.v2.f32 	{%f151, %f152}, [%rd92+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd93+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd93+120], {%f160, %f159};
	add.s64 	%rd96, %rd96, 16;
	add.s64 	%rd93, %rd93, 128;
	add.s64 	%rd92, %rd92, 128;
	add.s64 	%rd94, %rd94, 4;
	setp.ne.s64 	%p3, %rd94, 0;
	@%p3 bra 	$L__BB38_3;

$L__BB38_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB38_7;

	neg.s64 	%rd99, %rd7;
	shl.b64 	%rd79, %rd96, 3;
	add.s64 	%rd80, %rd79, 16;
	add.s64 	%rd98, %rd1, %rd80;
	add.s64 	%rd97, %rd2, %rd80;

$L__BB38_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f161, %f162}, [%rd97+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd98+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd98+-16], {%f170, %f169};
	ld.global.v2.f32 	{%f171, %f172}, [%rd97+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd98+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd98+-8], {%f180, %f179};
	ld.global.v2.f32 	{%f181, %f182}, [%rd97];
	ld.global.v2.f32 	{%f185, %f186}, [%rd98];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd98], {%f190, %f189};
	ld.global.v2.f32 	{%f191, %f192}, [%rd97+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd98+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd98+8], {%f200, %f199};
	add.s64 	%rd98, %rd98, 32;
	add.s64 	%rd97, %rd97, 32;
	add.s64 	%rd99, %rd99, 1;
	setp.ne.s64 	%p5, %rd99, 0;
	@%p5 bra 	$L__BB38_6;

$L__BB38_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB38_14;

	and.b64  	%rd27, %rd3, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd104, %rd5;
	@%p7 bra 	$L__BB38_11;

	shl.b64 	%rd81, %rd4, 5;
	add.s64 	%rd102, %rd2, %rd81;
	add.s64 	%rd101, %rd1, %rd81;
	neg.s64 	%rd100, %rd27;
	mov.u64 	%rd104, %rd5;

$L__BB38_10:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f201, %f202}, [%rd102];
	ld.global.v2.f32 	{%f205, %f206}, [%rd101];
	add.f32 	%f209, %f202, %f206;
	add.f32 	%f210, %f201, %f205;
	st.global.v2.f32 	[%rd101], {%f210, %f209};
	add.s64 	%rd104, %rd104, 1;
	add.s64 	%rd102, %rd102, 8;
	add.s64 	%rd101, %rd101, 8;
	add.s64 	%rd100, %rd100, 1;
	setp.ne.s64 	%p8, %rd100, 0;
	@%p8 bra 	$L__BB38_10;

$L__BB38_11:
	not.b64 	%rd82, %rd5;
	add.s64 	%rd83, %rd3, %rd82;
	setp.lt.u64 	%p9, %rd83, 3;
	@%p9 bra 	$L__BB38_14;

	shl.b64 	%rd84, %rd104, 3;
	add.s64 	%rd85, %rd84, 16;
	add.s64 	%rd106, %rd1, %rd85;
	add.s64 	%rd105, %rd2, %rd85;

$L__BB38_13:
	ld.global.v2.f32 	{%f211, %f212}, [%rd105+-16];
	ld.global.v2.f32 	{%f215, %f216}, [%rd106+-16];
	add.f32 	%f219, %f212, %f216;
	add.f32 	%f220, %f211, %f215;
	st.global.v2.f32 	[%rd106+-16], {%f220, %f219};
	ld.global.v2.f32 	{%f221, %f222}, [%rd105+-8];
	ld.global.v2.f32 	{%f225, %f226}, [%rd106+-8];
	add.f32 	%f229, %f222, %f226;
	add.f32 	%f230, %f221, %f225;
	st.global.v2.f32 	[%rd106+-8], {%f230, %f229};
	ld.global.v2.f32 	{%f231, %f232}, [%rd105];
	ld.global.v2.f32 	{%f235, %f236}, [%rd106];
	add.f32 	%f239, %f232, %f236;
	add.f32 	%f240, %f231, %f235;
	st.global.v2.f32 	[%rd106], {%f240, %f239};
	ld.global.v2.f32 	{%f241, %f242}, [%rd105+8];
	ld.global.v2.f32 	{%f245, %f246}, [%rd106+8];
	add.f32 	%f249, %f242, %f246;
	add.f32 	%f250, %f241, %f245;
	st.global.v2.f32 	[%rd106+8], {%f250, %f249};
	add.s64 	%rd106, %rd106, 32;
	add.s64 	%rd105, %rd105, 32;
	add.s64 	%rd104, %rd104, 4;
	setp.lt.u64 	%p10, %rd104, %rd3;
	@%p10 bra 	$L__BB38_13;

$L__BB38_14:
	and.b64  	%rd112, %rd70, -2;
	setp.ge.u64 	%p11, %rd112, %rd70;
	@%p11 bra 	$L__BB38_21;

	sub.s64 	%rd86, %rd70, %rd112;
	and.b64  	%rd49, %rd86, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	@%p12 bra 	$L__BB38_18;

	shl.b64 	%rd87, %rd112, 2;
	add.s64 	%rd110, %rd1, %rd87;
	add.s64 	%rd109, %rd2, %rd87;
	neg.s64 	%rd108, %rd49;

$L__BB38_17:
	.pragma "nounroll";
	ld.global.f32 	%f251, [%rd110];
	ld.global.f32 	%f252, [%rd109];
	add.f32 	%f253, %f252, %f251;
	st.global.f32 	[%rd110], %f253;
	add.s64 	%rd112, %rd112, 1;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 1;
	setp.ne.s64 	%p13, %rd108, 0;
	@%p13 bra 	$L__BB38_17;

$L__BB38_18:
	or.b64  	%rd88, %rd70, 1;
	sub.s64 	%rd89, %rd70, %rd88;
	setp.lt.u64 	%p14, %rd89, 3;
	@%p14 bra 	$L__BB38_21;

	shl.b64 	%rd90, %rd112, 2;
	add.s64 	%rd91, %rd90, 8;
	add.s64 	%rd114, %rd1, %rd91;
	add.s64 	%rd113, %rd2, %rd91;

$L__BB38_20:
	ld.global.f32 	%f254, [%rd114+-8];
	ld.global.f32 	%f255, [%rd113+-8];
	add.f32 	%f256, %f255, %f254;
	st.global.f32 	[%rd114+-8], %f256;
	ld.global.f32 	%f257, [%rd114+-4];
	ld.global.f32 	%f258, [%rd113+-4];
	add.f32 	%f259, %f258, %f257;
	st.global.f32 	[%rd114+-4], %f259;
	ld.global.f32 	%f260, [%rd114];
	ld.global.f32 	%f261, [%rd113];
	add.f32 	%f262, %f261, %f260;
	st.global.f32 	[%rd114], %f262;
	ld.global.f32 	%f263, [%rd114+4];
	ld.global.f32 	%f264, [%rd113+4];
	add.f32 	%f265, %f264, %f263;
	st.global.f32 	[%rd114+4], %f265;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 16;
	add.s64 	%rd112, %rd112, 4;
	setp.lt.u64 	%p15, %rd112, %rd70;
	@%p15 bra 	$L__BB38_20;

$L__BB38_21:
	ret;

}
	// .globl	_Z22addNaiveSV2U4TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV2U4TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV2U4TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV2U4TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV2U4TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<266>;
	.reg .b64 	%rd<116>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV2U4TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV2U4TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV2U4TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 1;
	shr.u64 	%rd4, %rd70, 3;
	shl.b64 	%rd5, %rd4, 2;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB39_7;

	max.u64 	%rd74, %rd5, 4;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 2;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 12;
	mov.u64 	%rd96, 0;
	@%p2 bra 	$L__BB39_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd94, %rd78, %rd6;
	mov.u64 	%rd96, 0;
	mov.u64 	%rd92, %rd2;
	mov.u64 	%rd93, %rd1;

$L__BB39_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd92];
	ld.global.v2.f32 	{%f5, %f6}, [%rd93];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd93], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd92+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd93+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd93+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd92+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd93+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd93+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd92+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd93+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd93+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd92+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd93+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd93+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd92+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd93+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd93+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd92+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd93+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd93+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd92+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd93+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd93+56], {%f80, %f79};
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd92+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd93+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd93+64], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd92+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd93+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd93+72], {%f100, %f99};
	ld.global.nc.v2.f32 	{%f101, %f102}, [%rd92+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd93+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd93+80], {%f110, %f109};
	ld.global.nc.v2.f32 	{%f111, %f112}, [%rd92+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd93+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd93+88], {%f120, %f119};
	ld.global.nc.v2.f32 	{%f121, %f122}, [%rd92+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd93+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd93+96], {%f130, %f129};
	ld.global.nc.v2.f32 	{%f131, %f132}, [%rd92+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd93+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd93+104], {%f140, %f139};
	ld.global.nc.v2.f32 	{%f141, %f142}, [%rd92+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd93+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd93+112], {%f150, %f149};
	ld.global.nc.v2.f32 	{%f151, %f152}, [%rd92+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd93+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd93+120], {%f160, %f159};
	add.s64 	%rd96, %rd96, 16;
	add.s64 	%rd93, %rd93, 128;
	add.s64 	%rd92, %rd92, 128;
	add.s64 	%rd94, %rd94, 4;
	setp.ne.s64 	%p3, %rd94, 0;
	@%p3 bra 	$L__BB39_3;

$L__BB39_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB39_7;

	neg.s64 	%rd99, %rd7;
	shl.b64 	%rd79, %rd96, 3;
	add.s64 	%rd80, %rd79, 16;
	add.s64 	%rd98, %rd1, %rd80;
	add.s64 	%rd97, %rd2, %rd80;

$L__BB39_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f161, %f162}, [%rd97+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd98+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd98+-16], {%f170, %f169};
	ld.global.nc.v2.f32 	{%f171, %f172}, [%rd97+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd98+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd98+-8], {%f180, %f179};
	ld.global.nc.v2.f32 	{%f181, %f182}, [%rd97];
	ld.global.v2.f32 	{%f185, %f186}, [%rd98];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd98], {%f190, %f189};
	ld.global.nc.v2.f32 	{%f191, %f192}, [%rd97+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd98+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd98+8], {%f200, %f199};
	add.s64 	%rd98, %rd98, 32;
	add.s64 	%rd97, %rd97, 32;
	add.s64 	%rd99, %rd99, 1;
	setp.ne.s64 	%p5, %rd99, 0;
	@%p5 bra 	$L__BB39_6;

$L__BB39_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB39_14;

	and.b64  	%rd27, %rd3, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd104, %rd5;
	@%p7 bra 	$L__BB39_11;

	shl.b64 	%rd81, %rd4, 5;
	add.s64 	%rd102, %rd2, %rd81;
	add.s64 	%rd101, %rd1, %rd81;
	neg.s64 	%rd100, %rd27;
	mov.u64 	%rd104, %rd5;

$L__BB39_10:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f201, %f202}, [%rd102];
	ld.global.v2.f32 	{%f205, %f206}, [%rd101];
	add.f32 	%f209, %f202, %f206;
	add.f32 	%f210, %f201, %f205;
	st.global.v2.f32 	[%rd101], {%f210, %f209};
	add.s64 	%rd104, %rd104, 1;
	add.s64 	%rd102, %rd102, 8;
	add.s64 	%rd101, %rd101, 8;
	add.s64 	%rd100, %rd100, 1;
	setp.ne.s64 	%p8, %rd100, 0;
	@%p8 bra 	$L__BB39_10;

$L__BB39_11:
	not.b64 	%rd82, %rd5;
	add.s64 	%rd83, %rd3, %rd82;
	setp.lt.u64 	%p9, %rd83, 3;
	@%p9 bra 	$L__BB39_14;

	shl.b64 	%rd84, %rd104, 3;
	add.s64 	%rd85, %rd84, 16;
	add.s64 	%rd106, %rd1, %rd85;
	add.s64 	%rd105, %rd2, %rd85;

$L__BB39_13:
	ld.global.nc.v2.f32 	{%f211, %f212}, [%rd105+-16];
	ld.global.v2.f32 	{%f215, %f216}, [%rd106+-16];
	add.f32 	%f219, %f212, %f216;
	add.f32 	%f220, %f211, %f215;
	st.global.v2.f32 	[%rd106+-16], {%f220, %f219};
	ld.global.nc.v2.f32 	{%f221, %f222}, [%rd105+-8];
	ld.global.v2.f32 	{%f225, %f226}, [%rd106+-8];
	add.f32 	%f229, %f222, %f226;
	add.f32 	%f230, %f221, %f225;
	st.global.v2.f32 	[%rd106+-8], {%f230, %f229};
	ld.global.nc.v2.f32 	{%f231, %f232}, [%rd105];
	ld.global.v2.f32 	{%f235, %f236}, [%rd106];
	add.f32 	%f239, %f232, %f236;
	add.f32 	%f240, %f231, %f235;
	st.global.v2.f32 	[%rd106], {%f240, %f239};
	ld.global.nc.v2.f32 	{%f241, %f242}, [%rd105+8];
	ld.global.v2.f32 	{%f245, %f246}, [%rd106+8];
	add.f32 	%f249, %f242, %f246;
	add.f32 	%f250, %f241, %f245;
	st.global.v2.f32 	[%rd106+8], {%f250, %f249};
	add.s64 	%rd106, %rd106, 32;
	add.s64 	%rd105, %rd105, 32;
	add.s64 	%rd104, %rd104, 4;
	setp.lt.u64 	%p10, %rd104, %rd3;
	@%p10 bra 	$L__BB39_13;

$L__BB39_14:
	and.b64  	%rd112, %rd70, -2;
	setp.ge.u64 	%p11, %rd112, %rd70;
	@%p11 bra 	$L__BB39_21;

	sub.s64 	%rd86, %rd70, %rd112;
	and.b64  	%rd49, %rd86, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	@%p12 bra 	$L__BB39_18;

	shl.b64 	%rd87, %rd112, 2;
	add.s64 	%rd110, %rd1, %rd87;
	add.s64 	%rd109, %rd2, %rd87;
	neg.s64 	%rd108, %rd49;

$L__BB39_17:
	.pragma "nounroll";
	ld.global.f32 	%f251, [%rd110];
	ld.global.nc.f32 	%f252, [%rd109];
	add.f32 	%f253, %f252, %f251;
	st.global.f32 	[%rd110], %f253;
	add.s64 	%rd112, %rd112, 1;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 1;
	setp.ne.s64 	%p13, %rd108, 0;
	@%p13 bra 	$L__BB39_17;

$L__BB39_18:
	or.b64  	%rd88, %rd70, 1;
	sub.s64 	%rd89, %rd70, %rd88;
	setp.lt.u64 	%p14, %rd89, 3;
	@%p14 bra 	$L__BB39_21;

	shl.b64 	%rd90, %rd112, 2;
	add.s64 	%rd91, %rd90, 8;
	add.s64 	%rd114, %rd1, %rd91;
	add.s64 	%rd113, %rd2, %rd91;

$L__BB39_20:
	ld.global.f32 	%f254, [%rd114+-8];
	ld.global.nc.f32 	%f255, [%rd113+-8];
	add.f32 	%f256, %f255, %f254;
	st.global.f32 	[%rd114+-8], %f256;
	ld.global.f32 	%f257, [%rd114+-4];
	ld.global.nc.f32 	%f258, [%rd113+-4];
	add.f32 	%f259, %f258, %f257;
	st.global.f32 	[%rd114+-4], %f259;
	ld.global.f32 	%f260, [%rd114];
	ld.global.nc.f32 	%f261, [%rd113];
	add.f32 	%f262, %f261, %f260;
	st.global.f32 	[%rd114], %f262;
	ld.global.f32 	%f263, [%rd114+4];
	ld.global.nc.f32 	%f264, [%rd113+4];
	add.f32 	%f265, %f264, %f263;
	st.global.f32 	[%rd114+4], %f265;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 16;
	add.s64 	%rd112, %rd112, 4;
	setp.lt.u64 	%p15, %rd112, %rd70;
	@%p15 bra 	$L__BB39_20;

$L__BB39_21:
	ret;

}
	// .globl	_Z22addNaiveIV2U4MC_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U4MC_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<201>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U4MC_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB40_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 2;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 12;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB40_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB40_3:
	ld.global.v2.f32 	{%f1, %f2}, [%rd17];
	ld.global.v2.f32 	{%f5, %f6}, [%rd18];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd18], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd17+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd18+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd18+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd17+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd18+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd18+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd17+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd18+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd18+24], {%f40, %f39};
	ld.global.v2.f32 	{%f41, %f42}, [%rd17+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18+32], {%f50, %f49};
	ld.global.v2.f32 	{%f51, %f52}, [%rd17+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd18+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd18+40], {%f60, %f59};
	ld.global.v2.f32 	{%f61, %f62}, [%rd17+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd18+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd18+48], {%f70, %f69};
	ld.global.v2.f32 	{%f71, %f72}, [%rd17+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd18+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd18+56], {%f80, %f79};
	ld.global.v2.f32 	{%f81, %f82}, [%rd17+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd18+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd18+64], {%f90, %f89};
	ld.global.v2.f32 	{%f91, %f92}, [%rd17+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd18+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd18+72], {%f100, %f99};
	ld.global.v2.f32 	{%f101, %f102}, [%rd17+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd18+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd18+80], {%f110, %f109};
	ld.global.v2.f32 	{%f111, %f112}, [%rd17+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd18+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd18+88], {%f120, %f119};
	ld.global.v2.f32 	{%f121, %f122}, [%rd17+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd18+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd18+96], {%f130, %f129};
	ld.global.v2.f32 	{%f131, %f132}, [%rd17+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd18+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd18+104], {%f140, %f139};
	ld.global.v2.f32 	{%f141, %f142}, [%rd17+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd18+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd18+112], {%f150, %f149};
	ld.global.v2.f32 	{%f151, %f152}, [%rd17+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd18+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd18+120], {%f160, %f159};
	add.s32 	%r18, %r18, 16;
	add.s64 	%rd18, %rd18, 128;
	add.s64 	%rd17, %rd17, 128;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB40_3;

$L__BB40_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB40_7;

	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd15, 16;
	add.s64 	%rd20, %rd1, %rd16;
	add.s64 	%rd19, %rd2, %rd16;

$L__BB40_6:
	.pragma "nounroll";
	ld.global.v2.f32 	{%f161, %f162}, [%rd19+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd20+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd20+-16], {%f170, %f169};
	ld.global.v2.f32 	{%f171, %f172}, [%rd19+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd20+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd20+-8], {%f180, %f179};
	ld.global.v2.f32 	{%f181, %f182}, [%rd19];
	ld.global.v2.f32 	{%f185, %f186}, [%rd20];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd20], {%f190, %f189};
	ld.global.v2.f32 	{%f191, %f192}, [%rd19+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd20+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd20+8], {%f200, %f199};
	add.s64 	%rd20, %rd20, 32;
	add.s64 	%rd19, %rd19, 32;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB40_6;

$L__BB40_7:
	ret;

}
	// .globl	_Z22addNaiveIV2U4MR_kerneliPK6float2PS_
.visible .entry _Z22addNaiveIV2U4MR_kerneliPK6float2PS_(
	.param .u32 _Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_0,
	.param .u64 _Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_1,
	.param .u64 _Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<201>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV2U4MR_kerneliPK6float2PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB41_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 2;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 12;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB41_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB41_3:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd17];
	ld.global.v2.f32 	{%f5, %f6}, [%rd18];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd18], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd17+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd18+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd18+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd17+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd18+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd18+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd17+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd18+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd18+24], {%f40, %f39};
	ld.global.nc.v2.f32 	{%f41, %f42}, [%rd17+32];
	ld.global.v2.f32 	{%f45, %f46}, [%rd18+32];
	add.f32 	%f49, %f42, %f46;
	add.f32 	%f50, %f41, %f45;
	st.global.v2.f32 	[%rd18+32], {%f50, %f49};
	ld.global.nc.v2.f32 	{%f51, %f52}, [%rd17+40];
	ld.global.v2.f32 	{%f55, %f56}, [%rd18+40];
	add.f32 	%f59, %f52, %f56;
	add.f32 	%f60, %f51, %f55;
	st.global.v2.f32 	[%rd18+40], {%f60, %f59};
	ld.global.nc.v2.f32 	{%f61, %f62}, [%rd17+48];
	ld.global.v2.f32 	{%f65, %f66}, [%rd18+48];
	add.f32 	%f69, %f62, %f66;
	add.f32 	%f70, %f61, %f65;
	st.global.v2.f32 	[%rd18+48], {%f70, %f69};
	ld.global.nc.v2.f32 	{%f71, %f72}, [%rd17+56];
	ld.global.v2.f32 	{%f75, %f76}, [%rd18+56];
	add.f32 	%f79, %f72, %f76;
	add.f32 	%f80, %f71, %f75;
	st.global.v2.f32 	[%rd18+56], {%f80, %f79};
	ld.global.nc.v2.f32 	{%f81, %f82}, [%rd17+64];
	ld.global.v2.f32 	{%f85, %f86}, [%rd18+64];
	add.f32 	%f89, %f82, %f86;
	add.f32 	%f90, %f81, %f85;
	st.global.v2.f32 	[%rd18+64], {%f90, %f89};
	ld.global.nc.v2.f32 	{%f91, %f92}, [%rd17+72];
	ld.global.v2.f32 	{%f95, %f96}, [%rd18+72];
	add.f32 	%f99, %f92, %f96;
	add.f32 	%f100, %f91, %f95;
	st.global.v2.f32 	[%rd18+72], {%f100, %f99};
	ld.global.nc.v2.f32 	{%f101, %f102}, [%rd17+80];
	ld.global.v2.f32 	{%f105, %f106}, [%rd18+80];
	add.f32 	%f109, %f102, %f106;
	add.f32 	%f110, %f101, %f105;
	st.global.v2.f32 	[%rd18+80], {%f110, %f109};
	ld.global.nc.v2.f32 	{%f111, %f112}, [%rd17+88];
	ld.global.v2.f32 	{%f115, %f116}, [%rd18+88];
	add.f32 	%f119, %f112, %f116;
	add.f32 	%f120, %f111, %f115;
	st.global.v2.f32 	[%rd18+88], {%f120, %f119};
	ld.global.nc.v2.f32 	{%f121, %f122}, [%rd17+96];
	ld.global.v2.f32 	{%f125, %f126}, [%rd18+96];
	add.f32 	%f129, %f122, %f126;
	add.f32 	%f130, %f121, %f125;
	st.global.v2.f32 	[%rd18+96], {%f130, %f129};
	ld.global.nc.v2.f32 	{%f131, %f132}, [%rd17+104];
	ld.global.v2.f32 	{%f135, %f136}, [%rd18+104];
	add.f32 	%f139, %f132, %f136;
	add.f32 	%f140, %f131, %f135;
	st.global.v2.f32 	[%rd18+104], {%f140, %f139};
	ld.global.nc.v2.f32 	{%f141, %f142}, [%rd17+112];
	ld.global.v2.f32 	{%f145, %f146}, [%rd18+112];
	add.f32 	%f149, %f142, %f146;
	add.f32 	%f150, %f141, %f145;
	st.global.v2.f32 	[%rd18+112], {%f150, %f149};
	ld.global.nc.v2.f32 	{%f151, %f152}, [%rd17+120];
	ld.global.v2.f32 	{%f155, %f156}, [%rd18+120];
	add.f32 	%f159, %f152, %f156;
	add.f32 	%f160, %f151, %f155;
	st.global.v2.f32 	[%rd18+120], {%f160, %f159};
	add.s32 	%r18, %r18, 16;
	add.s64 	%rd18, %rd18, 128;
	add.s64 	%rd17, %rd17, 128;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB41_3;

$L__BB41_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB41_7;

	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd15, 16;
	add.s64 	%rd20, %rd1, %rd16;
	add.s64 	%rd19, %rd2, %rd16;

$L__BB41_6:
	.pragma "nounroll";
	ld.global.nc.v2.f32 	{%f161, %f162}, [%rd19+-16];
	ld.global.v2.f32 	{%f165, %f166}, [%rd20+-16];
	add.f32 	%f169, %f162, %f166;
	add.f32 	%f170, %f161, %f165;
	st.global.v2.f32 	[%rd20+-16], {%f170, %f169};
	ld.global.nc.v2.f32 	{%f171, %f172}, [%rd19+-8];
	ld.global.v2.f32 	{%f175, %f176}, [%rd20+-8];
	add.f32 	%f179, %f172, %f176;
	add.f32 	%f180, %f171, %f175;
	st.global.v2.f32 	[%rd20+-8], {%f180, %f179};
	ld.global.nc.v2.f32 	{%f181, %f182}, [%rd19];
	ld.global.v2.f32 	{%f185, %f186}, [%rd20];
	add.f32 	%f189, %f182, %f186;
	add.f32 	%f190, %f181, %f185;
	st.global.v2.f32 	[%rd20], {%f190, %f189};
	ld.global.nc.v2.f32 	{%f191, %f192}, [%rd19+8];
	ld.global.v2.f32 	{%f195, %f196}, [%rd20+8];
	add.f32 	%f199, %f192, %f196;
	add.f32 	%f200, %f191, %f195;
	st.global.v2.f32 	[%rd20+8], {%f200, %f199};
	add.s64 	%rd20, %rd20, 32;
	add.s64 	%rd19, %rd19, 32;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB41_6;

$L__BB41_7:
	ret;

}
	// .globl	_Z22addNaiveSV2U4MC_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U4MC_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV2U4MC_kernelyPK6float2PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB42_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB42_2:
	ld.global.v2.f32 	{%f1, %f2}, [%rd13];
	ld.global.v2.f32 	{%f5, %f6}, [%rd14];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd14], {%f10, %f9};
	ld.global.v2.f32 	{%f11, %f12}, [%rd13+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd14+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd14+8], {%f20, %f19};
	ld.global.v2.f32 	{%f21, %f22}, [%rd13+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd14+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd14+16], {%f30, %f29};
	ld.global.v2.f32 	{%f31, %f32}, [%rd13+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd14+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd14+24], {%f40, %f39};
	add.s64 	%rd14, %rd14, 32;
	add.s64 	%rd13, %rd13, 32;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB42_2;

$L__BB42_3:
	ret;

}
	// .globl	_Z22addNaiveSV2U4MR_kernelyPK6float2PS_
.visible .entry _Z22addNaiveSV2U4MR_kernelyPK6float2PS_(
	.param .u64 _Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_0,
	.param .u64 _Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_1,
	.param .u64 _Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV2U4MR_kernelyPK6float2PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB43_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB43_2:
	ld.global.nc.v2.f32 	{%f1, %f2}, [%rd13];
	ld.global.v2.f32 	{%f5, %f6}, [%rd14];
	add.f32 	%f9, %f2, %f6;
	add.f32 	%f10, %f1, %f5;
	st.global.v2.f32 	[%rd14], {%f10, %f9};
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd13+8];
	ld.global.v2.f32 	{%f15, %f16}, [%rd14+8];
	add.f32 	%f19, %f12, %f16;
	add.f32 	%f20, %f11, %f15;
	st.global.v2.f32 	[%rd14+8], {%f20, %f19};
	ld.global.nc.v2.f32 	{%f21, %f22}, [%rd13+16];
	ld.global.v2.f32 	{%f25, %f26}, [%rd14+16];
	add.f32 	%f29, %f22, %f26;
	add.f32 	%f30, %f21, %f25;
	st.global.v2.f32 	[%rd14+16], {%f30, %f29};
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd13+24];
	ld.global.v2.f32 	{%f35, %f36}, [%rd14+24];
	add.f32 	%f39, %f32, %f36;
	add.f32 	%f40, %f31, %f35;
	st.global.v2.f32 	[%rd14+24], {%f40, %f39};
	add.s64 	%rd14, %rd14, 32;
	add.s64 	%rd13, %rd13, 32;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB43_2;

$L__BB43_3:
	ret;

}
	// .globl	_Z22addNaiveIV4U1TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U1TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U1TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U1TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U1TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV4U1TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV4U1TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV4U1TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	setp.lt.s32 	%p1, %r20, 4;
	@%p1 bra 	$L__BB44_7;

	shr.s32 	%r22, %r20, 2;
	max.s32 	%r1, %r22, 1;
	add.s32 	%r23, %r1, -1;
	and.b32  	%r30, %r1, 3;
	setp.lt.u32 	%p2, %r23, 3;
	mov.u32 	%r29, 0;
	@%p2 bra 	$L__BB44_4;

	sub.s32 	%r28, %r1, %r30;
	mov.u32 	%r29, 0;
	mov.u64 	%rd32, %rd2;
	mov.u64 	%rd33, %rd1;

$L__BB44_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd32];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd33];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd33], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd32+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd33+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd33+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd32+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd33+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd33+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd32+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd33+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd33+48], {%f80, %f79, %f78, %f77};
	add.s32 	%r29, %r29, 4;
	add.s64 	%rd33, %rd33, 64;
	add.s64 	%rd32, %rd32, 64;
	add.s32 	%r28, %r28, -4;
	setp.ne.s32 	%p3, %r28, 0;
	@%p3 bra 	$L__BB44_3;

$L__BB44_4:
	setp.eq.s32 	%p4, %r30, 0;
	@%p4 bra 	$L__BB44_7;

	mul.wide.s32 	%rd27, %r29, 4;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB44_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd35];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd34];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd34], {%f100, %f99, %f98, %f97};
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r30, %r30, -1;
	setp.ne.s32 	%p5, %r30, 0;
	@%p5 bra 	$L__BB44_6;

$L__BB44_7:
	and.b32  	%r11, %r20, -4;
	setp.ge.s32 	%p6, %r11, %r20;
	@%p6 bra 	$L__BB44_14;

	and.b32  	%r32, %r20, 3;
	setp.eq.s32 	%p7, %r32, 0;
	mov.u32 	%r33, %r11;
	@%p7 bra 	$L__BB44_11;

	mul.wide.s32 	%rd29, %r11, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r33, %r11;

$L__BB44_10:
	.pragma "nounroll";
	ld.global.f32 	%f101, [%rd37];
	ld.global.f32 	%f102, [%rd36];
	add.f32 	%f103, %f102, %f101;
	st.global.f32 	[%rd37], %f103;
	add.s32 	%r33, %r33, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r32, %r32, -1;
	setp.ne.s32 	%p8, %r32, 0;
	@%p8 bra 	$L__BB44_10;

$L__BB44_11:
	not.b32 	%r25, %r11;
	add.s32 	%r26, %r25, %r20;
	setp.lt.u32 	%p9, %r26, 3;
	@%p9 bra 	$L__BB44_14;

	mul.wide.s32 	%rd30, %r33, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB44_13:
	ld.global.f32 	%f104, [%rd38+-8];
	ld.global.f32 	%f105, [%rd39+-8];
	add.f32 	%f106, %f105, %f104;
	st.global.f32 	[%rd38+-8], %f106;
	ld.global.f32 	%f107, [%rd38+-4];
	ld.global.f32 	%f108, [%rd39+-4];
	add.f32 	%f109, %f108, %f107;
	st.global.f32 	[%rd38+-4], %f109;
	ld.global.f32 	%f110, [%rd38];
	ld.global.f32 	%f111, [%rd39];
	add.f32 	%f112, %f111, %f110;
	st.global.f32 	[%rd38], %f112;
	ld.global.f32 	%f113, [%rd38+4];
	ld.global.f32 	%f114, [%rd39+4];
	add.f32 	%f115, %f114, %f113;
	st.global.f32 	[%rd38+4], %f115;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r33, %r33, 4;
	setp.lt.s32 	%p10, %r33, %r20;
	@%p10 bra 	$L__BB44_13;

$L__BB44_14:
	ret;

}
	// .globl	_Z22addNaiveIV4U1TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U1TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U1TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U1TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U1TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r20, [_Z22addNaiveIV4U1TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd25, [_Z22addNaiveIV4U1TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd26, [_Z22addNaiveIV4U1TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	setp.lt.s32 	%p1, %r20, 4;
	@%p1 bra 	$L__BB45_7;

	shr.s32 	%r22, %r20, 2;
	max.s32 	%r1, %r22, 1;
	add.s32 	%r23, %r1, -1;
	and.b32  	%r30, %r1, 3;
	setp.lt.u32 	%p2, %r23, 3;
	mov.u32 	%r29, 0;
	@%p2 bra 	$L__BB45_4;

	sub.s32 	%r28, %r1, %r30;
	mov.u32 	%r29, 0;
	mov.u64 	%rd32, %rd2;
	mov.u64 	%rd33, %rd1;

$L__BB45_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd32];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd33];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd33], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd32+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd33+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd33+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd32+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd33+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd33+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd32+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd33+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd33+48], {%f80, %f79, %f78, %f77};
	add.s32 	%r29, %r29, 4;
	add.s64 	%rd33, %rd33, 64;
	add.s64 	%rd32, %rd32, 64;
	add.s32 	%r28, %r28, -4;
	setp.ne.s32 	%p3, %r28, 0;
	@%p3 bra 	$L__BB45_3;

$L__BB45_4:
	setp.eq.s32 	%p4, %r30, 0;
	@%p4 bra 	$L__BB45_7;

	mul.wide.s32 	%rd27, %r29, 4;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;

$L__BB45_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd35];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd34];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd34], {%f100, %f99, %f98, %f97};
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r30, %r30, -1;
	setp.ne.s32 	%p5, %r30, 0;
	@%p5 bra 	$L__BB45_6;

$L__BB45_7:
	and.b32  	%r11, %r20, -4;
	setp.ge.s32 	%p6, %r11, %r20;
	@%p6 bra 	$L__BB45_14;

	and.b32  	%r32, %r20, 3;
	setp.eq.s32 	%p7, %r32, 0;
	mov.u32 	%r33, %r11;
	@%p7 bra 	$L__BB45_11;

	mul.wide.s32 	%rd29, %r11, 4;
	add.s64 	%rd37, %rd1, %rd29;
	add.s64 	%rd36, %rd2, %rd29;
	mov.u32 	%r33, %r11;

$L__BB45_10:
	.pragma "nounroll";
	ld.global.f32 	%f101, [%rd37];
	ld.global.nc.f32 	%f102, [%rd36];
	add.f32 	%f103, %f102, %f101;
	st.global.f32 	[%rd37], %f103;
	add.s32 	%r33, %r33, 1;
	add.s64 	%rd37, %rd37, 4;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r32, %r32, -1;
	setp.ne.s32 	%p8, %r32, 0;
	@%p8 bra 	$L__BB45_10;

$L__BB45_11:
	not.b32 	%r25, %r11;
	add.s32 	%r26, %r25, %r20;
	setp.lt.u32 	%p9, %r26, 3;
	@%p9 bra 	$L__BB45_14;

	mul.wide.s32 	%rd30, %r33, 4;
	add.s64 	%rd31, %rd30, 8;
	add.s64 	%rd39, %rd2, %rd31;
	add.s64 	%rd38, %rd1, %rd31;

$L__BB45_13:
	ld.global.f32 	%f104, [%rd38+-8];
	ld.global.nc.f32 	%f105, [%rd39+-8];
	add.f32 	%f106, %f105, %f104;
	st.global.f32 	[%rd38+-8], %f106;
	ld.global.f32 	%f107, [%rd38+-4];
	ld.global.nc.f32 	%f108, [%rd39+-4];
	add.f32 	%f109, %f108, %f107;
	st.global.f32 	[%rd38+-4], %f109;
	ld.global.f32 	%f110, [%rd38];
	ld.global.nc.f32 	%f111, [%rd39];
	add.f32 	%f112, %f111, %f110;
	st.global.f32 	[%rd38], %f112;
	ld.global.f32 	%f113, [%rd38+4];
	ld.global.nc.f32 	%f114, [%rd39+4];
	add.f32 	%f115, %f114, %f113;
	st.global.f32 	[%rd38+4], %f115;
	add.s64 	%rd39, %rd39, 16;
	add.s64 	%rd38, %rd38, 16;
	add.s32 	%r33, %r33, 4;
	setp.lt.s32 	%p10, %r33, %r20;
	@%p10 bra 	$L__BB45_13;

$L__BB45_14:
	ret;

}
	// .globl	_Z22addNaiveSV4U1TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U1TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U1TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U1TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U1TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<116>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd44, [_Z22addNaiveSV4U1TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd45, [_Z22addNaiveSV4U1TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd46, [_Z22addNaiveSV4U1TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd46;
	cvta.to.global.u64 	%rd2, %rd45;
	shr.u64 	%rd3, %rd44, 2;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB46_7;

	add.s64 	%rd48, %rd3, -1;
	and.b64  	%rd4, %rd3, 3;
	setp.lt.u64 	%p2, %rd48, 3;
	mov.u64 	%rd60, 0;
	@%p2 bra 	$L__BB46_4;

	sub.s64 	%rd5, %rd4, %rd3;
	mov.u64 	%rd60, 0;
	mov.u64 	%rd57, %rd2;
	mov.u64 	%rd58, %rd1;

$L__BB46_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd57];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd58];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd58], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd57+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd58+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd58+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd57+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd58+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd58+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd57+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd58+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd58+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd60, %rd60, 4;
	add.s64 	%rd50, %rd5, %rd60;
	add.s64 	%rd58, %rd58, 64;
	add.s64 	%rd57, %rd57, 64;
	setp.ne.s64 	%p3, %rd50, 0;
	@%p3 bra 	$L__BB46_3;

$L__BB46_4:
	setp.eq.s64 	%p4, %rd4, 0;
	@%p4 bra 	$L__BB46_7;

	shl.b64 	%rd51, %rd60, 4;
	add.s64 	%rd63, %rd2, %rd51;
	add.s64 	%rd62, %rd1, %rd51;
	neg.s64 	%rd61, %rd4;

$L__BB46_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd63];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd62];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd62], {%f100, %f99, %f98, %f97};
	add.s64 	%rd63, %rd63, 16;
	add.s64 	%rd62, %rd62, 16;
	add.s64 	%rd61, %rd61, 1;
	setp.ne.s64 	%p5, %rd61, 0;
	@%p5 bra 	$L__BB46_6;

$L__BB46_7:
	and.b64  	%rd22, %rd44, -4;
	setp.ge.u64 	%p6, %rd22, %rd44;
	@%p6 bra 	$L__BB46_14;

	and.b64  	%rd23, %rd44, 3;
	setp.eq.s64 	%p7, %rd23, 0;
	mov.u64 	%rd68, %rd22;
	@%p7 bra 	$L__BB46_11;

	shl.b64 	%rd52, %rd22, 2;
	add.s64 	%rd66, %rd1, %rd52;
	add.s64 	%rd65, %rd2, %rd52;
	neg.s64 	%rd64, %rd23;
	mov.u64 	%rd68, %rd22;

$L__BB46_10:
	.pragma "nounroll";
	ld.global.f32 	%f101, [%rd66];
	ld.global.f32 	%f102, [%rd65];
	add.f32 	%f103, %f102, %f101;
	st.global.f32 	[%rd66], %f103;
	add.s64 	%rd68, %rd68, 1;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 1;
	setp.ne.s64 	%p8, %rd64, 0;
	@%p8 bra 	$L__BB46_10;

$L__BB46_11:
	not.b64 	%rd53, %rd22;
	add.s64 	%rd54, %rd53, %rd44;
	setp.lt.u64 	%p9, %rd54, 3;
	@%p9 bra 	$L__BB46_14;

	shl.b64 	%rd55, %rd68, 2;
	add.s64 	%rd56, %rd55, 8;
	add.s64 	%rd70, %rd1, %rd56;
	add.s64 	%rd69, %rd2, %rd56;

$L__BB46_13:
	ld.global.f32 	%f104, [%rd70+-8];
	ld.global.f32 	%f105, [%rd69+-8];
	add.f32 	%f106, %f105, %f104;
	st.global.f32 	[%rd70+-8], %f106;
	ld.global.f32 	%f107, [%rd70+-4];
	ld.global.f32 	%f108, [%rd69+-4];
	add.f32 	%f109, %f108, %f107;
	st.global.f32 	[%rd70+-4], %f109;
	ld.global.f32 	%f110, [%rd70];
	ld.global.f32 	%f111, [%rd69];
	add.f32 	%f112, %f111, %f110;
	st.global.f32 	[%rd70], %f112;
	ld.global.f32 	%f113, [%rd70+4];
	ld.global.f32 	%f114, [%rd69+4];
	add.f32 	%f115, %f114, %f113;
	st.global.f32 	[%rd70+4], %f115;
	add.s64 	%rd70, %rd70, 16;
	add.s64 	%rd69, %rd69, 16;
	add.s64 	%rd68, %rd68, 4;
	setp.lt.u64 	%p10, %rd68, %rd44;
	@%p10 bra 	$L__BB46_13;

$L__BB46_14:
	ret;

}
	// .globl	_Z22addNaiveSV4U1TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U1TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U1TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U1TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U1TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<116>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd44, [_Z22addNaiveSV4U1TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd45, [_Z22addNaiveSV4U1TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd46, [_Z22addNaiveSV4U1TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd46;
	cvta.to.global.u64 	%rd2, %rd45;
	shr.u64 	%rd3, %rd44, 2;
	setp.eq.s64 	%p1, %rd3, 0;
	@%p1 bra 	$L__BB47_7;

	add.s64 	%rd48, %rd3, -1;
	and.b64  	%rd4, %rd3, 3;
	setp.lt.u64 	%p2, %rd48, 3;
	mov.u64 	%rd60, 0;
	@%p2 bra 	$L__BB47_4;

	sub.s64 	%rd5, %rd4, %rd3;
	mov.u64 	%rd60, 0;
	mov.u64 	%rd57, %rd2;
	mov.u64 	%rd58, %rd1;

$L__BB47_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd57];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd58];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd58], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd57+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd58+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd58+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd57+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd58+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd58+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd57+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd58+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd58+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd60, %rd60, 4;
	add.s64 	%rd50, %rd5, %rd60;
	add.s64 	%rd58, %rd58, 64;
	add.s64 	%rd57, %rd57, 64;
	setp.ne.s64 	%p3, %rd50, 0;
	@%p3 bra 	$L__BB47_3;

$L__BB47_4:
	setp.eq.s64 	%p4, %rd4, 0;
	@%p4 bra 	$L__BB47_7;

	shl.b64 	%rd51, %rd60, 4;
	add.s64 	%rd63, %rd2, %rd51;
	add.s64 	%rd62, %rd1, %rd51;
	neg.s64 	%rd61, %rd4;

$L__BB47_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd63];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd62];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd62], {%f100, %f99, %f98, %f97};
	add.s64 	%rd63, %rd63, 16;
	add.s64 	%rd62, %rd62, 16;
	add.s64 	%rd61, %rd61, 1;
	setp.ne.s64 	%p5, %rd61, 0;
	@%p5 bra 	$L__BB47_6;

$L__BB47_7:
	and.b64  	%rd22, %rd44, -4;
	setp.ge.u64 	%p6, %rd22, %rd44;
	@%p6 bra 	$L__BB47_14;

	and.b64  	%rd23, %rd44, 3;
	setp.eq.s64 	%p7, %rd23, 0;
	mov.u64 	%rd68, %rd22;
	@%p7 bra 	$L__BB47_11;

	shl.b64 	%rd52, %rd22, 2;
	add.s64 	%rd66, %rd1, %rd52;
	add.s64 	%rd65, %rd2, %rd52;
	neg.s64 	%rd64, %rd23;
	mov.u64 	%rd68, %rd22;

$L__BB47_10:
	.pragma "nounroll";
	ld.global.f32 	%f101, [%rd66];
	ld.global.nc.f32 	%f102, [%rd65];
	add.f32 	%f103, %f102, %f101;
	st.global.f32 	[%rd66], %f103;
	add.s64 	%rd68, %rd68, 1;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 1;
	setp.ne.s64 	%p8, %rd64, 0;
	@%p8 bra 	$L__BB47_10;

$L__BB47_11:
	not.b64 	%rd53, %rd22;
	add.s64 	%rd54, %rd53, %rd44;
	setp.lt.u64 	%p9, %rd54, 3;
	@%p9 bra 	$L__BB47_14;

	shl.b64 	%rd55, %rd68, 2;
	add.s64 	%rd56, %rd55, 8;
	add.s64 	%rd70, %rd1, %rd56;
	add.s64 	%rd69, %rd2, %rd56;

$L__BB47_13:
	ld.global.f32 	%f104, [%rd70+-8];
	ld.global.nc.f32 	%f105, [%rd69+-8];
	add.f32 	%f106, %f105, %f104;
	st.global.f32 	[%rd70+-8], %f106;
	ld.global.f32 	%f107, [%rd70+-4];
	ld.global.nc.f32 	%f108, [%rd69+-4];
	add.f32 	%f109, %f108, %f107;
	st.global.f32 	[%rd70+-4], %f109;
	ld.global.f32 	%f110, [%rd70];
	ld.global.nc.f32 	%f111, [%rd69];
	add.f32 	%f112, %f111, %f110;
	st.global.f32 	[%rd70], %f112;
	ld.global.f32 	%f113, [%rd70+4];
	ld.global.nc.f32 	%f114, [%rd69+4];
	add.f32 	%f115, %f114, %f113;
	st.global.f32 	[%rd70+4], %f115;
	add.s64 	%rd70, %rd70, 16;
	add.s64 	%rd69, %rd69, 16;
	add.s64 	%rd68, %rd68, 4;
	setp.lt.u64 	%p10, %rd68, %rd44;
	@%p10 bra 	$L__BB47_13;

$L__BB47_14:
	ret;

}
	// .globl	_Z22addNaiveIV4U1MC_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U1MC_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV4U1MC_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB48_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB48_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd2;
	mov.u64 	%rd17, %rd1;

$L__BB48_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd16];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd17];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd17], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd16+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd17+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd17+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd16+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd17+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd17+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd16+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd17+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd17+48], {%f80, %f79, %f78, %f77};
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 64;
	add.s64 	%rd16, %rd16, 64;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB48_3;

$L__BB48_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB48_7;

	mul.wide.s32 	%rd15, %r16, 16;
	add.s64 	%rd19, %rd2, %rd15;
	add.s64 	%rd18, %rd1, %rd15;

$L__BB48_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd19];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd18];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd18], {%f100, %f99, %f98, %f97};
	add.s64 	%rd19, %rd19, 16;
	add.s64 	%rd18, %rd18, 16;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB48_6;

$L__BB48_7:
	ret;

}
	// .globl	_Z22addNaiveIV4U1MR_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U1MR_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<20>;


	ld.param.u32 	%r10, [_Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV4U1MR_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r10, 1;
	@%p1 bra 	$L__BB49_7;

	add.s32 	%r12, %r10, -1;
	and.b32  	%r17, %r10, 3;
	setp.lt.u32 	%p2, %r12, 3;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB49_4;

	sub.s32 	%r15, %r10, %r17;
	mov.u32 	%r16, 0;
	mov.u64 	%rd16, %rd2;
	mov.u64 	%rd17, %rd1;

$L__BB49_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd16];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd17];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd17], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd16+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd17+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd17+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd16+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd17+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd17+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd16+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd17+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd17+48], {%f80, %f79, %f78, %f77};
	add.s32 	%r16, %r16, 4;
	add.s64 	%rd17, %rd17, 64;
	add.s64 	%rd16, %rd16, 64;
	add.s32 	%r15, %r15, -4;
	setp.ne.s32 	%p3, %r15, 0;
	@%p3 bra 	$L__BB49_3;

$L__BB49_4:
	setp.eq.s32 	%p4, %r17, 0;
	@%p4 bra 	$L__BB49_7;

	mul.wide.s32 	%rd15, %r16, 16;
	add.s64 	%rd19, %rd2, %rd15;
	add.s64 	%rd18, %rd1, %rd15;

$L__BB49_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd19];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd18];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd18], {%f100, %f99, %f98, %f97};
	add.s64 	%rd19, %rd19, 16;
	add.s64 	%rd18, %rd18, 16;
	add.s32 	%r17, %r17, -1;
	setp.ne.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB49_6;

$L__BB49_7:
	ret;

}
	// .globl	_Z22addNaiveSV4U1MC_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U1MC_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV4U1MC_kernelyPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB50_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB50_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB50_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd29];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd30];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd30], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd29+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd30+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd30+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd29+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd30+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd30+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd29+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd30+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd30+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 64;
	add.s64 	%rd29, %rd29, 64;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB50_3;

$L__BB50_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB50_7;

	shl.b64 	%rd28, %rd32, 4;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB50_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd35];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd34];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd34], {%f100, %f99, %f98, %f97};
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB50_6;

$L__BB50_7:
	ret;

}
	// .globl	_Z22addNaiveSV4U1MR_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U1MR_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<101>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd21, [_Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd22, [_Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd23, [_Z22addNaiveSV4U1MR_kernelyPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	setp.eq.s64 	%p1, %rd21, 0;
	@%p1 bra 	$L__BB51_7;

	add.s64 	%rd25, %rd21, -1;
	and.b64  	%rd3, %rd21, 3;
	setp.lt.u64 	%p2, %rd25, 3;
	mov.u64 	%rd32, 0;
	@%p2 bra 	$L__BB51_4;

	sub.s64 	%rd4, %rd3, %rd21;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd29, %rd2;
	mov.u64 	%rd30, %rd1;

$L__BB51_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd29];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd30];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd30], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd29+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd30+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd30+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd29+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd30+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd30+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd29+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd30+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd30+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd32, %rd32, 4;
	add.s64 	%rd27, %rd4, %rd32;
	add.s64 	%rd30, %rd30, 64;
	add.s64 	%rd29, %rd29, 64;
	setp.ne.s64 	%p3, %rd27, 0;
	@%p3 bra 	$L__BB51_3;

$L__BB51_4:
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB51_7;

	shl.b64 	%rd28, %rd32, 4;
	add.s64 	%rd35, %rd2, %rd28;
	add.s64 	%rd34, %rd1, %rd28;
	neg.s64 	%rd33, %rd3;

$L__BB51_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd35];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd34];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd34], {%f100, %f99, %f98, %f97};
	add.s64 	%rd35, %rd35, 16;
	add.s64 	%rd34, %rd34, 16;
	add.s64 	%rd33, %rd33, 1;
	setp.ne.s64 	%p5, %rd33, 0;
	@%p5 bra 	$L__BB51_6;

$L__BB51_7:
	ret;

}
	// .globl	_Z22addNaiveIV4U2TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U2TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U2TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U2TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U2TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<316>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV4U2TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV4U2TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV4U2TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 2;
	shr.u32 	%r31, %r30, 31;
	add.s32 	%r32, %r1, %r31;
	and.b32  	%r2, %r32, -2;
	setp.lt.s32 	%p1, %r30, 8;
	@%p1 bra 	$L__BB52_7;

	max.s32 	%r34, %r2, 2;
	add.s32 	%r35, %r34, -1;
	shr.u32 	%r3, %r35, 1;
	add.s32 	%r36, %r3, 1;
	and.b32  	%r46, %r36, 3;
	setp.lt.u32 	%p2, %r35, 6;
	mov.u32 	%r45, 0;
	@%p2 bra 	$L__BB52_4;

	sub.s32 	%r43, %r3, %r46;
	mov.u32 	%r45, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB52_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd50];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd51];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd51], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd50+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd51+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd51+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd50+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd51+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd51+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd50+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd51+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd51+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd50+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd51+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd51+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd50+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd51+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd51+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd50+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd51+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd51+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd50+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd51+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd51+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r45, %r45, 8;
	add.s64 	%rd51, %rd51, 128;
	add.s64 	%rd50, %rd50, 128;
	add.s32 	%r43, %r43, -4;
	setp.ne.s32 	%p3, %r43, -1;
	@%p3 bra 	$L__BB52_3;

$L__BB52_4:
	setp.eq.s32 	%p4, %r46, 0;
	@%p4 bra 	$L__BB52_7;

	mul.wide.s32 	%rd39, %r45, 4;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 16;
	add.s64 	%rd53, %rd2, %rd41;
	add.s64 	%rd52, %rd1, %rd41;

$L__BB52_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd53+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd52+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd52+-16], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd53];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd52];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd52], {%f200, %f199, %f198, %f197};
	add.s64 	%rd53, %rd53, 32;
	add.s64 	%rd52, %rd52, 32;
	add.s32 	%r46, %r46, -1;
	setp.ne.s32 	%p5, %r46, 0;
	@%p5 bra 	$L__BB52_6;

$L__BB52_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB52_14;

	sub.s32 	%r38, %r1, %r2;
	and.b32  	%r48, %r38, 3;
	setp.eq.s32 	%p7, %r48, 0;
	mov.u32 	%r49, %r2;
	@%p7 bra 	$L__BB52_11;

	mul.wide.s32 	%rd42, %r2, 4;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r49, %r2;

$L__BB52_10:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd55];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd54];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd54], {%f220, %f219, %f218, %f217};
	add.s32 	%r49, %r49, 1;
	add.s64 	%rd55, %rd55, 16;
	add.s64 	%rd54, %rd54, 16;
	add.s32 	%r48, %r48, -1;
	setp.ne.s32 	%p8, %r48, 0;
	@%p8 bra 	$L__BB52_10;

$L__BB52_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB52_14;

	mul.wide.s32 	%rd44, %r49, 4;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 32;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB52_13:
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd56+-32];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd57+-32];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd57+-32], {%f240, %f239, %f238, %f237};
	ld.global.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd56+-16];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd57+-16];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd57+-16], {%f260, %f259, %f258, %f257};
	ld.global.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd56];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd57];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd57], {%f280, %f279, %f278, %f277};
	ld.global.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd56+16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd57+16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd57+16], {%f300, %f299, %f298, %f297};
	add.s64 	%rd57, %rd57, 64;
	add.s64 	%rd56, %rd56, 64;
	add.s32 	%r49, %r49, 4;
	setp.lt.s32 	%p10, %r49, %r1;
	@%p10 bra 	$L__BB52_13;

$L__BB52_14:
	and.b32  	%r21, %r30, -4;
	setp.ge.s32 	%p11, %r21, %r30;
	@%p11 bra 	$L__BB52_21;

	and.b32  	%r52, %r30, 3;
	setp.eq.s32 	%p12, %r52, 0;
	mov.u32 	%r53, %r21;
	@%p12 bra 	$L__BB52_18;

	mul.wide.s32 	%rd47, %r21, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;
	mov.u32 	%r53, %r21;

$L__BB52_17:
	.pragma "nounroll";
	ld.global.f32 	%f301, [%rd59];
	ld.global.f32 	%f302, [%rd58];
	add.f32 	%f303, %f302, %f301;
	st.global.f32 	[%rd59], %f303;
	add.s32 	%r53, %r53, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r52, %r52, -1;
	setp.ne.s32 	%p13, %r52, 0;
	@%p13 bra 	$L__BB52_17;

$L__BB52_18:
	not.b32 	%r41, %r21;
	add.s32 	%r42, %r41, %r30;
	setp.lt.u32 	%p14, %r42, 3;
	@%p14 bra 	$L__BB52_21;

	mul.wide.s32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB52_20:
	ld.global.f32 	%f304, [%rd60+-8];
	ld.global.f32 	%f305, [%rd61+-8];
	add.f32 	%f306, %f305, %f304;
	st.global.f32 	[%rd60+-8], %f306;
	ld.global.f32 	%f307, [%rd60+-4];
	ld.global.f32 	%f308, [%rd61+-4];
	add.f32 	%f309, %f308, %f307;
	st.global.f32 	[%rd60+-4], %f309;
	ld.global.f32 	%f310, [%rd60];
	ld.global.f32 	%f311, [%rd61];
	add.f32 	%f312, %f311, %f310;
	st.global.f32 	[%rd60], %f312;
	ld.global.f32 	%f313, [%rd60+4];
	ld.global.f32 	%f314, [%rd61+4];
	add.f32 	%f315, %f314, %f313;
	st.global.f32 	[%rd60+4], %f315;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r53, %r53, 4;
	setp.lt.s32 	%p15, %r53, %r30;
	@%p15 bra 	$L__BB52_20;

$L__BB52_21:
	ret;

}
	// .globl	_Z22addNaiveIV4U2TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U2TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U2TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U2TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U2TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<316>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<62>;


	ld.param.u32 	%r30, [_Z22addNaiveIV4U2TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd37, [_Z22addNaiveIV4U2TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd38, [_Z22addNaiveIV4U2TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd38;
	cvta.to.global.u64 	%rd2, %rd37;
	shr.s32 	%r1, %r30, 2;
	shr.u32 	%r31, %r30, 31;
	add.s32 	%r32, %r1, %r31;
	and.b32  	%r2, %r32, -2;
	setp.lt.s32 	%p1, %r30, 8;
	@%p1 bra 	$L__BB53_7;

	max.s32 	%r34, %r2, 2;
	add.s32 	%r35, %r34, -1;
	shr.u32 	%r3, %r35, 1;
	add.s32 	%r36, %r3, 1;
	and.b32  	%r46, %r36, 3;
	setp.lt.u32 	%p2, %r35, 6;
	mov.u32 	%r45, 0;
	@%p2 bra 	$L__BB53_4;

	sub.s32 	%r43, %r3, %r46;
	mov.u32 	%r45, 0;
	mov.u64 	%rd50, %rd2;
	mov.u64 	%rd51, %rd1;

$L__BB53_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd50];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd51];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd51], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd50+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd51+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd51+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd50+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd51+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd51+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd50+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd51+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd51+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd50+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd51+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd51+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd50+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd51+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd51+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd50+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd51+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd51+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd50+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd51+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd51+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r45, %r45, 8;
	add.s64 	%rd51, %rd51, 128;
	add.s64 	%rd50, %rd50, 128;
	add.s32 	%r43, %r43, -4;
	setp.ne.s32 	%p3, %r43, -1;
	@%p3 bra 	$L__BB53_3;

$L__BB53_4:
	setp.eq.s32 	%p4, %r46, 0;
	@%p4 bra 	$L__BB53_7;

	mul.wide.s32 	%rd39, %r45, 4;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd40, 16;
	add.s64 	%rd53, %rd2, %rd41;
	add.s64 	%rd52, %rd1, %rd41;

$L__BB53_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd53+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd52+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd52+-16], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd53];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd52];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd52], {%f200, %f199, %f198, %f197};
	add.s64 	%rd53, %rd53, 32;
	add.s64 	%rd52, %rd52, 32;
	add.s32 	%r46, %r46, -1;
	setp.ne.s32 	%p5, %r46, 0;
	@%p5 bra 	$L__BB53_6;

$L__BB53_7:
	setp.le.s32 	%p6, %r1, %r2;
	@%p6 bra 	$L__BB53_14;

	sub.s32 	%r38, %r1, %r2;
	and.b32  	%r48, %r38, 3;
	setp.eq.s32 	%p7, %r48, 0;
	mov.u32 	%r49, %r2;
	@%p7 bra 	$L__BB53_11;

	mul.wide.s32 	%rd42, %r2, 4;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd55, %rd2, %rd43;
	add.s64 	%rd54, %rd1, %rd43;
	mov.u32 	%r49, %r2;

$L__BB53_10:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd55];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd54];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd54], {%f220, %f219, %f218, %f217};
	add.s32 	%r49, %r49, 1;
	add.s64 	%rd55, %rd55, 16;
	add.s64 	%rd54, %rd54, 16;
	add.s32 	%r48, %r48, -1;
	setp.ne.s32 	%p8, %r48, 0;
	@%p8 bra 	$L__BB53_10;

$L__BB53_11:
	not.b32 	%r39, %r2;
	add.s32 	%r40, %r1, %r39;
	setp.lt.u32 	%p9, %r40, 3;
	@%p9 bra 	$L__BB53_14;

	mul.wide.s32 	%rd44, %r49, 4;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd45, 32;
	add.s64 	%rd57, %rd1, %rd46;
	add.s64 	%rd56, %rd2, %rd46;

$L__BB53_13:
	ld.global.nc.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd56+-32];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd57+-32];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd57+-32], {%f240, %f239, %f238, %f237};
	ld.global.nc.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd56+-16];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd57+-16];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd57+-16], {%f260, %f259, %f258, %f257};
	ld.global.nc.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd56];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd57];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd57], {%f280, %f279, %f278, %f277};
	ld.global.nc.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd56+16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd57+16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd57+16], {%f300, %f299, %f298, %f297};
	add.s64 	%rd57, %rd57, 64;
	add.s64 	%rd56, %rd56, 64;
	add.s32 	%r49, %r49, 4;
	setp.lt.s32 	%p10, %r49, %r1;
	@%p10 bra 	$L__BB53_13;

$L__BB53_14:
	and.b32  	%r21, %r30, -4;
	setp.ge.s32 	%p11, %r21, %r30;
	@%p11 bra 	$L__BB53_21;

	and.b32  	%r52, %r30, 3;
	setp.eq.s32 	%p12, %r52, 0;
	mov.u32 	%r53, %r21;
	@%p12 bra 	$L__BB53_18;

	mul.wide.s32 	%rd47, %r21, 4;
	add.s64 	%rd59, %rd1, %rd47;
	add.s64 	%rd58, %rd2, %rd47;
	mov.u32 	%r53, %r21;

$L__BB53_17:
	.pragma "nounroll";
	ld.global.f32 	%f301, [%rd59];
	ld.global.nc.f32 	%f302, [%rd58];
	add.f32 	%f303, %f302, %f301;
	st.global.f32 	[%rd59], %f303;
	add.s32 	%r53, %r53, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s32 	%r52, %r52, -1;
	setp.ne.s32 	%p13, %r52, 0;
	@%p13 bra 	$L__BB53_17;

$L__BB53_18:
	not.b32 	%r41, %r21;
	add.s32 	%r42, %r41, %r30;
	setp.lt.u32 	%p14, %r42, 3;
	@%p14 bra 	$L__BB53_21;

	mul.wide.s32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd48, 8;
	add.s64 	%rd61, %rd2, %rd49;
	add.s64 	%rd60, %rd1, %rd49;

$L__BB53_20:
	ld.global.f32 	%f304, [%rd60+-8];
	ld.global.nc.f32 	%f305, [%rd61+-8];
	add.f32 	%f306, %f305, %f304;
	st.global.f32 	[%rd60+-8], %f306;
	ld.global.f32 	%f307, [%rd60+-4];
	ld.global.nc.f32 	%f308, [%rd61+-4];
	add.f32 	%f309, %f308, %f307;
	st.global.f32 	[%rd60+-4], %f309;
	ld.global.f32 	%f310, [%rd60];
	ld.global.nc.f32 	%f311, [%rd61];
	add.f32 	%f312, %f311, %f310;
	st.global.f32 	[%rd60], %f312;
	ld.global.f32 	%f313, [%rd60+4];
	ld.global.nc.f32 	%f314, [%rd61+4];
	add.f32 	%f315, %f314, %f313;
	st.global.f32 	[%rd60+4], %f315;
	add.s64 	%rd61, %rd61, 16;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r53, %r53, 4;
	setp.lt.s32 	%p15, %r53, %r30;
	@%p15 bra 	$L__BB53_20;

$L__BB53_21:
	ret;

}
	// .globl	_Z22addNaiveSV4U2TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U2TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U2TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U2TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U2TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<316>;
	.reg .b64 	%rd<116>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV4U2TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV4U2TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV4U2TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 2;
	shr.u64 	%rd4, %rd70, 3;
	shl.b64 	%rd5, %rd4, 1;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB54_7;

	max.u64 	%rd74, %rd5, 2;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 1;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 6;
	mov.u64 	%rd96, 0;
	@%p2 bra 	$L__BB54_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd94, %rd78, %rd6;
	mov.u64 	%rd96, 0;
	mov.u64 	%rd92, %rd2;
	mov.u64 	%rd93, %rd1;

$L__BB54_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd92];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd93];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd93], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd92+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd93+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd93+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd92+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd93+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd93+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd92+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd93+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd93+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd92+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd93+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd93+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd92+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd93+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd93+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd92+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd93+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd93+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd92+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd93+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd93+112], {%f160, %f159, %f158, %f157};
	add.s64 	%rd96, %rd96, 8;
	add.s64 	%rd93, %rd93, 128;
	add.s64 	%rd92, %rd92, 128;
	add.s64 	%rd94, %rd94, 4;
	setp.ne.s64 	%p3, %rd94, 0;
	@%p3 bra 	$L__BB54_3;

$L__BB54_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB54_7;

	shl.b64 	%rd79, %rd96, 4;
	add.s64 	%rd80, %rd79, 16;
	add.s64 	%rd99, %rd2, %rd80;
	add.s64 	%rd98, %rd1, %rd80;
	neg.s64 	%rd97, %rd7;

$L__BB54_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd99+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd98+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd98+-16], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd99];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd98];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd98], {%f200, %f199, %f198, %f197};
	add.s64 	%rd99, %rd99, 32;
	add.s64 	%rd98, %rd98, 32;
	add.s64 	%rd97, %rd97, 1;
	setp.ne.s64 	%p5, %rd97, 0;
	@%p5 bra 	$L__BB54_6;

$L__BB54_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB54_14;

	sub.s64 	%rd81, %rd3, %rd5;
	and.b64  	%rd27, %rd81, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd104, %rd5;
	@%p7 bra 	$L__BB54_11;

	shl.b64 	%rd82, %rd4, 5;
	add.s64 	%rd102, %rd2, %rd82;
	add.s64 	%rd101, %rd1, %rd82;
	neg.s64 	%rd100, %rd27;
	mov.u64 	%rd104, %rd5;

$L__BB54_10:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd102];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd101];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd101], {%f220, %f219, %f218, %f217};
	add.s64 	%rd104, %rd104, 1;
	add.s64 	%rd102, %rd102, 16;
	add.s64 	%rd101, %rd101, 16;
	add.s64 	%rd100, %rd100, 1;
	setp.ne.s64 	%p8, %rd100, 0;
	@%p8 bra 	$L__BB54_10;

$L__BB54_11:
	not.b64 	%rd83, %rd5;
	add.s64 	%rd84, %rd3, %rd83;
	setp.lt.u64 	%p9, %rd84, 3;
	@%p9 bra 	$L__BB54_14;

	shl.b64 	%rd85, %rd104, 4;
	add.s64 	%rd86, %rd85, 32;
	add.s64 	%rd106, %rd1, %rd86;
	add.s64 	%rd105, %rd2, %rd86;

$L__BB54_13:
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd105+-32];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd106+-32];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd106+-32], {%f240, %f239, %f238, %f237};
	ld.global.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd105+-16];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd106+-16];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd106+-16], {%f260, %f259, %f258, %f257};
	ld.global.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd105];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd106];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd106], {%f280, %f279, %f278, %f277};
	ld.global.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd105+16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd106+16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd106+16], {%f300, %f299, %f298, %f297};
	add.s64 	%rd106, %rd106, 64;
	add.s64 	%rd105, %rd105, 64;
	add.s64 	%rd104, %rd104, 4;
	setp.lt.u64 	%p10, %rd104, %rd3;
	@%p10 bra 	$L__BB54_13;

$L__BB54_14:
	and.b64  	%rd48, %rd70, -4;
	setp.ge.u64 	%p11, %rd48, %rd70;
	@%p11 bra 	$L__BB54_21;

	and.b64  	%rd49, %rd70, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	mov.u64 	%rd112, %rd48;
	@%p12 bra 	$L__BB54_18;

	shl.b64 	%rd87, %rd48, 2;
	add.s64 	%rd110, %rd1, %rd87;
	add.s64 	%rd109, %rd2, %rd87;
	neg.s64 	%rd108, %rd49;
	mov.u64 	%rd112, %rd48;

$L__BB54_17:
	.pragma "nounroll";
	ld.global.f32 	%f301, [%rd110];
	ld.global.f32 	%f302, [%rd109];
	add.f32 	%f303, %f302, %f301;
	st.global.f32 	[%rd110], %f303;
	add.s64 	%rd112, %rd112, 1;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 1;
	setp.ne.s64 	%p13, %rd108, 0;
	@%p13 bra 	$L__BB54_17;

$L__BB54_18:
	not.b64 	%rd88, %rd48;
	add.s64 	%rd89, %rd88, %rd70;
	setp.lt.u64 	%p14, %rd89, 3;
	@%p14 bra 	$L__BB54_21;

	shl.b64 	%rd90, %rd112, 2;
	add.s64 	%rd91, %rd90, 8;
	add.s64 	%rd114, %rd1, %rd91;
	add.s64 	%rd113, %rd2, %rd91;

$L__BB54_20:
	ld.global.f32 	%f304, [%rd114+-8];
	ld.global.f32 	%f305, [%rd113+-8];
	add.f32 	%f306, %f305, %f304;
	st.global.f32 	[%rd114+-8], %f306;
	ld.global.f32 	%f307, [%rd114+-4];
	ld.global.f32 	%f308, [%rd113+-4];
	add.f32 	%f309, %f308, %f307;
	st.global.f32 	[%rd114+-4], %f309;
	ld.global.f32 	%f310, [%rd114];
	ld.global.f32 	%f311, [%rd113];
	add.f32 	%f312, %f311, %f310;
	st.global.f32 	[%rd114], %f312;
	ld.global.f32 	%f313, [%rd114+4];
	ld.global.f32 	%f314, [%rd113+4];
	add.f32 	%f315, %f314, %f313;
	st.global.f32 	[%rd114+4], %f315;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 16;
	add.s64 	%rd112, %rd112, 4;
	setp.lt.u64 	%p15, %rd112, %rd70;
	@%p15 bra 	$L__BB54_20;

$L__BB54_21:
	ret;

}
	// .globl	_Z22addNaiveSV4U2TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U2TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U2TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U2TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U2TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<316>;
	.reg .b64 	%rd<116>;


	ld.param.u64 	%rd70, [_Z22addNaiveSV4U2TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd71, [_Z22addNaiveSV4U2TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd72, [_Z22addNaiveSV4U2TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd72;
	cvta.to.global.u64 	%rd2, %rd71;
	shr.u64 	%rd3, %rd70, 2;
	shr.u64 	%rd4, %rd70, 3;
	shl.b64 	%rd5, %rd4, 1;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB55_7;

	max.u64 	%rd74, %rd5, 2;
	add.s64 	%rd75, %rd74, -1;
	shr.u64 	%rd6, %rd75, 1;
	add.s64 	%rd76, %rd6, 1;
	and.b64  	%rd7, %rd76, 3;
	setp.lt.u64 	%p2, %rd75, 6;
	mov.u64 	%rd96, 0;
	@%p2 bra 	$L__BB55_4;

	add.s64 	%rd78, %rd7, -1;
	sub.s64 	%rd94, %rd78, %rd6;
	mov.u64 	%rd96, 0;
	mov.u64 	%rd92, %rd2;
	mov.u64 	%rd93, %rd1;

$L__BB55_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd92];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd93];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd93], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd92+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd93+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd93+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd92+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd93+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd93+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd92+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd93+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd93+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd92+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd93+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd93+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd92+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd93+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd93+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd92+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd93+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd93+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd92+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd93+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd93+112], {%f160, %f159, %f158, %f157};
	add.s64 	%rd96, %rd96, 8;
	add.s64 	%rd93, %rd93, 128;
	add.s64 	%rd92, %rd92, 128;
	add.s64 	%rd94, %rd94, 4;
	setp.ne.s64 	%p3, %rd94, 0;
	@%p3 bra 	$L__BB55_3;

$L__BB55_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB55_7;

	shl.b64 	%rd79, %rd96, 4;
	add.s64 	%rd80, %rd79, 16;
	add.s64 	%rd99, %rd2, %rd80;
	add.s64 	%rd98, %rd1, %rd80;
	neg.s64 	%rd97, %rd7;

$L__BB55_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd99+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd98+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd98+-16], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd99];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd98];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd98], {%f200, %f199, %f198, %f197};
	add.s64 	%rd99, %rd99, 32;
	add.s64 	%rd98, %rd98, 32;
	add.s64 	%rd97, %rd97, 1;
	setp.ne.s64 	%p5, %rd97, 0;
	@%p5 bra 	$L__BB55_6;

$L__BB55_7:
	setp.le.u64 	%p6, %rd3, %rd5;
	@%p6 bra 	$L__BB55_14;

	sub.s64 	%rd81, %rd3, %rd5;
	and.b64  	%rd27, %rd81, 3;
	setp.eq.s64 	%p7, %rd27, 0;
	mov.u64 	%rd104, %rd5;
	@%p7 bra 	$L__BB55_11;

	shl.b64 	%rd82, %rd4, 5;
	add.s64 	%rd102, %rd2, %rd82;
	add.s64 	%rd101, %rd1, %rd82;
	neg.s64 	%rd100, %rd27;
	mov.u64 	%rd104, %rd5;

$L__BB55_10:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd102];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd101];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd101], {%f220, %f219, %f218, %f217};
	add.s64 	%rd104, %rd104, 1;
	add.s64 	%rd102, %rd102, 16;
	add.s64 	%rd101, %rd101, 16;
	add.s64 	%rd100, %rd100, 1;
	setp.ne.s64 	%p8, %rd100, 0;
	@%p8 bra 	$L__BB55_10;

$L__BB55_11:
	not.b64 	%rd83, %rd5;
	add.s64 	%rd84, %rd3, %rd83;
	setp.lt.u64 	%p9, %rd84, 3;
	@%p9 bra 	$L__BB55_14;

	shl.b64 	%rd85, %rd104, 4;
	add.s64 	%rd86, %rd85, 32;
	add.s64 	%rd106, %rd1, %rd86;
	add.s64 	%rd105, %rd2, %rd86;

$L__BB55_13:
	ld.global.nc.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd105+-32];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd106+-32];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd106+-32], {%f240, %f239, %f238, %f237};
	ld.global.nc.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd105+-16];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd106+-16];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd106+-16], {%f260, %f259, %f258, %f257};
	ld.global.nc.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd105];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd106];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd106], {%f280, %f279, %f278, %f277};
	ld.global.nc.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd105+16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd106+16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd106+16], {%f300, %f299, %f298, %f297};
	add.s64 	%rd106, %rd106, 64;
	add.s64 	%rd105, %rd105, 64;
	add.s64 	%rd104, %rd104, 4;
	setp.lt.u64 	%p10, %rd104, %rd3;
	@%p10 bra 	$L__BB55_13;

$L__BB55_14:
	and.b64  	%rd48, %rd70, -4;
	setp.ge.u64 	%p11, %rd48, %rd70;
	@%p11 bra 	$L__BB55_21;

	and.b64  	%rd49, %rd70, 3;
	setp.eq.s64 	%p12, %rd49, 0;
	mov.u64 	%rd112, %rd48;
	@%p12 bra 	$L__BB55_18;

	shl.b64 	%rd87, %rd48, 2;
	add.s64 	%rd110, %rd1, %rd87;
	add.s64 	%rd109, %rd2, %rd87;
	neg.s64 	%rd108, %rd49;
	mov.u64 	%rd112, %rd48;

$L__BB55_17:
	.pragma "nounroll";
	ld.global.f32 	%f301, [%rd110];
	ld.global.nc.f32 	%f302, [%rd109];
	add.f32 	%f303, %f302, %f301;
	st.global.f32 	[%rd110], %f303;
	add.s64 	%rd112, %rd112, 1;
	add.s64 	%rd110, %rd110, 4;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 1;
	setp.ne.s64 	%p13, %rd108, 0;
	@%p13 bra 	$L__BB55_17;

$L__BB55_18:
	not.b64 	%rd88, %rd48;
	add.s64 	%rd89, %rd88, %rd70;
	setp.lt.u64 	%p14, %rd89, 3;
	@%p14 bra 	$L__BB55_21;

	shl.b64 	%rd90, %rd112, 2;
	add.s64 	%rd91, %rd90, 8;
	add.s64 	%rd114, %rd1, %rd91;
	add.s64 	%rd113, %rd2, %rd91;

$L__BB55_20:
	ld.global.f32 	%f304, [%rd114+-8];
	ld.global.nc.f32 	%f305, [%rd113+-8];
	add.f32 	%f306, %f305, %f304;
	st.global.f32 	[%rd114+-8], %f306;
	ld.global.f32 	%f307, [%rd114+-4];
	ld.global.nc.f32 	%f308, [%rd113+-4];
	add.f32 	%f309, %f308, %f307;
	st.global.f32 	[%rd114+-4], %f309;
	ld.global.f32 	%f310, [%rd114];
	ld.global.nc.f32 	%f311, [%rd113];
	add.f32 	%f312, %f311, %f310;
	st.global.f32 	[%rd114], %f312;
	ld.global.f32 	%f313, [%rd114+4];
	ld.global.nc.f32 	%f314, [%rd113+4];
	add.f32 	%f315, %f314, %f313;
	st.global.f32 	[%rd114+4], %f315;
	add.s64 	%rd114, %rd114, 16;
	add.s64 	%rd113, %rd113, 16;
	add.s64 	%rd112, %rd112, 4;
	setp.lt.u64 	%p15, %rd112, %rd70;
	@%p15 bra 	$L__BB55_20;

$L__BB55_21:
	ret;

}
	// .globl	_Z22addNaiveIV4U2MC_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U2MC_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<201>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV4U2MC_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB56_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB56_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB56_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd17];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd18];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd18], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd17+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd18+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd18+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd17+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd18+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd18+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd17+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd18+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd18+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd17+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd18+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd18+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd17+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd18+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd18+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd17+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd18+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd18+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd17+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd18+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd18+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 128;
	add.s64 	%rd17, %rd17, 128;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB56_3;

$L__BB56_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB56_7;

	mul.wide.s32 	%rd15, %r18, 16;
	add.s64 	%rd16, %rd15, 16;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB56_6:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd20+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd19+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd19+-16], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd20];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd19];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd19], {%f200, %f199, %f198, %f197};
	add.s64 	%rd20, %rd20, 32;
	add.s64 	%rd19, %rd19, 32;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB56_6;

$L__BB56_7:
	ret;

}
	// .globl	_Z22addNaiveIV4U2MR_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U2MR_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<201>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r11, [_Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd13, [_Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd14, [_Z22addNaiveIV4U2MR_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	setp.lt.s32 	%p1, %r11, 1;
	@%p1 bra 	$L__BB57_7;

	add.s32 	%r13, %r11, -1;
	shr.u32 	%r1, %r13, 1;
	add.s32 	%r14, %r1, 1;
	and.b32  	%r19, %r14, 3;
	setp.lt.u32 	%p2, %r13, 6;
	mov.u32 	%r18, 0;
	@%p2 bra 	$L__BB57_4;

	sub.s32 	%r16, %r1, %r19;
	mov.u32 	%r18, 0;
	mov.u64 	%rd17, %rd2;
	mov.u64 	%rd18, %rd1;

$L__BB57_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd17];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd18];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd18], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd17+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd18+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd18+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd17+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd18+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd18+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd17+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd18+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd18+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd17+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd18+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd18+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd17+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd18+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd18+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd17+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd18+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd18+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd17+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd18+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd18+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r18, %r18, 8;
	add.s64 	%rd18, %rd18, 128;
	add.s64 	%rd17, %rd17, 128;
	add.s32 	%r16, %r16, -4;
	setp.ne.s32 	%p3, %r16, -1;
	@%p3 bra 	$L__BB57_3;

$L__BB57_4:
	setp.eq.s32 	%p4, %r19, 0;
	@%p4 bra 	$L__BB57_7;

	mul.wide.s32 	%rd15, %r18, 16;
	add.s64 	%rd16, %rd15, 16;
	add.s64 	%rd20, %rd2, %rd16;
	add.s64 	%rd19, %rd1, %rd16;

$L__BB57_6:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd20+-16];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd19+-16];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd19+-16], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd20];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd19];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd19], {%f200, %f199, %f198, %f197};
	add.s64 	%rd20, %rd20, 32;
	add.s64 	%rd19, %rd19, 32;
	add.s32 	%r19, %r19, -1;
	setp.ne.s32 	%p5, %r19, 0;
	@%p5 bra 	$L__BB57_6;

$L__BB57_7:
	ret;

}
	// .globl	_Z22addNaiveSV4U2MC_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U2MC_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV4U2MC_kernelyPK6float4PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB58_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB58_2:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd13];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd13], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd14+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd13+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd13+16], {%f40, %f39, %f38, %f37};
	add.s64 	%rd14, %rd14, 32;
	add.s64 	%rd13, %rd13, 32;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB58_2;

$L__BB58_3:
	ret;

}
	// .globl	_Z22addNaiveSV4U2MR_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U2MR_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV4U2MR_kernelyPK6float4PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB59_3;

	cvta.to.global.u64 	%rd14, %rd10;
	cvta.to.global.u64 	%rd13, %rd11;
	mov.u64 	%rd15, 0;

$L__BB59_2:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd13];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd13], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd14+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd13+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd13+16], {%f40, %f39, %f38, %f37};
	add.s64 	%rd14, %rd14, 32;
	add.s64 	%rd13, %rd13, 32;
	add.s64 	%rd15, %rd15, 2;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB59_2;

$L__BB59_3:
	ret;

}
	// .globl	_Z22addNaiveIV4U4TC_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U4TC_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U4TC_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U4TC_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U4TC_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<356>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<54>;


	ld.param.u32 	%r28, [_Z22addNaiveIV4U4TC_kerneliPKfPf_param_0];
	ld.param.u64 	%rd31, [_Z22addNaiveIV4U4TC_kerneliPKfPf_param_1];
	ld.param.u64 	%rd32, [_Z22addNaiveIV4U4TC_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd32;
	cvta.to.global.u64 	%rd2, %rd31;
	shr.s32 	%r1, %r28, 2;
	shr.s32 	%r29, %r28, 31;
	shr.u32 	%r30, %r29, 30;
	add.s32 	%r31, %r1, %r30;
	and.b32  	%r2, %r31, -4;
	setp.lt.s32 	%p1, %r28, 16;
	@%p1 bra 	$L__BB60_6;

	max.s32 	%r33, %r2, 4;
	add.s32 	%r34, %r33, -1;
	shr.u32 	%r3, %r34, 2;
	add.s32 	%r35, %r3, 1;
	and.b32  	%r4, %r35, 1;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u32 	%r43, 0;
	@%p2 bra 	$L__BB60_4;

	sub.s32 	%r41, %r3, %r4;
	mov.u32 	%r43, 0;
	mov.u64 	%rd44, %rd2;
	mov.u64 	%rd45, %rd1;

$L__BB60_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd44];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd45];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd45], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd44+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd45+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd45+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd44+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd45+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd45+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd44+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd45+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd45+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd44+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd45+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd45+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd44+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd45+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd45+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd44+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd45+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd45+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd44+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd45+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd45+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r43, %r43, 8;
	add.s64 	%rd45, %rd45, 128;
	add.s64 	%rd44, %rd44, 128;
	add.s32 	%r41, %r41, -2;
	setp.ne.s32 	%p3, %r41, -1;
	@%p3 bra 	$L__BB60_3;

$L__BB60_4:
	setp.eq.s32 	%p4, %r4, 0;
	@%p4 bra 	$L__BB60_6;

	mul.wide.s32 	%rd33, %r43, 16;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd34];
	add.s64 	%rd35, %rd1, %rd33;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd35];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd35], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd34+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd35+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd35+16], {%f200, %f199, %f198, %f197};
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd34+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd35+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd35+32], {%f220, %f219, %f218, %f217};
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd34+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd35+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd35+48], {%f240, %f239, %f238, %f237};

$L__BB60_6:
	setp.le.s32 	%p5, %r1, %r2;
	@%p5 bra 	$L__BB60_13;

	and.b32  	%r45, %r1, 3;
	setp.eq.s32 	%p6, %r45, 0;
	mov.u32 	%r46, %r2;
	@%p6 bra 	$L__BB60_10;

	mul.wide.s32 	%rd36, %r2, 4;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd47, %rd2, %rd37;
	add.s64 	%rd46, %rd1, %rd37;
	mov.u32 	%r46, %r2;

$L__BB60_9:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd47];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd46];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd46], {%f260, %f259, %f258, %f257};
	add.s32 	%r46, %r46, 1;
	add.s64 	%rd47, %rd47, 16;
	add.s64 	%rd46, %rd46, 16;
	add.s32 	%r45, %r45, -1;
	setp.ne.s32 	%p7, %r45, 0;
	@%p7 bra 	$L__BB60_9;

$L__BB60_10:
	not.b32 	%r37, %r2;
	add.s32 	%r38, %r1, %r37;
	setp.lt.u32 	%p8, %r38, 3;
	@%p8 bra 	$L__BB60_13;

	mul.wide.s32 	%rd38, %r46, 4;
	shl.b64 	%rd39, %rd38, 2;
	add.s64 	%rd40, %rd39, 32;
	add.s64 	%rd49, %rd1, %rd40;
	add.s64 	%rd48, %rd2, %rd40;

$L__BB60_12:
	ld.global.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd48+-32];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd49+-32];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd49+-32], {%f280, %f279, %f278, %f277};
	ld.global.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd48+-16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd49+-16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd49+-16], {%f300, %f299, %f298, %f297};
	ld.global.v4.f32 	{%f301, %f302, %f303, %f304}, [%rd48];
	ld.global.v4.f32 	{%f309, %f310, %f311, %f312}, [%rd49];
	add.f32 	%f317, %f304, %f312;
	add.f32 	%f318, %f303, %f311;
	add.f32 	%f319, %f302, %f310;
	add.f32 	%f320, %f301, %f309;
	st.global.v4.f32 	[%rd49], {%f320, %f319, %f318, %f317};
	ld.global.v4.f32 	{%f321, %f322, %f323, %f324}, [%rd48+16];
	ld.global.v4.f32 	{%f329, %f330, %f331, %f332}, [%rd49+16];
	add.f32 	%f337, %f324, %f332;
	add.f32 	%f338, %f323, %f331;
	add.f32 	%f339, %f322, %f330;
	add.f32 	%f340, %f321, %f329;
	st.global.v4.f32 	[%rd49+16], {%f340, %f339, %f338, %f337};
	add.s64 	%rd49, %rd49, 64;
	add.s64 	%rd48, %rd48, 64;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32 	%p9, %r46, %r1;
	@%p9 bra 	$L__BB60_12;

$L__BB60_13:
	and.b32  	%r19, %r28, -4;
	setp.ge.s32 	%p10, %r19, %r28;
	@%p10 bra 	$L__BB60_20;

	and.b32  	%r49, %r28, 3;
	setp.eq.s32 	%p11, %r49, 0;
	mov.u32 	%r50, %r19;
	@%p11 bra 	$L__BB60_17;

	mul.wide.s32 	%rd41, %r19, 4;
	add.s64 	%rd51, %rd1, %rd41;
	add.s64 	%rd50, %rd2, %rd41;
	mov.u32 	%r50, %r19;

$L__BB60_16:
	.pragma "nounroll";
	ld.global.f32 	%f341, [%rd51];
	ld.global.f32 	%f342, [%rd50];
	add.f32 	%f343, %f342, %f341;
	st.global.f32 	[%rd51], %f343;
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd51, %rd51, 4;
	add.s64 	%rd50, %rd50, 4;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p12, %r49, 0;
	@%p12 bra 	$L__BB60_16;

$L__BB60_17:
	not.b32 	%r39, %r19;
	add.s32 	%r40, %r39, %r28;
	setp.lt.u32 	%p13, %r40, 3;
	@%p13 bra 	$L__BB60_20;

	mul.wide.s32 	%rd42, %r50, 4;
	add.s64 	%rd43, %rd42, 8;
	add.s64 	%rd53, %rd2, %rd43;
	add.s64 	%rd52, %rd1, %rd43;

$L__BB60_19:
	ld.global.f32 	%f344, [%rd52+-8];
	ld.global.f32 	%f345, [%rd53+-8];
	add.f32 	%f346, %f345, %f344;
	st.global.f32 	[%rd52+-8], %f346;
	ld.global.f32 	%f347, [%rd52+-4];
	ld.global.f32 	%f348, [%rd53+-4];
	add.f32 	%f349, %f348, %f347;
	st.global.f32 	[%rd52+-4], %f349;
	ld.global.f32 	%f350, [%rd52];
	ld.global.f32 	%f351, [%rd53];
	add.f32 	%f352, %f351, %f350;
	st.global.f32 	[%rd52], %f352;
	ld.global.f32 	%f353, [%rd52+4];
	ld.global.f32 	%f354, [%rd53+4];
	add.f32 	%f355, %f354, %f353;
	st.global.f32 	[%rd52+4], %f355;
	add.s64 	%rd53, %rd53, 16;
	add.s64 	%rd52, %rd52, 16;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p14, %r50, %r28;
	@%p14 bra 	$L__BB60_19;

$L__BB60_20:
	ret;

}
	// .globl	_Z22addNaiveIV4U4TR_kerneliPKfPf
.visible .entry _Z22addNaiveIV4U4TR_kerneliPKfPf(
	.param .u32 _Z22addNaiveIV4U4TR_kerneliPKfPf_param_0,
	.param .u64 _Z22addNaiveIV4U4TR_kerneliPKfPf_param_1,
	.param .u64 _Z22addNaiveIV4U4TR_kerneliPKfPf_param_2
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<356>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<54>;


	ld.param.u32 	%r28, [_Z22addNaiveIV4U4TR_kerneliPKfPf_param_0];
	ld.param.u64 	%rd31, [_Z22addNaiveIV4U4TR_kerneliPKfPf_param_1];
	ld.param.u64 	%rd32, [_Z22addNaiveIV4U4TR_kerneliPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd32;
	cvta.to.global.u64 	%rd2, %rd31;
	shr.s32 	%r1, %r28, 2;
	shr.s32 	%r29, %r28, 31;
	shr.u32 	%r30, %r29, 30;
	add.s32 	%r31, %r1, %r30;
	and.b32  	%r2, %r31, -4;
	setp.lt.s32 	%p1, %r28, 16;
	@%p1 bra 	$L__BB61_6;

	max.s32 	%r33, %r2, 4;
	add.s32 	%r34, %r33, -1;
	shr.u32 	%r3, %r34, 2;
	add.s32 	%r35, %r3, 1;
	and.b32  	%r4, %r35, 1;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u32 	%r43, 0;
	@%p2 bra 	$L__BB61_4;

	sub.s32 	%r41, %r3, %r4;
	mov.u32 	%r43, 0;
	mov.u64 	%rd44, %rd2;
	mov.u64 	%rd45, %rd1;

$L__BB61_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd44];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd45];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd45], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd44+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd45+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd45+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd44+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd45+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd45+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd44+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd45+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd45+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd44+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd45+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd45+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd44+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd45+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd45+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd44+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd45+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd45+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd44+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd45+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd45+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r43, %r43, 8;
	add.s64 	%rd45, %rd45, 128;
	add.s64 	%rd44, %rd44, 128;
	add.s32 	%r41, %r41, -2;
	setp.ne.s32 	%p3, %r41, -1;
	@%p3 bra 	$L__BB61_3;

$L__BB61_4:
	setp.eq.s32 	%p4, %r4, 0;
	@%p4 bra 	$L__BB61_6;

	mul.wide.s32 	%rd33, %r43, 16;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd34];
	add.s64 	%rd35, %rd1, %rd33;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd35];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd35], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd34+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd35+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd35+16], {%f200, %f199, %f198, %f197};
	ld.global.nc.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd34+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd35+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd35+32], {%f220, %f219, %f218, %f217};
	ld.global.nc.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd34+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd35+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd35+48], {%f240, %f239, %f238, %f237};

$L__BB61_6:
	setp.le.s32 	%p5, %r1, %r2;
	@%p5 bra 	$L__BB61_13;

	and.b32  	%r45, %r1, 3;
	setp.eq.s32 	%p6, %r45, 0;
	mov.u32 	%r46, %r2;
	@%p6 bra 	$L__BB61_10;

	mul.wide.s32 	%rd36, %r2, 4;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd47, %rd2, %rd37;
	add.s64 	%rd46, %rd1, %rd37;
	mov.u32 	%r46, %r2;

$L__BB61_9:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd47];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd46];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd46], {%f260, %f259, %f258, %f257};
	add.s32 	%r46, %r46, 1;
	add.s64 	%rd47, %rd47, 16;
	add.s64 	%rd46, %rd46, 16;
	add.s32 	%r45, %r45, -1;
	setp.ne.s32 	%p7, %r45, 0;
	@%p7 bra 	$L__BB61_9;

$L__BB61_10:
	not.b32 	%r37, %r2;
	add.s32 	%r38, %r1, %r37;
	setp.lt.u32 	%p8, %r38, 3;
	@%p8 bra 	$L__BB61_13;

	mul.wide.s32 	%rd38, %r46, 4;
	shl.b64 	%rd39, %rd38, 2;
	add.s64 	%rd40, %rd39, 32;
	add.s64 	%rd49, %rd1, %rd40;
	add.s64 	%rd48, %rd2, %rd40;

$L__BB61_12:
	ld.global.nc.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd48+-32];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd49+-32];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd49+-32], {%f280, %f279, %f278, %f277};
	ld.global.nc.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd48+-16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd49+-16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd49+-16], {%f300, %f299, %f298, %f297};
	ld.global.nc.v4.f32 	{%f301, %f302, %f303, %f304}, [%rd48];
	ld.global.v4.f32 	{%f309, %f310, %f311, %f312}, [%rd49];
	add.f32 	%f317, %f304, %f312;
	add.f32 	%f318, %f303, %f311;
	add.f32 	%f319, %f302, %f310;
	add.f32 	%f320, %f301, %f309;
	st.global.v4.f32 	[%rd49], {%f320, %f319, %f318, %f317};
	ld.global.nc.v4.f32 	{%f321, %f322, %f323, %f324}, [%rd48+16];
	ld.global.v4.f32 	{%f329, %f330, %f331, %f332}, [%rd49+16];
	add.f32 	%f337, %f324, %f332;
	add.f32 	%f338, %f323, %f331;
	add.f32 	%f339, %f322, %f330;
	add.f32 	%f340, %f321, %f329;
	st.global.v4.f32 	[%rd49+16], {%f340, %f339, %f338, %f337};
	add.s64 	%rd49, %rd49, 64;
	add.s64 	%rd48, %rd48, 64;
	add.s32 	%r46, %r46, 4;
	setp.lt.s32 	%p9, %r46, %r1;
	@%p9 bra 	$L__BB61_12;

$L__BB61_13:
	and.b32  	%r19, %r28, -4;
	setp.ge.s32 	%p10, %r19, %r28;
	@%p10 bra 	$L__BB61_20;

	and.b32  	%r49, %r28, 3;
	setp.eq.s32 	%p11, %r49, 0;
	mov.u32 	%r50, %r19;
	@%p11 bra 	$L__BB61_17;

	mul.wide.s32 	%rd41, %r19, 4;
	add.s64 	%rd51, %rd1, %rd41;
	add.s64 	%rd50, %rd2, %rd41;
	mov.u32 	%r50, %r19;

$L__BB61_16:
	.pragma "nounroll";
	ld.global.f32 	%f341, [%rd51];
	ld.global.nc.f32 	%f342, [%rd50];
	add.f32 	%f343, %f342, %f341;
	st.global.f32 	[%rd51], %f343;
	add.s32 	%r50, %r50, 1;
	add.s64 	%rd51, %rd51, 4;
	add.s64 	%rd50, %rd50, 4;
	add.s32 	%r49, %r49, -1;
	setp.ne.s32 	%p12, %r49, 0;
	@%p12 bra 	$L__BB61_16;

$L__BB61_17:
	not.b32 	%r39, %r19;
	add.s32 	%r40, %r39, %r28;
	setp.lt.u32 	%p13, %r40, 3;
	@%p13 bra 	$L__BB61_20;

	mul.wide.s32 	%rd42, %r50, 4;
	add.s64 	%rd43, %rd42, 8;
	add.s64 	%rd53, %rd2, %rd43;
	add.s64 	%rd52, %rd1, %rd43;

$L__BB61_19:
	ld.global.f32 	%f344, [%rd52+-8];
	ld.global.nc.f32 	%f345, [%rd53+-8];
	add.f32 	%f346, %f345, %f344;
	st.global.f32 	[%rd52+-8], %f346;
	ld.global.f32 	%f347, [%rd52+-4];
	ld.global.nc.f32 	%f348, [%rd53+-4];
	add.f32 	%f349, %f348, %f347;
	st.global.f32 	[%rd52+-4], %f349;
	ld.global.f32 	%f350, [%rd52];
	ld.global.nc.f32 	%f351, [%rd53];
	add.f32 	%f352, %f351, %f350;
	st.global.f32 	[%rd52], %f352;
	ld.global.f32 	%f353, [%rd52+4];
	ld.global.nc.f32 	%f354, [%rd53+4];
	add.f32 	%f355, %f354, %f353;
	st.global.f32 	[%rd52+4], %f355;
	add.s64 	%rd53, %rd53, 16;
	add.s64 	%rd52, %rd52, 16;
	add.s32 	%r50, %r50, 4;
	setp.lt.s32 	%p14, %r50, %r28;
	@%p14 bra 	$L__BB61_19;

$L__BB61_20:
	ret;

}
	// .globl	_Z22addNaiveSV4U4TC_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U4TC_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U4TC_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U4TC_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U4TC_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<356>;
	.reg .b64 	%rd<104>;


	ld.param.u64 	%rd61, [_Z22addNaiveSV4U4TC_kernelyPKfPf_param_0];
	ld.param.u64 	%rd62, [_Z22addNaiveSV4U4TC_kernelyPKfPf_param_1];
	ld.param.u64 	%rd63, [_Z22addNaiveSV4U4TC_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd63;
	cvta.to.global.u64 	%rd2, %rd62;
	shr.u64 	%rd3, %rd61, 2;
	shr.u64 	%rd4, %rd61, 4;
	shl.b64 	%rd5, %rd4, 2;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB62_6;

	max.u64 	%rd65, %rd5, 4;
	add.s64 	%rd66, %rd65, -1;
	shr.u64 	%rd6, %rd66, 2;
	add.s64 	%rd67, %rd6, 1;
	and.b64  	%rd7, %rd67, 1;
	setp.eq.s64 	%p2, %rd6, 0;
	mov.u64 	%rd87, 0;
	@%p2 bra 	$L__BB62_4;

	add.s64 	%rd69, %rd7, -1;
	sub.s64 	%rd85, %rd69, %rd6;
	mov.u64 	%rd87, 0;
	mov.u64 	%rd83, %rd2;
	mov.u64 	%rd84, %rd1;

$L__BB62_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd83];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd84];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd84], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd83+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd84+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd84+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd83+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd84+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd84+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd83+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd84+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd84+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd83+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd84+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd84+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd83+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd84+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd84+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd83+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd84+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd84+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd83+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd84+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd84+112], {%f160, %f159, %f158, %f157};
	add.s64 	%rd87, %rd87, 8;
	add.s64 	%rd84, %rd84, 128;
	add.s64 	%rd83, %rd83, 128;
	add.s64 	%rd85, %rd85, 2;
	setp.ne.s64 	%p3, %rd85, 0;
	@%p3 bra 	$L__BB62_3;

$L__BB62_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB62_6;

	shl.b64 	%rd70, %rd87, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd71];
	add.s64 	%rd72, %rd1, %rd70;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd72];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd72], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd71+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd72+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd72+16], {%f200, %f199, %f198, %f197};
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd71+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd72+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd72+32], {%f220, %f219, %f218, %f217};
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd71+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd72+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd72+48], {%f240, %f239, %f238, %f237};

$L__BB62_6:
	setp.le.u64 	%p5, %rd3, %rd5;
	@%p5 bra 	$L__BB62_13;

	and.b64  	%rd18, %rd3, 3;
	setp.eq.s64 	%p6, %rd18, 0;
	mov.u64 	%rd92, %rd5;
	@%p6 bra 	$L__BB62_10;

	shl.b64 	%rd73, %rd4, 6;
	add.s64 	%rd90, %rd2, %rd73;
	add.s64 	%rd89, %rd1, %rd73;
	neg.s64 	%rd88, %rd18;
	mov.u64 	%rd92, %rd5;

$L__BB62_9:
	.pragma "nounroll";
	ld.global.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd90];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd89];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd89], {%f260, %f259, %f258, %f257};
	add.s64 	%rd92, %rd92, 1;
	add.s64 	%rd90, %rd90, 16;
	add.s64 	%rd89, %rd89, 16;
	add.s64 	%rd88, %rd88, 1;
	setp.ne.s64 	%p7, %rd88, 0;
	@%p7 bra 	$L__BB62_9;

$L__BB62_10:
	not.b64 	%rd74, %rd5;
	add.s64 	%rd75, %rd3, %rd74;
	setp.lt.u64 	%p8, %rd75, 3;
	@%p8 bra 	$L__BB62_13;

	shl.b64 	%rd76, %rd92, 4;
	add.s64 	%rd77, %rd76, 32;
	add.s64 	%rd94, %rd1, %rd77;
	add.s64 	%rd93, %rd2, %rd77;

$L__BB62_12:
	ld.global.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd93+-32];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd94+-32];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd94+-32], {%f280, %f279, %f278, %f277};
	ld.global.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd93+-16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd94+-16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd94+-16], {%f300, %f299, %f298, %f297};
	ld.global.v4.f32 	{%f301, %f302, %f303, %f304}, [%rd93];
	ld.global.v4.f32 	{%f309, %f310, %f311, %f312}, [%rd94];
	add.f32 	%f317, %f304, %f312;
	add.f32 	%f318, %f303, %f311;
	add.f32 	%f319, %f302, %f310;
	add.f32 	%f320, %f301, %f309;
	st.global.v4.f32 	[%rd94], {%f320, %f319, %f318, %f317};
	ld.global.v4.f32 	{%f321, %f322, %f323, %f324}, [%rd93+16];
	ld.global.v4.f32 	{%f329, %f330, %f331, %f332}, [%rd94+16];
	add.f32 	%f337, %f324, %f332;
	add.f32 	%f338, %f323, %f331;
	add.f32 	%f339, %f322, %f330;
	add.f32 	%f340, %f321, %f329;
	st.global.v4.f32 	[%rd94+16], {%f340, %f339, %f338, %f337};
	add.s64 	%rd94, %rd94, 64;
	add.s64 	%rd93, %rd93, 64;
	add.s64 	%rd92, %rd92, 4;
	setp.lt.u64 	%p9, %rd92, %rd3;
	@%p9 bra 	$L__BB62_12;

$L__BB62_13:
	and.b64  	%rd39, %rd61, -4;
	setp.ge.u64 	%p10, %rd39, %rd61;
	@%p10 bra 	$L__BB62_20;

	and.b64  	%rd40, %rd61, 3;
	setp.eq.s64 	%p11, %rd40, 0;
	mov.u64 	%rd100, %rd39;
	@%p11 bra 	$L__BB62_17;

	shl.b64 	%rd78, %rd39, 2;
	add.s64 	%rd98, %rd1, %rd78;
	add.s64 	%rd97, %rd2, %rd78;
	neg.s64 	%rd96, %rd40;
	mov.u64 	%rd100, %rd39;

$L__BB62_16:
	.pragma "nounroll";
	ld.global.f32 	%f341, [%rd98];
	ld.global.f32 	%f342, [%rd97];
	add.f32 	%f343, %f342, %f341;
	st.global.f32 	[%rd98], %f343;
	add.s64 	%rd100, %rd100, 1;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 4;
	add.s64 	%rd96, %rd96, 1;
	setp.ne.s64 	%p12, %rd96, 0;
	@%p12 bra 	$L__BB62_16;

$L__BB62_17:
	not.b64 	%rd79, %rd39;
	add.s64 	%rd80, %rd79, %rd61;
	setp.lt.u64 	%p13, %rd80, 3;
	@%p13 bra 	$L__BB62_20;

	shl.b64 	%rd81, %rd100, 2;
	add.s64 	%rd82, %rd81, 8;
	add.s64 	%rd102, %rd1, %rd82;
	add.s64 	%rd101, %rd2, %rd82;

$L__BB62_19:
	ld.global.f32 	%f344, [%rd102+-8];
	ld.global.f32 	%f345, [%rd101+-8];
	add.f32 	%f346, %f345, %f344;
	st.global.f32 	[%rd102+-8], %f346;
	ld.global.f32 	%f347, [%rd102+-4];
	ld.global.f32 	%f348, [%rd101+-4];
	add.f32 	%f349, %f348, %f347;
	st.global.f32 	[%rd102+-4], %f349;
	ld.global.f32 	%f350, [%rd102];
	ld.global.f32 	%f351, [%rd101];
	add.f32 	%f352, %f351, %f350;
	st.global.f32 	[%rd102], %f352;
	ld.global.f32 	%f353, [%rd102+4];
	ld.global.f32 	%f354, [%rd101+4];
	add.f32 	%f355, %f354, %f353;
	st.global.f32 	[%rd102+4], %f355;
	add.s64 	%rd102, %rd102, 16;
	add.s64 	%rd101, %rd101, 16;
	add.s64 	%rd100, %rd100, 4;
	setp.lt.u64 	%p14, %rd100, %rd61;
	@%p14 bra 	$L__BB62_19;

$L__BB62_20:
	ret;

}
	// .globl	_Z22addNaiveSV4U4TR_kernelyPKfPf
.visible .entry _Z22addNaiveSV4U4TR_kernelyPKfPf(
	.param .u64 _Z22addNaiveSV4U4TR_kernelyPKfPf_param_0,
	.param .u64 _Z22addNaiveSV4U4TR_kernelyPKfPf_param_1,
	.param .u64 _Z22addNaiveSV4U4TR_kernelyPKfPf_param_2
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<356>;
	.reg .b64 	%rd<104>;


	ld.param.u64 	%rd61, [_Z22addNaiveSV4U4TR_kernelyPKfPf_param_0];
	ld.param.u64 	%rd62, [_Z22addNaiveSV4U4TR_kernelyPKfPf_param_1];
	ld.param.u64 	%rd63, [_Z22addNaiveSV4U4TR_kernelyPKfPf_param_2];
	cvta.to.global.u64 	%rd1, %rd63;
	cvta.to.global.u64 	%rd2, %rd62;
	shr.u64 	%rd3, %rd61, 2;
	shr.u64 	%rd4, %rd61, 4;
	shl.b64 	%rd5, %rd4, 2;
	setp.eq.s64 	%p1, %rd4, 0;
	@%p1 bra 	$L__BB63_6;

	max.u64 	%rd65, %rd5, 4;
	add.s64 	%rd66, %rd65, -1;
	shr.u64 	%rd6, %rd66, 2;
	add.s64 	%rd67, %rd6, 1;
	and.b64  	%rd7, %rd67, 1;
	setp.eq.s64 	%p2, %rd6, 0;
	mov.u64 	%rd87, 0;
	@%p2 bra 	$L__BB63_4;

	add.s64 	%rd69, %rd7, -1;
	sub.s64 	%rd85, %rd69, %rd6;
	mov.u64 	%rd87, 0;
	mov.u64 	%rd83, %rd2;
	mov.u64 	%rd84, %rd1;

$L__BB63_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd83];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd84];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd84], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd83+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd84+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd84+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd83+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd84+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd84+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd83+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd84+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd84+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd83+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd84+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd84+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd83+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd84+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd84+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd83+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd84+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd84+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd83+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd84+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd84+112], {%f160, %f159, %f158, %f157};
	add.s64 	%rd87, %rd87, 8;
	add.s64 	%rd84, %rd84, 128;
	add.s64 	%rd83, %rd83, 128;
	add.s64 	%rd85, %rd85, 2;
	setp.ne.s64 	%p3, %rd85, 0;
	@%p3 bra 	$L__BB63_3;

$L__BB63_4:
	setp.eq.s64 	%p4, %rd7, 0;
	@%p4 bra 	$L__BB63_6;

	shl.b64 	%rd70, %rd87, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd71];
	add.s64 	%rd72, %rd1, %rd70;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd72];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd72], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd71+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd72+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd72+16], {%f200, %f199, %f198, %f197};
	ld.global.nc.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd71+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd72+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd72+32], {%f220, %f219, %f218, %f217};
	ld.global.nc.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd71+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd72+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd72+48], {%f240, %f239, %f238, %f237};

$L__BB63_6:
	setp.le.u64 	%p5, %rd3, %rd5;
	@%p5 bra 	$L__BB63_13;

	and.b64  	%rd18, %rd3, 3;
	setp.eq.s64 	%p6, %rd18, 0;
	mov.u64 	%rd92, %rd5;
	@%p6 bra 	$L__BB63_10;

	shl.b64 	%rd73, %rd4, 6;
	add.s64 	%rd90, %rd2, %rd73;
	add.s64 	%rd89, %rd1, %rd73;
	neg.s64 	%rd88, %rd18;
	mov.u64 	%rd92, %rd5;

$L__BB63_9:
	.pragma "nounroll";
	ld.global.nc.v4.f32 	{%f241, %f242, %f243, %f244}, [%rd90];
	ld.global.v4.f32 	{%f249, %f250, %f251, %f252}, [%rd89];
	add.f32 	%f257, %f244, %f252;
	add.f32 	%f258, %f243, %f251;
	add.f32 	%f259, %f242, %f250;
	add.f32 	%f260, %f241, %f249;
	st.global.v4.f32 	[%rd89], {%f260, %f259, %f258, %f257};
	add.s64 	%rd92, %rd92, 1;
	add.s64 	%rd90, %rd90, 16;
	add.s64 	%rd89, %rd89, 16;
	add.s64 	%rd88, %rd88, 1;
	setp.ne.s64 	%p7, %rd88, 0;
	@%p7 bra 	$L__BB63_9;

$L__BB63_10:
	not.b64 	%rd74, %rd5;
	add.s64 	%rd75, %rd3, %rd74;
	setp.lt.u64 	%p8, %rd75, 3;
	@%p8 bra 	$L__BB63_13;

	shl.b64 	%rd76, %rd92, 4;
	add.s64 	%rd77, %rd76, 32;
	add.s64 	%rd94, %rd1, %rd77;
	add.s64 	%rd93, %rd2, %rd77;

$L__BB63_12:
	ld.global.nc.v4.f32 	{%f261, %f262, %f263, %f264}, [%rd93+-32];
	ld.global.v4.f32 	{%f269, %f270, %f271, %f272}, [%rd94+-32];
	add.f32 	%f277, %f264, %f272;
	add.f32 	%f278, %f263, %f271;
	add.f32 	%f279, %f262, %f270;
	add.f32 	%f280, %f261, %f269;
	st.global.v4.f32 	[%rd94+-32], {%f280, %f279, %f278, %f277};
	ld.global.nc.v4.f32 	{%f281, %f282, %f283, %f284}, [%rd93+-16];
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd94+-16];
	add.f32 	%f297, %f284, %f292;
	add.f32 	%f298, %f283, %f291;
	add.f32 	%f299, %f282, %f290;
	add.f32 	%f300, %f281, %f289;
	st.global.v4.f32 	[%rd94+-16], {%f300, %f299, %f298, %f297};
	ld.global.nc.v4.f32 	{%f301, %f302, %f303, %f304}, [%rd93];
	ld.global.v4.f32 	{%f309, %f310, %f311, %f312}, [%rd94];
	add.f32 	%f317, %f304, %f312;
	add.f32 	%f318, %f303, %f311;
	add.f32 	%f319, %f302, %f310;
	add.f32 	%f320, %f301, %f309;
	st.global.v4.f32 	[%rd94], {%f320, %f319, %f318, %f317};
	ld.global.nc.v4.f32 	{%f321, %f322, %f323, %f324}, [%rd93+16];
	ld.global.v4.f32 	{%f329, %f330, %f331, %f332}, [%rd94+16];
	add.f32 	%f337, %f324, %f332;
	add.f32 	%f338, %f323, %f331;
	add.f32 	%f339, %f322, %f330;
	add.f32 	%f340, %f321, %f329;
	st.global.v4.f32 	[%rd94+16], {%f340, %f339, %f338, %f337};
	add.s64 	%rd94, %rd94, 64;
	add.s64 	%rd93, %rd93, 64;
	add.s64 	%rd92, %rd92, 4;
	setp.lt.u64 	%p9, %rd92, %rd3;
	@%p9 bra 	$L__BB63_12;

$L__BB63_13:
	and.b64  	%rd39, %rd61, -4;
	setp.ge.u64 	%p10, %rd39, %rd61;
	@%p10 bra 	$L__BB63_20;

	and.b64  	%rd40, %rd61, 3;
	setp.eq.s64 	%p11, %rd40, 0;
	mov.u64 	%rd100, %rd39;
	@%p11 bra 	$L__BB63_17;

	shl.b64 	%rd78, %rd39, 2;
	add.s64 	%rd98, %rd1, %rd78;
	add.s64 	%rd97, %rd2, %rd78;
	neg.s64 	%rd96, %rd40;
	mov.u64 	%rd100, %rd39;

$L__BB63_16:
	.pragma "nounroll";
	ld.global.f32 	%f341, [%rd98];
	ld.global.nc.f32 	%f342, [%rd97];
	add.f32 	%f343, %f342, %f341;
	st.global.f32 	[%rd98], %f343;
	add.s64 	%rd100, %rd100, 1;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 4;
	add.s64 	%rd96, %rd96, 1;
	setp.ne.s64 	%p12, %rd96, 0;
	@%p12 bra 	$L__BB63_16;

$L__BB63_17:
	not.b64 	%rd79, %rd39;
	add.s64 	%rd80, %rd79, %rd61;
	setp.lt.u64 	%p13, %rd80, 3;
	@%p13 bra 	$L__BB63_20;

	shl.b64 	%rd81, %rd100, 2;
	add.s64 	%rd82, %rd81, 8;
	add.s64 	%rd102, %rd1, %rd82;
	add.s64 	%rd101, %rd2, %rd82;

$L__BB63_19:
	ld.global.f32 	%f344, [%rd102+-8];
	ld.global.nc.f32 	%f345, [%rd101+-8];
	add.f32 	%f346, %f345, %f344;
	st.global.f32 	[%rd102+-8], %f346;
	ld.global.f32 	%f347, [%rd102+-4];
	ld.global.nc.f32 	%f348, [%rd101+-4];
	add.f32 	%f349, %f348, %f347;
	st.global.f32 	[%rd102+-4], %f349;
	ld.global.f32 	%f350, [%rd102];
	ld.global.nc.f32 	%f351, [%rd101];
	add.f32 	%f352, %f351, %f350;
	st.global.f32 	[%rd102], %f352;
	ld.global.f32 	%f353, [%rd102+4];
	ld.global.nc.f32 	%f354, [%rd101+4];
	add.f32 	%f355, %f354, %f353;
	st.global.f32 	[%rd102+4], %f355;
	add.s64 	%rd102, %rd102, 16;
	add.s64 	%rd101, %rd101, 16;
	add.s64 	%rd100, %rd100, 4;
	setp.lt.u64 	%p14, %rd100, %rd61;
	@%p14 bra 	$L__BB63_19;

$L__BB63_20:
	ret;

}
	// .globl	_Z22addNaiveIV4U4MC_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U4MC_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<241>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r9, [_Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd7, [_Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd8, [_Z22addNaiveIV4U4MC_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	setp.lt.s32 	%p1, %r9, 1;
	@%p1 bra 	$L__BB64_6;

	add.s32 	%r11, %r9, -1;
	shr.u32 	%r1, %r11, 2;
	add.s32 	%r12, %r1, 1;
	and.b32  	%r2, %r12, 1;
	setp.eq.s32 	%p2, %r1, 0;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB64_4;

	sub.s32 	%r14, %r1, %r2;
	mov.u32 	%r16, 0;
	mov.u64 	%rd12, %rd2;
	mov.u64 	%rd13, %rd1;

$L__BB64_3:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd13];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd13], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd12+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd13+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd13+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd12+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd13+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd13+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd12+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd13+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd13+48], {%f80, %f79, %f78, %f77};
	ld.global.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd12+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd13+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd13+64], {%f100, %f99, %f98, %f97};
	ld.global.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd12+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd13+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd13+80], {%f120, %f119, %f118, %f117};
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd12+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd13+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd13+96], {%f140, %f139, %f138, %f137};
	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd12+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd13+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd13+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r16, %r16, 8;
	add.s64 	%rd13, %rd13, 128;
	add.s64 	%rd12, %rd12, 128;
	add.s32 	%r14, %r14, -2;
	setp.ne.s32 	%p3, %r14, -1;
	@%p3 bra 	$L__BB64_3;

$L__BB64_4:
	setp.eq.s32 	%p4, %r2, 0;
	@%p4 bra 	$L__BB64_6;

	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd10];
	add.s64 	%rd11, %rd1, %rd9;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd11];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd11], {%f180, %f179, %f178, %f177};
	ld.global.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd10+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd11+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd11+16], {%f200, %f199, %f198, %f197};
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd10+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd11+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd11+32], {%f220, %f219, %f218, %f217};
	ld.global.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd10+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd11+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd11+48], {%f240, %f239, %f238, %f237};

$L__BB64_6:
	ret;

}
	// .globl	_Z22addNaiveIV4U4MR_kerneliPK6float4PS_
.visible .entry _Z22addNaiveIV4U4MR_kerneliPK6float4PS_(
	.param .u32 _Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_0,
	.param .u64 _Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_1,
	.param .u64 _Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<241>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r9, [_Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_0];
	ld.param.u64 	%rd7, [_Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_1];
	ld.param.u64 	%rd8, [_Z22addNaiveIV4U4MR_kerneliPK6float4PS__param_2];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	setp.lt.s32 	%p1, %r9, 1;
	@%p1 bra 	$L__BB65_6;

	add.s32 	%r11, %r9, -1;
	shr.u32 	%r1, %r11, 2;
	add.s32 	%r12, %r1, 1;
	and.b32  	%r2, %r12, 1;
	setp.eq.s32 	%p2, %r1, 0;
	mov.u32 	%r16, 0;
	@%p2 bra 	$L__BB65_4;

	sub.s32 	%r14, %r1, %r2;
	mov.u32 	%r16, 0;
	mov.u64 	%rd12, %rd2;
	mov.u64 	%rd13, %rd1;

$L__BB65_3:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd13];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd13], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd12+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd13+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd13+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd12+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd13+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd13+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd12+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd13+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd13+48], {%f80, %f79, %f78, %f77};
	ld.global.nc.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd12+64];
	ld.global.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd13+64];
	add.f32 	%f97, %f84, %f92;
	add.f32 	%f98, %f83, %f91;
	add.f32 	%f99, %f82, %f90;
	add.f32 	%f100, %f81, %f89;
	st.global.v4.f32 	[%rd13+64], {%f100, %f99, %f98, %f97};
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd12+80];
	ld.global.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd13+80];
	add.f32 	%f117, %f104, %f112;
	add.f32 	%f118, %f103, %f111;
	add.f32 	%f119, %f102, %f110;
	add.f32 	%f120, %f101, %f109;
	st.global.v4.f32 	[%rd13+80], {%f120, %f119, %f118, %f117};
	ld.global.nc.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd12+96];
	ld.global.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd13+96];
	add.f32 	%f137, %f124, %f132;
	add.f32 	%f138, %f123, %f131;
	add.f32 	%f139, %f122, %f130;
	add.f32 	%f140, %f121, %f129;
	st.global.v4.f32 	[%rd13+96], {%f140, %f139, %f138, %f137};
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd12+112];
	ld.global.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd13+112];
	add.f32 	%f157, %f144, %f152;
	add.f32 	%f158, %f143, %f151;
	add.f32 	%f159, %f142, %f150;
	add.f32 	%f160, %f141, %f149;
	st.global.v4.f32 	[%rd13+112], {%f160, %f159, %f158, %f157};
	add.s32 	%r16, %r16, 8;
	add.s64 	%rd13, %rd13, 128;
	add.s64 	%rd12, %rd12, 128;
	add.s32 	%r14, %r14, -2;
	setp.ne.s32 	%p3, %r14, -1;
	@%p3 bra 	$L__BB65_3;

$L__BB65_4:
	setp.eq.s32 	%p4, %r2, 0;
	@%p4 bra 	$L__BB65_6;

	mul.wide.s32 	%rd9, %r16, 16;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.nc.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd10];
	add.s64 	%rd11, %rd1, %rd9;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd11];
	add.f32 	%f177, %f164, %f172;
	add.f32 	%f178, %f163, %f171;
	add.f32 	%f179, %f162, %f170;
	add.f32 	%f180, %f161, %f169;
	st.global.v4.f32 	[%rd11], {%f180, %f179, %f178, %f177};
	ld.global.nc.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd10+16];
	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd11+16];
	add.f32 	%f197, %f184, %f192;
	add.f32 	%f198, %f183, %f191;
	add.f32 	%f199, %f182, %f190;
	add.f32 	%f200, %f181, %f189;
	st.global.v4.f32 	[%rd11+16], {%f200, %f199, %f198, %f197};
	ld.global.nc.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd10+32];
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd11+32];
	add.f32 	%f217, %f204, %f212;
	add.f32 	%f218, %f203, %f211;
	add.f32 	%f219, %f202, %f210;
	add.f32 	%f220, %f201, %f209;
	st.global.v4.f32 	[%rd11+32], {%f220, %f219, %f218, %f217};
	ld.global.nc.v4.f32 	{%f221, %f222, %f223, %f224}, [%rd10+48];
	ld.global.v4.f32 	{%f229, %f230, %f231, %f232}, [%rd11+48];
	add.f32 	%f237, %f224, %f232;
	add.f32 	%f238, %f223, %f231;
	add.f32 	%f239, %f222, %f230;
	add.f32 	%f240, %f221, %f229;
	st.global.v4.f32 	[%rd11+48], {%f240, %f239, %f238, %f237};

$L__BB65_6:
	ret;

}
	// .globl	_Z22addNaiveSV4U4MC_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U4MC_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<81>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV4U4MC_kernelyPK6float4PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB66_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB66_2:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd13];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd14];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd14], {%f20, %f19, %f18, %f17};
	ld.global.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd13+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd14+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd14+16], {%f40, %f39, %f38, %f37};
	ld.global.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd13+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd14+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd14+32], {%f60, %f59, %f58, %f57};
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd13+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd14+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd14+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd14, %rd14, 64;
	add.s64 	%rd13, %rd13, 64;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB66_2;

$L__BB66_3:
	ret;

}
	// .globl	_Z22addNaiveSV4U4MR_kernelyPK6float4PS_
.visible .entry _Z22addNaiveSV4U4MR_kernelyPK6float4PS_(
	.param .u64 _Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_0,
	.param .u64 _Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_1,
	.param .u64 _Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<81>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd9, [_Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_0];
	ld.param.u64 	%rd10, [_Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_1];
	ld.param.u64 	%rd11, [_Z22addNaiveSV4U4MR_kernelyPK6float4PS__param_2];
	setp.eq.s64 	%p1, %rd9, 0;
	@%p1 bra 	$L__BB67_3;

	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd11;
	mov.u64 	%rd15, 0;

$L__BB67_2:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd13];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd14];
	add.f32 	%f17, %f4, %f12;
	add.f32 	%f18, %f3, %f11;
	add.f32 	%f19, %f2, %f10;
	add.f32 	%f20, %f1, %f9;
	st.global.v4.f32 	[%rd14], {%f20, %f19, %f18, %f17};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd13+16];
	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd14+16];
	add.f32 	%f37, %f24, %f32;
	add.f32 	%f38, %f23, %f31;
	add.f32 	%f39, %f22, %f30;
	add.f32 	%f40, %f21, %f29;
	st.global.v4.f32 	[%rd14+16], {%f40, %f39, %f38, %f37};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd13+32];
	ld.global.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd14+32];
	add.f32 	%f57, %f44, %f52;
	add.f32 	%f58, %f43, %f51;
	add.f32 	%f59, %f42, %f50;
	add.f32 	%f60, %f41, %f49;
	st.global.v4.f32 	[%rd14+32], {%f60, %f59, %f58, %f57};
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd13+48];
	ld.global.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd14+48];
	add.f32 	%f77, %f64, %f72;
	add.f32 	%f78, %f63, %f71;
	add.f32 	%f79, %f62, %f70;
	add.f32 	%f80, %f61, %f69;
	st.global.v4.f32 	[%rd14+48], {%f80, %f79, %f78, %f77};
	add.s64 	%rd14, %rd14, 64;
	add.s64 	%rd13, %rd13, 64;
	add.s64 	%rd15, %rd15, 4;
	setp.lt.u64 	%p2, %rd15, %rd9;
	@%p2 bra 	$L__BB67_2;

$L__BB67_3:
	ret;

}