-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue May 12 16:56:31 2020
-- Host        : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/localization-hls/Hardware/HLS/HLS_CircleFilter_Minized/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Block_proc is
  port (
    start_once_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Block_proc : entity is "Block_proc";
end bd_0_hls_inst_0_Block_proc;

architecture STRUCTURE of bd_0_hls_inst_0_Block_proc is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_CvtColor is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    CvtColor_U0_p_src_cols_V_read : out STD_LOGIC;
    ce : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_3_cols_V_c17_empty_n : in STD_LOGIC;
    img_3_rows_V_c16_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    start_for_CvtColor_U0_empty_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    img_3_data_stream_0_empty_n : in STD_LOGIC;
    img_4_data_stream_1_full_n : in STD_LOGIC;
    img_4_data_stream_2_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_src_rows_V_read_reg_239_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_CvtColor : entity is "CvtColor";
end bd_0_hls_inst_0_CvtColor;

architecture STRUCTURE of bd_0_hls_inst_0_CvtColor is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cvtcolor_u0_p_src_cols_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[3]_i_2__2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm3_carry_i_1_n_1 : STD_LOGIC;
  signal ap_NS_fsm3_carry_i_2_n_1 : STD_LOGIC;
  signal ap_NS_fsm3_carry_i_3_n_1 : STD_LOGIC;
  signal ap_NS_fsm3_carry_i_4_n_1 : STD_LOGIC;
  signal ap_NS_fsm3_carry_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal i_0_i_reg_182 : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[0]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[1]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[2]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[3]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[4]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[5]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[6]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[7]\ : STD_LOGIC;
  signal \i_0_i_reg_182_reg_n_1_[8]\ : STD_LOGIC;
  signal i_fu_213_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_248 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_248[8]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_1_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_2_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_3_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_4_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_5_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_i_6_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_n_3 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p20_carry_n_4 : STD_LOGIC;
  signal icmp_ln1968_fu_223_p2 : STD_LOGIC;
  signal icmp_ln1968_reg_253 : STD_LOGIC;
  signal icmp_ln1968_reg_2530 : STD_LOGIC;
  signal \icmp_ln1968_reg_253[0]_i_1_n_1\ : STD_LOGIC;
  signal j_0_i_reg_193 : STD_LOGIC;
  signal j_0_i_reg_1930 : STD_LOGIC;
  signal \j_0_i_reg_193[0]_i_1_n_1\ : STD_LOGIC;
  signal \j_0_i_reg_193[9]_i_4_n_1\ : STD_LOGIC;
  signal j_0_i_reg_193_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal j_fu_228_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_src_cols_V_read_reg_234 : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal p_src_rows_V_read_reg_239 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_1\ : STD_LOGIC;
  signal NLW_ap_NS_fsm3_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ap_NS_fsm3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1967_fu_208_p20_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1967_fu_208_p20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair82";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i_reg_248[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_reg_248[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_reg_248[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_reg_248[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_reg_248[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_reg_248[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \icmp_ln1968_reg_253[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \j_0_i_reg_193[9]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair79";
begin
  CO(0) <= \^co\(0);
  CvtColor_U0_p_src_cols_V_read <= \^cvtcolor_u0_p_src_cols_v_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln1968_reg_253,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ce
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => img_3_cols_V_c17_empty_n,
      I3 => img_3_rows_V_c16_empty_n,
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^cvtcolor_u0_p_src_cols_v_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I4 => icmp_ln1968_fu_223_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I3 => icmp_ln1968_fu_223_p2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => icmp_ln1968_reg_253,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => img_4_data_stream_0_full_n,
      I3 => img_3_data_stream_0_empty_n,
      I4 => img_4_data_stream_1_full_n,
      I5 => img_4_data_stream_2_full_n,
      O => \ap_CS_fsm[3]_i_2__2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
ap_NS_fsm3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ap_NS_fsm3_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => icmp_ln1968_fu_223_p2,
      CO(0) => ap_NS_fsm3_carry_n_4,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ap_NS_fsm3_carry_i_1_n_1,
      DI(0) => ap_NS_fsm3_carry_i_2_n_1,
      O(3 downto 0) => NLW_ap_NS_fsm3_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ap_NS_fsm3_carry_i_3_n_1,
      S(0) => ap_NS_fsm3_carry_i_4_n_1
    );
ap_NS_fsm3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_src_cols_V_read_reg_234(9),
      I1 => j_0_i_reg_193_reg(9),
      O => ap_NS_fsm3_carry_i_1_n_1
    );
ap_NS_fsm3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_src_cols_V_read_reg_234(7),
      I1 => j_0_i_reg_193_reg(7),
      O => ap_NS_fsm3_carry_i_2_n_1
    );
ap_NS_fsm3_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_src_cols_V_read_reg_234(9),
      I1 => j_0_i_reg_193_reg(9),
      I2 => j_0_i_reg_193_reg(8),
      O => ap_NS_fsm3_carry_i_3_n_1
    );
ap_NS_fsm3_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_src_cols_V_read_reg_234(7),
      I1 => j_0_i_reg_193_reg(7),
      I2 => j_0_i_reg_193_reg(6),
      O => ap_NS_fsm3_carry_i_4_n_1
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0000000"
    )
        port map (
      I0 => icmp_ln1968_reg_2530,
      I1 => icmp_ln1968_fu_223_p2,
      I2 => ap_rst_n,
      I3 => \^q\(1),
      I4 => \^co\(0),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_1\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__2_n_1\,
      O => icmp_ln1968_reg_2530
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_1\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C0C000050000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ap_rst_n,
      I5 => icmp_ln1968_fu_223_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_1\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_1\,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
\i_0_i_reg_182[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cvtcolor_u0_p_src_cols_v_read\,
      I1 => ap_CS_fsm_state5,
      O => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(0),
      Q => \i_0_i_reg_182_reg_n_1_[0]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(1),
      Q => \i_0_i_reg_182_reg_n_1_[1]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(2),
      Q => \i_0_i_reg_182_reg_n_1_[2]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(3),
      Q => \i_0_i_reg_182_reg_n_1_[3]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(4),
      Q => \i_0_i_reg_182_reg_n_1_[4]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(5),
      Q => \i_0_i_reg_182_reg_n_1_[5]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(6),
      Q => \i_0_i_reg_182_reg_n_1_[6]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(7),
      Q => \i_0_i_reg_182_reg_n_1_[7]\,
      R => i_0_i_reg_182
    );
\i_0_i_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_248(8),
      Q => \i_0_i_reg_182_reg_n_1_[8]\,
      R => i_0_i_reg_182
    );
\i_reg_248[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[0]\,
      O => i_fu_213_p2(0)
    );
\i_reg_248[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[0]\,
      I1 => \i_0_i_reg_182_reg_n_1_[1]\,
      O => i_fu_213_p2(1)
    );
\i_reg_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[2]\,
      I1 => \i_0_i_reg_182_reg_n_1_[1]\,
      I2 => \i_0_i_reg_182_reg_n_1_[0]\,
      O => i_fu_213_p2(2)
    );
\i_reg_248[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[3]\,
      I1 => \i_0_i_reg_182_reg_n_1_[0]\,
      I2 => \i_0_i_reg_182_reg_n_1_[1]\,
      I3 => \i_0_i_reg_182_reg_n_1_[2]\,
      O => i_fu_213_p2(3)
    );
\i_reg_248[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[4]\,
      I1 => \i_0_i_reg_182_reg_n_1_[2]\,
      I2 => \i_0_i_reg_182_reg_n_1_[1]\,
      I3 => \i_0_i_reg_182_reg_n_1_[0]\,
      I4 => \i_0_i_reg_182_reg_n_1_[3]\,
      O => i_fu_213_p2(4)
    );
\i_reg_248[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[5]\,
      I1 => \i_0_i_reg_182_reg_n_1_[3]\,
      I2 => \i_0_i_reg_182_reg_n_1_[0]\,
      I3 => \i_0_i_reg_182_reg_n_1_[1]\,
      I4 => \i_0_i_reg_182_reg_n_1_[2]\,
      I5 => \i_0_i_reg_182_reg_n_1_[4]\,
      O => i_fu_213_p2(5)
    );
\i_reg_248[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[6]\,
      I1 => \i_reg_248[8]_i_2_n_1\,
      O => i_fu_213_p2(6)
    );
\i_reg_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[7]\,
      I1 => \i_reg_248[8]_i_2_n_1\,
      I2 => \i_0_i_reg_182_reg_n_1_[6]\,
      O => i_fu_213_p2(7)
    );
\i_reg_248[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[8]\,
      I1 => \i_0_i_reg_182_reg_n_1_[6]\,
      I2 => \i_reg_248[8]_i_2_n_1\,
      I3 => \i_0_i_reg_182_reg_n_1_[7]\,
      O => i_fu_213_p2(8)
    );
\i_reg_248[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[5]\,
      I1 => \i_0_i_reg_182_reg_n_1_[3]\,
      I2 => \i_0_i_reg_182_reg_n_1_[0]\,
      I3 => \i_0_i_reg_182_reg_n_1_[1]\,
      I4 => \i_0_i_reg_182_reg_n_1_[2]\,
      I5 => \i_0_i_reg_182_reg_n_1_[4]\,
      O => \i_reg_248[8]_i_2_n_1\
    );
\i_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(0),
      Q => i_reg_248(0),
      R => '0'
    );
\i_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(1),
      Q => i_reg_248(1),
      R => '0'
    );
\i_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(2),
      Q => i_reg_248(2),
      R => '0'
    );
\i_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(3),
      Q => i_reg_248(3),
      R => '0'
    );
\i_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(4),
      Q => i_reg_248(4),
      R => '0'
    );
\i_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(5),
      Q => i_reg_248(5),
      R => '0'
    );
\i_reg_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(6),
      Q => i_reg_248(6),
      R => '0'
    );
\i_reg_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(7),
      Q => i_reg_248(7),
      R => '0'
    );
\i_reg_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_213_p2(8),
      Q => i_reg_248(8),
      R => '0'
    );
icmp_ln1967_fu_208_p20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln1967_fu_208_p20_carry_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => icmp_ln1967_fu_208_p20_carry_n_3,
      CO(0) => icmp_ln1967_fu_208_p20_carry_n_4,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln1967_fu_208_p20_carry_i_1_n_1,
      DI(1) => icmp_ln1967_fu_208_p20_carry_i_2_n_1,
      DI(0) => icmp_ln1967_fu_208_p20_carry_i_3_n_1,
      O(3 downto 0) => NLW_icmp_ln1967_fu_208_p20_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln1967_fu_208_p20_carry_i_4_n_1,
      S(1) => icmp_ln1967_fu_208_p20_carry_i_5_n_1,
      S(0) => icmp_ln1967_fu_208_p20_carry_i_6_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_239(8),
      I1 => \i_0_i_reg_182_reg_n_1_[8]\,
      O => icmp_ln1967_fu_208_p20_carry_i_1_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_239(7),
      I1 => \i_0_i_reg_182_reg_n_1_[7]\,
      I2 => p_src_rows_V_read_reg_239(6),
      I3 => \i_0_i_reg_182_reg_n_1_[6]\,
      O => icmp_ln1967_fu_208_p20_carry_i_2_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_239(5),
      I1 => \i_0_i_reg_182_reg_n_1_[5]\,
      O => icmp_ln1967_fu_208_p20_carry_i_3_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_src_rows_V_read_reg_239(8),
      I1 => \i_0_i_reg_182_reg_n_1_[8]\,
      O => icmp_ln1967_fu_208_p20_carry_i_4_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[7]\,
      I1 => p_src_rows_V_read_reg_239(7),
      I2 => \i_0_i_reg_182_reg_n_1_[6]\,
      I3 => p_src_rows_V_read_reg_239(6),
      O => icmp_ln1967_fu_208_p20_carry_i_5_n_1
    );
icmp_ln1967_fu_208_p20_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_0_i_reg_182_reg_n_1_[5]\,
      I1 => p_src_rows_V_read_reg_239(5),
      I2 => \i_0_i_reg_182_reg_n_1_[4]\,
      O => icmp_ln1967_fu_208_p20_carry_i_6_n_1
    );
\icmp_ln1968_reg_253[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1968_fu_223_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I3 => icmp_ln1968_reg_253,
      O => \icmp_ln1968_reg_253[0]_i_1_n_1\
    );
\icmp_ln1968_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1968_reg_253[0]_i_1_n_1\,
      Q => icmp_ln1968_reg_253,
      R => '0'
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => start_for_CvtColor_U0_empty_n,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => internal_empty_n_reg
    );
\j_0_i_reg_193[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_0_i_reg_193_reg(0),
      O => \j_0_i_reg_193[0]_i_1_n_1\
    );
\j_0_i_reg_193[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_0_i_reg_193_reg(1),
      I1 => j_0_i_reg_193_reg(0),
      O => j_fu_228_p2(1)
    );
\j_0_i_reg_193[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_0_i_reg_193_reg(2),
      I1 => j_0_i_reg_193_reg(0),
      I2 => j_0_i_reg_193_reg(1),
      O => j_fu_228_p2(2)
    );
\j_0_i_reg_193[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_0_i_reg_193_reg(3),
      I1 => j_0_i_reg_193_reg(1),
      I2 => j_0_i_reg_193_reg(0),
      I3 => j_0_i_reg_193_reg(2),
      O => j_fu_228_p2(3)
    );
\j_0_i_reg_193[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_0_i_reg_193_reg(4),
      I1 => j_0_i_reg_193_reg(2),
      I2 => j_0_i_reg_193_reg(0),
      I3 => j_0_i_reg_193_reg(1),
      I4 => j_0_i_reg_193_reg(3),
      O => j_fu_228_p2(4)
    );
\j_0_i_reg_193[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_0_i_reg_193_reg(5),
      I1 => j_0_i_reg_193_reg(3),
      I2 => j_0_i_reg_193_reg(1),
      I3 => j_0_i_reg_193_reg(0),
      I4 => j_0_i_reg_193_reg(2),
      I5 => j_0_i_reg_193_reg(4),
      O => j_fu_228_p2(5)
    );
\j_0_i_reg_193[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_0_i_reg_193_reg(6),
      I1 => \j_0_i_reg_193[9]_i_4_n_1\,
      O => j_fu_228_p2(6)
    );
\j_0_i_reg_193[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_0_i_reg_193_reg(7),
      I1 => \j_0_i_reg_193[9]_i_4_n_1\,
      I2 => j_0_i_reg_193_reg(6),
      O => j_fu_228_p2(7)
    );
\j_0_i_reg_193[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_0_i_reg_193_reg(8),
      I1 => j_0_i_reg_193_reg(6),
      I2 => \j_0_i_reg_193[9]_i_4_n_1\,
      I3 => j_0_i_reg_193_reg(7),
      O => j_fu_228_p2(8)
    );
\j_0_i_reg_193[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln1968_fu_223_p2,
      I4 => \^q\(1),
      I5 => \^co\(0),
      O => j_0_i_reg_193
    );
\j_0_i_reg_193[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln1968_fu_223_p2,
      O => j_0_i_reg_1930
    );
\j_0_i_reg_193[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_0_i_reg_193_reg(9),
      I1 => j_0_i_reg_193_reg(7),
      I2 => \j_0_i_reg_193[9]_i_4_n_1\,
      I3 => j_0_i_reg_193_reg(6),
      I4 => j_0_i_reg_193_reg(8),
      O => j_fu_228_p2(9)
    );
\j_0_i_reg_193[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_0_i_reg_193_reg(5),
      I1 => j_0_i_reg_193_reg(3),
      I2 => j_0_i_reg_193_reg(1),
      I3 => j_0_i_reg_193_reg(0),
      I4 => j_0_i_reg_193_reg(2),
      I5 => j_0_i_reg_193_reg(4),
      O => \j_0_i_reg_193[9]_i_4_n_1\
    );
\j_0_i_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => \j_0_i_reg_193[0]_i_1_n_1\,
      Q => j_0_i_reg_193_reg(0),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(1),
      Q => j_0_i_reg_193_reg(1),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(2),
      Q => j_0_i_reg_193_reg(2),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(3),
      Q => j_0_i_reg_193_reg(3),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(4),
      Q => j_0_i_reg_193_reg(4),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(5),
      Q => j_0_i_reg_193_reg(5),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(6),
      Q => j_0_i_reg_193_reg(6),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(7),
      Q => j_0_i_reg_193_reg(7),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(8),
      Q => j_0_i_reg_193_reg(8),
      R => j_0_i_reg_193
    );
\j_0_i_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_1930,
      D => j_fu_228_p2(9),
      Q => j_0_i_reg_193_reg(9),
      R => j_0_i_reg_193
    );
\p_src_cols_V_read_reg_234[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => start_for_CvtColor_U0_empty_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => img_3_rows_V_c16_empty_n,
      I5 => img_3_cols_V_c17_empty_n,
      O => \^cvtcolor_u0_p_src_cols_v_read\
    );
\p_src_cols_V_read_reg_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => D(0),
      Q => p_src_cols_V_read_reg_234(7),
      R => '0'
    );
\p_src_cols_V_read_reg_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => D(1),
      Q => p_src_cols_V_read_reg_234(9),
      R => '0'
    );
\p_src_rows_V_read_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => \p_src_rows_V_read_reg_239_reg[8]_0\(0),
      Q => p_src_rows_V_read_reg_239(5),
      R => '0'
    );
\p_src_rows_V_read_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => \p_src_rows_V_read_reg_239_reg[8]_0\(1),
      Q => p_src_rows_V_read_reg_239(6),
      R => '0'
    );
\p_src_rows_V_read_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => \p_src_rows_V_read_reg_239_reg[8]_0\(2),
      Q => p_src_rows_V_read_reg_239(7),
      R => '0'
    );
\p_src_rows_V_read_reg_239_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_cols_v_read\,
      D => \p_src_rows_V_read_reg_239_reg[8]_0\(3),
      Q => p_src_rows_V_read_reg_239(8),
      R => '0'
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0B0B0"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \^start_once_reg\,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      I4 => start_for_CvtColor_U0_empty_n,
      O => \start_once_reg_i_1__2_n_1\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_1\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram is
  port (
    we1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter7_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln887_reg_2291_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[7]\ : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[2]\ : out STD_LOGIC;
    \icmp_ln899_1_reg_2317_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_1_reg_2317_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[2]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[2]_0\ : out STD_LOGIC;
    din4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln493_1_reg_2326_reg[2]_1\ : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[2]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \k_buf_0_val_6_addr_reg_2399_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \k_buf_0_val_6_addr_reg_2399_reg[0]_0\ : in STD_LOGIC;
    or_ln457_reg_2374 : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    and_ln118_reg_2360_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln887_reg_2291 : in STD_LOGIC;
    p : in STD_LOGIC;
    and_ln512_reg_2383_pp0_iter6_reg : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    \tmp_9_reg_2428_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2428_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[7]_1\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    tmp_9_reg_2428 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1948_p2_0 : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    grp_fu_1948_p2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln703_2_reg_2508_reg_0 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_2 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_3 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[2]_0\ : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_4 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_5 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    p_14 : in STD_LOGIC;
    grp_fu_1948_p2_2 : in STD_LOGIC;
    p_15 : in STD_LOGIC;
    p_16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram : entity is "Filter2D_k_buf_0_eOg_ram";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter7_reg\ : STD_LOGIC;
  signal \^din4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^icmp_ln887_reg_2291_reg[0]\ : STD_LOGIC;
  signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_i_10_n_1 : STD_LOGIC;
  signal \p_i_11__0_n_1\ : STD_LOGIC;
  signal \p_i_12__0_n_1\ : STD_LOGIC;
  signal \p_i_13__0_n_1\ : STD_LOGIC;
  signal \p_i_14__0_n_1\ : STD_LOGIC;
  signal \p_i_16__0_n_1\ : STD_LOGIC;
  signal \p_i_17__0_n_1\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal ram_reg_i_1_n_1 : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1\ : STD_LOGIC;
  signal \^we1\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_266[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_282[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[6]_i_1\ : label is "soft_lutpair119";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
  WEA(0) <= \^wea\(0);
  WEBWE(0) <= \^webwe\(0);
  ap_enable_reg_pp0_iter7_reg <= \^ap_enable_reg_pp0_iter7_reg\;
  din4(3 downto 0) <= \^din4\(3 downto 0);
  \icmp_ln887_reg_2291_reg[0]\ <= \^icmp_ln887_reg_2291_reg[0]\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  we1 <= \^we1\;
p_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => p_3(1),
      I2 => p_0,
      I3 => p_3(0),
      I4 => p_1,
      O => p_i_10_n_1
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => icmp_ln887_reg_2291,
      I1 => ram_reg_5,
      I2 => and_ln118_reg_2360,
      I3 => \k_buf_0_val_6_addr_reg_2399_reg[0]_0\,
      O => \^icmp_ln887_reg_2291_reg[0]\
    );
\p_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => p_3(1),
      I2 => p_4,
      I3 => p_3(0),
      I4 => p_5,
      O => \p_i_11__0_n_1\
    );
\p_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => p_3(1),
      I2 => p_6,
      I3 => p_3(0),
      I4 => p_7,
      O => \p_i_12__0_n_1\
    );
\p_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => p_3(1),
      I2 => p_8,
      I3 => p_3(0),
      I4 => p_9,
      O => \p_i_13__0_n_1\
    );
\p_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(3),
      I1 => p_3(1),
      I2 => p_10,
      I3 => p_3(0),
      I4 => p_11,
      O => \p_i_14__0_n_1\
    );
\p_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(1),
      I1 => p_3(1),
      I2 => p_13,
      I3 => p_3(0),
      I4 => p_14,
      O => \p_i_16__0_n_1\
    );
\p_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(0),
      I1 => p_3(1),
      I2 => p_15,
      I3 => p_3(0),
      I4 => p_16,
      O => \p_i_17__0_n_1\
    );
\p_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => p,
      I1 => and_ln512_reg_2383_pp0_iter6_reg,
      I2 => img_2_data_stream_0_full_n,
      I3 => img_1_data_stream_0_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^icmp_ln887_reg_2291_reg[0]\,
      O => \^ap_enable_reg_pp0_iter7_reg\
    );
\p_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_i_10_n_1,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(7),
      O => \icmp_ln899_1_reg_2317_reg[0]\(7)
    );
\p_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_11__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(6),
      O => \icmp_ln899_1_reg_2317_reg[0]\(6)
    );
\p_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_12__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(5),
      O => \icmp_ln899_1_reg_2317_reg[0]\(5)
    );
\p_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_13__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(4),
      O => \icmp_ln899_1_reg_2317_reg[0]\(4)
    );
\p_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_14__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(3),
      O => \icmp_ln899_1_reg_2317_reg[0]\(3)
    );
\p_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din4\(2),
      I1 => p_3(1),
      I2 => p_12,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p_2(2),
      O => \icmp_ln899_1_reg_2317_reg[0]\(2)
    );
\p_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_16__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(1),
      O => \icmp_ln899_1_reg_2317_reg[0]\(1)
    );
\p_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_i_17__0_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => p_2(0),
      O => \icmp_ln899_1_reg_2317_reg[0]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => Q(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DOADO(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => k_buf_0_val_9_q0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_i_1_n_1,
      ENBWREN => \^we1\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \^wea\(0),
      I1 => \k_buf_0_val_6_addr_reg_2399_reg[0]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^ap_enable_reg_pp0_iter7_reg\,
      I4 => \k_buf_0_val_6_addr_reg_2399_reg[0]_0\,
      I5 => or_ln457_reg_2374,
      O => ram_reg_i_1_n_1
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => and_ln118_reg_2360,
      I1 => \^e\(0),
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => ap_enable_reg_pp0_iter1,
      O => \^wea\(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter7_reg\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => and_ln118_reg_2360_pp0_iter1_reg,
      I3 => ram_reg_5,
      I4 => icmp_ln887_reg_2291,
      O => \^we1\
    );
ram_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter7_reg\,
      O => \^webwe\(0)
    );
\right_border_buf_0_4_fu_266[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(0),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(0),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(0),
      O => \^d\(0)
    );
\right_border_buf_0_4_fu_266[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(1),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(1),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(1),
      O => \^d\(1)
    );
\right_border_buf_0_4_fu_266[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(2),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(2),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(2),
      O => \^d\(2)
    );
\right_border_buf_0_4_fu_266[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(3),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(3),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(3),
      O => \^d\(3)
    );
\right_border_buf_0_4_fu_266[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(4),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(4),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(4),
      O => \^d\(4)
    );
\right_border_buf_0_4_fu_266[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(5),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(5),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(5),
      O => \^d\(5)
    );
\right_border_buf_0_4_fu_266[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(6),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(6),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(6),
      O => \^d\(6)
    );
\right_border_buf_0_4_fu_266[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_4_fu_266_reg[7]_0\(7),
      I1 => \right_border_buf_0_4_fu_266_reg[7]_1\,
      I2 => k_buf_0_val_9_q0(7),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_9_reg_2428(7),
      O => \^d\(7)
    );
\right_border_buf_0_8_fu_282[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(0),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(0),
      O => \^din4\(0)
    );
\right_border_buf_0_8_fu_282[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(1),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(1),
      O => \^din4\(1)
    );
\right_border_buf_0_8_fu_282[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(2),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(2),
      O => \^din4\(2)
    );
\right_border_buf_0_8_fu_282[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(3),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(3),
      O => \^din4\(3)
    );
\right_border_buf_0_8_fu_282[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(4),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(4),
      O => \^ram_reg_3\
    );
\right_border_buf_0_8_fu_282[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(5),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(5),
      O => \^ram_reg_2\
    );
\right_border_buf_0_8_fu_282[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(6),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(6),
      O => \^ram_reg_1\
    );
\right_border_buf_0_8_fu_282[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(7),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_9_reg_2428(7),
      O => \^ram_reg_0\
    );
\src_kernel_win_0_va_20_reg_2433[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(0),
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_15,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_16,
      O => \xor_ln493_1_reg_2326_reg[2]_2\
    );
\src_kernel_win_0_va_20_reg_2433[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(1),
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_13,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_14,
      O => \xor_ln493_1_reg_2326_reg[2]_1\
    );
\src_kernel_win_0_va_20_reg_2433[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din4\(2),
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[2]_0\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \src_kernel_win_0_va_20_reg_2433_reg[6]\(0),
      O => \icmp_ln899_1_reg_2317_reg[0]_0\(0)
    );
\src_kernel_win_0_va_20_reg_2433[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(3),
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_10,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_11,
      O => \xor_ln493_1_reg_2326_reg[2]_0\
    );
\src_kernel_win_0_va_20_reg_2433[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[6]\(1),
      O => \icmp_ln899_1_reg_2317_reg[0]_0\(1)
    );
\src_kernel_win_0_va_20_reg_2433[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_8,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_9,
      O => \src_kernel_win_0_va_20_reg_2433[4]_i_2_n_1\
    );
\src_kernel_win_0_va_20_reg_2433[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[6]\(2),
      O => \icmp_ln899_1_reg_2317_reg[0]_0\(2)
    );
\src_kernel_win_0_va_20_reg_2433[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_6,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_7,
      O => \src_kernel_win_0_va_20_reg_2433[5]_i_2_n_1\
    );
\src_kernel_win_0_va_20_reg_2433[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1\,
      I1 => icmp_ln899_1_reg_2317,
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[6]\(3),
      O => \icmp_ln899_1_reg_2317_reg[0]_0\(3)
    );
\src_kernel_win_0_va_20_reg_2433[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_4,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_5,
      O => \src_kernel_win_0_va_20_reg_2433[6]_i_2_n_1\
    );
\src_kernel_win_0_va_20_reg_2433[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1),
      I2 => p_0,
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I4 => p_1,
      O => \xor_ln493_1_reg_2326_reg[2]\
    );
\src_kernel_win_0_va_21_reg_2439[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din4\(1),
      I1 => mul_ln703_2_reg_2508_reg(0),
      I2 => mul_ln703_2_reg_2508_reg_5,
      I3 => icmp_ln899_1_reg_2317,
      I4 => mul_ln703_2_reg_2508_reg_1(0),
      O => \xor_ln493_2_reg_2331_reg[2]\(0)
    );
\src_kernel_win_0_va_21_reg_2439[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din4\(2),
      I1 => mul_ln703_2_reg_2508_reg(0),
      I2 => mul_ln703_2_reg_2508_reg_4,
      I3 => icmp_ln899_1_reg_2317,
      I4 => mul_ln703_2_reg_2508_reg_1(1),
      O => \xor_ln493_2_reg_2331_reg[2]\(1)
    );
\src_kernel_win_0_va_21_reg_2439[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => mul_ln703_2_reg_2508_reg(0),
      I2 => mul_ln703_2_reg_2508_reg_3,
      I3 => icmp_ln899_1_reg_2317,
      I4 => mul_ln703_2_reg_2508_reg_1(2),
      O => \xor_ln493_2_reg_2331_reg[2]\(2)
    );
\src_kernel_win_0_va_21_reg_2439[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => mul_ln703_2_reg_2508_reg(0),
      I2 => mul_ln703_2_reg_2508_reg_2,
      I3 => icmp_ln899_1_reg_2317,
      I4 => mul_ln703_2_reg_2508_reg_1(3),
      O => \xor_ln493_2_reg_2331_reg[2]\(3)
    );
\src_kernel_win_0_va_21_reg_2439[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => mul_ln703_2_reg_2508_reg(0),
      I2 => mul_ln703_2_reg_2508_reg_0,
      I3 => icmp_ln899_1_reg_2317,
      I4 => mul_ln703_2_reg_2508_reg_1(4),
      O => \xor_ln493_2_reg_2331_reg[2]\(4)
    );
\src_kernel_win_0_va_23_reg_2451[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din4\(0),
      I1 => grp_fu_1948_p2(0),
      I2 => grp_fu_1948_p2_2,
      I3 => icmp_ln899_1_reg_2317,
      I4 => grp_fu_1948_p2_1(0),
      O => \xor_ln493_4_reg_2341_reg[2]\(0)
    );
\src_kernel_win_0_va_23_reg_2451[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => grp_fu_1948_p2(0),
      I2 => grp_fu_1948_p2_0,
      I3 => icmp_ln899_1_reg_2317,
      I4 => grp_fu_1948_p2_1(1),
      O => \xor_ln493_4_reg_2341_reg[2]\(1)
    );
\tmp_9_reg_2428[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_9_reg_2428_reg[7]\(0),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(0),
      O => \right_border_buf_0_4_fu_266_reg[0]\
    );
\tmp_9_reg_2428[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tmp_9_reg_2428_reg[7]\(1),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(1),
      O => \right_border_buf_0_4_fu_266_reg[1]\
    );
\tmp_9_reg_2428[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_9_reg_2428_reg[7]\(2),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(2),
      O => \right_border_buf_0_4_fu_266_reg[2]\
    );
\tmp_9_reg_2428[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tmp_9_reg_2428_reg[7]\(3),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(3),
      O => \right_border_buf_0_4_fu_266_reg[3]\
    );
\tmp_9_reg_2428[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_9_reg_2428_reg[7]\(4),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(4),
      O => \right_border_buf_0_4_fu_266_reg[4]\
    );
\tmp_9_reg_2428[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tmp_9_reg_2428_reg[7]\(5),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(5),
      O => \right_border_buf_0_4_fu_266_reg[5]\
    );
\tmp_9_reg_2428[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_9_reg_2428_reg[7]\(6),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(6),
      O => \right_border_buf_0_4_fu_266_reg[6]\
    );
\tmp_9_reg_2428[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tmp_9_reg_2428_reg[7]\(7),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_9_reg_2428_reg[7]_0\(7),
      O => \right_border_buf_0_4_fu_266_reg[7]\
    );
\xor_ln493_reg_2392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter7_reg\,
      I1 => \k_buf_0_val_6_addr_reg_2399_reg[0]\(0),
      I2 => \k_buf_0_val_6_addr_reg_2399_reg[0]_0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_28 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_13_fu_302_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[7]\ : out STD_LOGIC;
    \xor_ln493_5_reg_2346_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_2_reg_2331_reg[1]\ : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[2]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_0\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_1\ : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[1]\ : out STD_LOGIC;
    \xor_ln493_3_reg_2336_reg[1]\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_2\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[0]\ : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln118_reg_2360 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    \tmp_8_reg_2417_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_8_reg_2417_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[7]_1\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    tmp_8_reg_2417 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    din4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    xor_ln493_2_reg_2331 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_1948_p2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_1948_p2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_1948_p2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    grp_fu_1948_p2_3 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_8 : in STD_LOGIC;
    grp_fu_1948_p2_4 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_28 : entity is "Filter2D_k_buf_0_eOg_ram";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_28;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_28 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ce0\ : STD_LOGIC;
  signal p_i_22_n_1 : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \right_border_buf_0_13_fu_302[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_306[7]_i_1\ : label is "soft_lutpair103";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
  ce0 <= \^ce0\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1(7 downto 0) <= \^ram_reg_1\(7 downto 0);
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
\p_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => p(0),
      I2 => p_11,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p(1),
      I5 => din4(0),
      O => \xor_ln493_5_reg_2346_reg[1]\(0)
    );
p_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => tmp_8_reg_2417(7),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(7),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_1,
      O => \^ram_reg_0\
    );
p_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => tmp_8_reg_2417(6),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(6),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_2,
      O => ram_reg_2
    );
\p_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => p_i_22_n_1,
      I1 => xor_ln493_3_reg_2336(1),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => grp_fu_1948_p2_0(0),
      I4 => grp_fu_1948_p2_1(0),
      O => \xor_ln493_3_reg_2336_reg[1]\
    );
p_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => tmp_8_reg_2417(5),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(5),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_4,
      O => \^ram_reg_3\
    );
p_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => tmp_8_reg_2417(4),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(4),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_5,
      O => ram_reg_4
    );
p_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => tmp_8_reg_2417(3),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(3),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_6,
      O => ram_reg_5
    );
p_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => tmp_8_reg_2417(2),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(2),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_8,
      O => p_i_22_n_1
    );
p_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => tmp_8_reg_2417(1),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(1),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_10,
      O => \^ram_reg_6\
    );
p_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => tmp_8_reg_2417(0),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_8(0),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_12,
      O => \^ram_reg_7\
    );
\p_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8FF0000D800"
    )
        port map (
      I0 => p(0),
      I1 => \^ram_reg_0\,
      I2 => p_0,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p(1),
      I5 => din4(7),
      O => \xor_ln493_5_reg_2346_reg[1]\(4)
    );
\p_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => p(0),
      I2 => p_3,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p(1),
      I5 => din4(5),
      O => \xor_ln493_5_reg_2346_reg[1]\(3)
    );
\p_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8BFF00008B00"
    )
        port map (
      I0 => p_i_22_n_1,
      I1 => p(0),
      I2 => p_7,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p(1),
      I5 => din4(2),
      O => \xor_ln493_5_reg_2346_reg[1]\(2)
    );
\p_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => p(0),
      I2 => p_9,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p(1),
      I5 => din4(1),
      O => \xor_ln493_5_reg_2346_reg[1]\(1)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => Q(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => ram_reg_8(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^ce0\,
      ENBWREN => we1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram_reg_11(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => ram_reg_12,
      O => \^ce0\
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => and_ln118_reg_2360,
      I1 => E(0),
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ap_enable_reg_pp0_iter1,
      O => \^wea\(0)
    );
\right_border_buf_0_13_fu_302[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(0),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(0),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(0),
      O => \^d\(0)
    );
\right_border_buf_0_13_fu_302[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(1),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(1),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(1),
      O => \^d\(1)
    );
\right_border_buf_0_13_fu_302[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(2),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(2),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(2),
      O => \^d\(2)
    );
\right_border_buf_0_13_fu_302[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(3),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(3),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(3),
      O => \^d\(3)
    );
\right_border_buf_0_13_fu_302[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(4),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(4),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(4),
      O => \^d\(4)
    );
\right_border_buf_0_13_fu_302[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(5),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(5),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(5),
      O => \^d\(5)
    );
\right_border_buf_0_13_fu_302[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(6),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(6),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(6),
      O => \^d\(6)
    );
\right_border_buf_0_13_fu_302[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \right_border_buf_0_13_fu_302_reg[7]_0\(7),
      I1 => \right_border_buf_0_13_fu_302_reg[7]_1\,
      I2 => \^doado\(7),
      I3 => or_ln457_reg_2374_pp0_iter1_reg,
      I4 => tmp_8_reg_2417(7),
      O => \^d\(7)
    );
\right_border_buf_0_14_fu_306[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(0),
      O => \^ram_reg_1\(0)
    );
\right_border_buf_0_14_fu_306[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(1),
      O => \^ram_reg_1\(1)
    );
\right_border_buf_0_14_fu_306[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(2),
      O => \^ram_reg_1\(2)
    );
\right_border_buf_0_14_fu_306[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(3),
      O => \^ram_reg_1\(3)
    );
\right_border_buf_0_14_fu_306[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(4),
      O => \^ram_reg_1\(4)
    );
\right_border_buf_0_14_fu_306[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(5),
      O => \^ram_reg_1\(5)
    );
\right_border_buf_0_14_fu_306[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(6),
      O => \^ram_reg_1\(6)
    );
\right_border_buf_0_14_fu_306[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => tmp_8_reg_2417(7),
      O => \^ram_reg_1\(7)
    );
\src_kernel_win_0_va_20_reg_2433[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => p_i_22_n_1,
      I1 => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => grp_fu_1948_p2_0(0),
      I4 => grp_fu_1948_p2_1(0),
      O => \xor_ln493_1_reg_2326_reg[1]\
    );
\src_kernel_win_0_va_21_reg_2439[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B800FF"
    )
        port map (
      I0 => \^ram_reg_1\(1),
      I1 => xor_ln493_2_reg_2331(0),
      I2 => grp_fu_1948_p2(0),
      I3 => grp_fu_1948_p2_4,
      I4 => xor_ln493_2_reg_2331(1),
      O => \xor_ln493_2_reg_2331_reg[0]\
    );
\src_kernel_win_0_va_21_reg_2439[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(2),
      I1 => grp_fu_1948_p2(1),
      I2 => xor_ln493_2_reg_2331(1),
      I3 => grp_fu_1948_p2_0(0),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(0),
      O => \xor_ln493_2_reg_2331_reg[1]_2\
    );
\src_kernel_win_0_va_21_reg_2439[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(4),
      I1 => grp_fu_1948_p2(3),
      I2 => xor_ln493_2_reg_2331(1),
      I3 => grp_fu_1948_p2_0(1),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(1),
      O => \xor_ln493_2_reg_2331_reg[1]_1\
    );
\src_kernel_win_0_va_21_reg_2439[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(5),
      I1 => grp_fu_1948_p2(4),
      I2 => xor_ln493_2_reg_2331(1),
      I3 => grp_fu_1948_p2_0(2),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(2),
      O => \xor_ln493_2_reg_2331_reg[1]_0\
    );
\src_kernel_win_0_va_21_reg_2439[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(6),
      I1 => grp_fu_1948_p2(5),
      I2 => xor_ln493_2_reg_2331(1),
      I3 => grp_fu_1948_p2_0(3),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(3),
      O => \xor_ln493_2_reg_2331_reg[1]\
    );
\src_kernel_win_0_va_23_reg_2451[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(1),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(1),
      O => \xor_ln493_4_reg_2341_reg[2]\(0)
    );
\src_kernel_win_0_va_23_reg_2451[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B800FF"
    )
        port map (
      I0 => \^ram_reg_1\(1),
      I1 => xor_ln493_2_reg_2331(0),
      I2 => grp_fu_1948_p2(0),
      I3 => grp_fu_1948_p2_4,
      I4 => grp_fu_1948_p2_2(0),
      O => \src_kernel_win_0_va_23_reg_2451[1]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(2),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(2),
      O => \xor_ln493_4_reg_2341_reg[2]\(1)
    );
\src_kernel_win_0_va_23_reg_2451[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(2),
      I1 => grp_fu_1948_p2(1),
      I2 => grp_fu_1948_p2_2(0),
      I3 => grp_fu_1948_p2_0(0),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(0),
      O => \src_kernel_win_0_va_23_reg_2451[2]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(3),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(3),
      O => \xor_ln493_4_reg_2341_reg[2]\(2)
    );
\src_kernel_win_0_va_23_reg_2451[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B800FF"
    )
        port map (
      I0 => \^ram_reg_1\(3),
      I1 => xor_ln493_2_reg_2331(0),
      I2 => grp_fu_1948_p2(2),
      I3 => grp_fu_1948_p2_3,
      I4 => grp_fu_1948_p2_2(0),
      O => \src_kernel_win_0_va_23_reg_2451[3]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(4),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(4),
      O => \xor_ln493_4_reg_2341_reg[2]\(3)
    );
\src_kernel_win_0_va_23_reg_2451[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(4),
      I1 => grp_fu_1948_p2(3),
      I2 => grp_fu_1948_p2_2(0),
      I3 => grp_fu_1948_p2_0(1),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(1),
      O => \src_kernel_win_0_va_23_reg_2451[4]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(5),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(5),
      O => \xor_ln493_4_reg_2341_reg[2]\(4)
    );
\src_kernel_win_0_va_23_reg_2451[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(5),
      I1 => grp_fu_1948_p2(4),
      I2 => grp_fu_1948_p2_2(0),
      I3 => grp_fu_1948_p2_0(2),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(2),
      O => \src_kernel_win_0_va_23_reg_2451[5]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(6),
      I1 => grp_fu_1948_p2_2(1),
      I2 => \src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^ram_reg_1\(6),
      O => \xor_ln493_4_reg_2341_reg[2]\(5)
    );
\src_kernel_win_0_va_23_reg_2451[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\(6),
      I1 => grp_fu_1948_p2(5),
      I2 => grp_fu_1948_p2_2(0),
      I3 => grp_fu_1948_p2_0(3),
      I4 => xor_ln493_2_reg_2331(0),
      I5 => grp_fu_1948_p2_1(3),
      O => \src_kernel_win_0_va_23_reg_2451[6]_i_2_n_1\
    );
\tmp_8_reg_2417[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_8_reg_2417_reg[7]\(0),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(0),
      O => \right_border_buf_0_13_fu_302_reg[0]\
    );
\tmp_8_reg_2417[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tmp_8_reg_2417_reg[7]\(1),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(1),
      O => \right_border_buf_0_13_fu_302_reg[1]\
    );
\tmp_8_reg_2417[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_8_reg_2417_reg[7]\(2),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(2),
      O => \right_border_buf_0_13_fu_302_reg[2]\
    );
\tmp_8_reg_2417[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tmp_8_reg_2417_reg[7]\(3),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(3),
      O => \right_border_buf_0_13_fu_302_reg[3]\
    );
\tmp_8_reg_2417[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_8_reg_2417_reg[7]\(4),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(4),
      O => \right_border_buf_0_13_fu_302_reg[4]\
    );
\tmp_8_reg_2417[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tmp_8_reg_2417_reg[7]\(5),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(5),
      O => \right_border_buf_0_13_fu_302_reg[5]\
    );
\tmp_8_reg_2417[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_8_reg_2417_reg[7]\(6),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(6),
      O => \right_border_buf_0_13_fu_302_reg[6]\
    );
\tmp_8_reg_2417[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tmp_8_reg_2417_reg[7]\(7),
      I2 => ADDRARDADDR(1),
      I3 => ADDRARDADDR(0),
      I4 => \tmp_8_reg_2417_reg[7]_0\(7),
      O => \right_border_buf_0_13_fu_302_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_29 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_29 : entity is "Filter2D_k_buf_0_eOg_ram";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_29;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_29 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal we0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_290[7]_i_1\ : label is "soft_lutpair99";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => Q(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => ram_reg_0(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => we1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => and_ln118_reg_2360,
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      O => we0
    );
\right_border_buf_0_10_fu_290[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[0]\,
      O => D(0)
    );
\right_border_buf_0_10_fu_290[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[1]\,
      O => D(1)
    );
\right_border_buf_0_10_fu_290[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[2]\,
      O => D(2)
    );
\right_border_buf_0_10_fu_290[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[3]\,
      O => D(3)
    );
\right_border_buf_0_10_fu_290[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[4]\,
      O => D(4)
    );
\right_border_buf_0_10_fu_290[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[5]\,
      O => D(5)
    );
\right_border_buf_0_10_fu_290[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[6]\,
      O => D(6)
    );
\right_border_buf_0_10_fu_290[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_10_fu_290_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_30 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_4_reg_2341_reg[1]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \xor_ln493_5_reg_2346_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[1]_0\ : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    din4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    xor_ln493_2_reg_2331 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    din3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    din2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_5_fu_270_reg[7]\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    p : in STD_LOGIC;
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[6]\ : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[5]\ : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[4]\ : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[3]\ : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[1]\ : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[0]\ : in STD_LOGIC;
    p_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_30 : entity is "Filter2D_k_buf_0_eOg_ram";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_30;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_30 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_270[7]_i_1\ : label is "soft_lutpair98";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7 downto 0) <= \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7 downto 0);
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
p_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]\,
      I1 => \^doado\(7),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => p,
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => ram_reg_9(7),
      O => ram_reg_0
    );
p_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \right_border_buf_0_5_fu_270_reg[6]\,
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_9(6),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_2,
      O => \^ram_reg_1\
    );
p_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \right_border_buf_0_5_fu_270_reg[5]\,
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_9(5),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_3,
      O => ram_reg_2
    );
p_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \right_border_buf_0_5_fu_270_reg[4]\,
      I2 => xor_ln493_3_reg_2336(0),
      I3 => ram_reg_9(4),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_5,
      O => \^ram_reg_3\
    );
p_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[3]\,
      I1 => \^doado\(3),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => p_6,
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => ram_reg_9(3),
      O => \^ram_reg_5\
    );
p_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[1]\,
      I1 => \^doado\(1),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => p_8,
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => ram_reg_9(1),
      O => ram_reg_7
    );
p_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[0]\,
      I1 => \^doado\(0),
      I2 => xor_ln493_3_reg_2336(0),
      I3 => p_9,
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => ram_reg_9(0),
      O => ram_reg_8
    );
\p_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E200"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => p_0(0),
      I2 => p_1,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p_0(1),
      I5 => din4(3),
      O => \xor_ln493_5_reg_2346_reg[1]\(2)
    );
\p_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E200"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => p_0(0),
      I2 => p_4,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p_0(1),
      I5 => din4(2),
      O => \xor_ln493_5_reg_2346_reg[1]\(1)
    );
\p_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E200"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => p_0(0),
      I2 => p_7,
      I3 => icmp_ln899_1_reg_2317,
      I4 => p_0(1),
      I5 => din4(1),
      O => \xor_ln493_5_reg_2346_reg[1]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => Q(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => ram_reg_9(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => we1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\right_border_buf_0_5_fu_270[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[0]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(0),
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(0)
    );
\right_border_buf_0_5_fu_270[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[1]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(1),
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(1)
    );
\right_border_buf_0_5_fu_270[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_5_fu_270_reg[2]\,
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(2)
    );
\right_border_buf_0_5_fu_270[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[3]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(3),
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3)
    );
\right_border_buf_0_5_fu_270[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_5_fu_270_reg[4]\,
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(4)
    );
\right_border_buf_0_5_fu_270[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_5_fu_270_reg[5]\,
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(5)
    );
\right_border_buf_0_5_fu_270[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_5_fu_270_reg[6]\,
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(6)
    );
\right_border_buf_0_5_fu_270[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(7),
      O => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7)
    );
\src_kernel_win_0_va_21_reg_2439[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(0),
      I1 => xor_ln493_2_reg_2331(2),
      I2 => \src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(0),
      O => D(0)
    );
\src_kernel_win_0_va_21_reg_2439[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1\,
      I1 => xor_ln493_2_reg_2331(1),
      I2 => din3(0),
      I3 => xor_ln493_2_reg_2331(0),
      I4 => din2(0),
      O => \src_kernel_win_0_va_21_reg_2439[0]_i_2_n_1\
    );
\src_kernel_win_0_va_21_reg_2439[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(1),
      I1 => xor_ln493_2_reg_2331(2),
      I2 => \src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3),
      O => D(1)
    );
\src_kernel_win_0_va_21_reg_2439[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => xor_ln493_2_reg_2331(1),
      I2 => din3(1),
      I3 => xor_ln493_2_reg_2331(0),
      I4 => din2(1),
      O => \src_kernel_win_0_va_21_reg_2439[3]_i_2_n_1\
    );
\src_kernel_win_0_va_21_reg_2439[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(4),
      I1 => xor_ln493_2_reg_2331(2),
      I2 => \src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1\,
      I3 => icmp_ln899_1_reg_2317,
      I4 => \^or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7),
      O => D(2)
    );
\src_kernel_win_0_va_21_reg_2439[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1\,
      I1 => xor_ln493_2_reg_2331(1),
      I2 => din3(2),
      I3 => xor_ln493_2_reg_2331(0),
      I4 => din2(2),
      O => \src_kernel_win_0_va_21_reg_2439[7]_i_2_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1\,
      I1 => grp_fu_1948_p2(0),
      I2 => din3(0),
      I3 => xor_ln493_2_reg_2331(0),
      I4 => din2(0),
      O => \xor_ln493_4_reg_2341_reg[1]_0\
    );
\src_kernel_win_0_va_23_reg_2451[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \right_border_buf_0_5_fu_270_reg[0]\,
      I2 => xor_ln493_2_reg_2331(0),
      I3 => ram_reg_9(0),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_9,
      O => \src_kernel_win_0_va_23_reg_2451[0]_i_3_n_1\
    );
\src_kernel_win_0_va_23_reg_2451[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \right_border_buf_0_5_fu_270_reg[1]\,
      I2 => xor_ln493_2_reg_2331(0),
      I3 => ram_reg_9(1),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_8,
      O => ram_reg_6
    );
\src_kernel_win_0_va_23_reg_2451[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \right_border_buf_0_5_fu_270_reg[3]\,
      I2 => xor_ln493_2_reg_2331(0),
      I3 => ram_reg_9(3),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p_6,
      O => \^ram_reg_4\
    );
\src_kernel_win_0_va_23_reg_2451[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DDD111"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1\,
      I1 => grp_fu_1948_p2(0),
      I2 => din3(2),
      I3 => xor_ln493_2_reg_2331(0),
      I4 => din2(2),
      O => \xor_ln493_4_reg_2341_reg[1]\
    );
\src_kernel_win_0_va_23_reg_2451[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \right_border_buf_0_5_fu_270_reg[7]\,
      I2 => xor_ln493_2_reg_2331(0),
      I3 => ram_reg_9(7),
      I4 => or_ln457_reg_2374_pp0_iter1_reg,
      I5 => p,
      O => \src_kernel_win_0_va_23_reg_2451[7]_i_3_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_31 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_3_reg_2336_reg[0]\ : out STD_LOGIC;
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    icmp_ln887_reg_2291 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[7]\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[3]\ : in STD_LOGIC;
    din1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_s_fu_250_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_31 : entity is "Filter2D_k_buf_0_eOg_ram";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_31;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_31 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_i_13_n_1 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_250[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2433[7]_i_1\ : label is "soft_lutpair92";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  E(0) <= \^e\(0);
  WEBWE(0) <= \^webwe\(0);
p_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^d\(2),
      I1 => din1(0),
      I2 => xor_ln493_3_reg_2336(0),
      O => \xor_ln493_3_reg_2336_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIADI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => \^e\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      O => \^webwe\(0)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => ram_reg_i_13_n_1
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ram_reg_i_13_n_1,
      I2 => ram_reg_0,
      I3 => and_ln118_reg_2360,
      I4 => ram_reg_1,
      I5 => icmp_ln887_reg_2291,
      O => \^e\(0)
    );
\right_border_buf_0_s_fu_250[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[0]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(0),
      O => \^d\(0)
    );
\right_border_buf_0_s_fu_250[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[1]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(1),
      O => \^d\(1)
    );
\right_border_buf_0_s_fu_250[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_s_fu_250_reg[2]\,
      O => \^d\(2)
    );
\right_border_buf_0_s_fu_250[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[3]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(3),
      O => \^d\(3)
    );
\right_border_buf_0_s_fu_250[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_s_fu_250_reg[4]\,
      O => \^d\(4)
    );
\right_border_buf_0_s_fu_250[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_s_fu_250_reg[5]\,
      O => \^d\(5)
    );
\right_border_buf_0_s_fu_250[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \right_border_buf_0_s_fu_250_reg[6]\,
      O => \^d\(6)
    );
\right_border_buf_0_s_fu_250[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[7]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(7),
      O => \^d\(7)
    );
\src_kernel_win_0_va_20_reg_2433[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[0]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(0),
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[0]_0\,
      I4 => icmp_ln899_1_reg_2317,
      O => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(0)
    );
\src_kernel_win_0_va_20_reg_2433[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[1]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(1),
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[1]_0\,
      I4 => icmp_ln899_1_reg_2317,
      O => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(1)
    );
\src_kernel_win_0_va_20_reg_2433[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[3]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(3),
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[3]_0\,
      I4 => icmp_ln899_1_reg_2317,
      O => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(2)
    );
\src_kernel_win_0_va_20_reg_2433[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2433_reg[7]\,
      I1 => or_ln457_reg_2374_pp0_iter1_reg,
      I2 => \^doado\(7),
      I3 => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\,
      I4 => icmp_ln899_1_reg_2317,
      O => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Threshold is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ce : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \icmp_ln1497_reg_271_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_2_data_stream_0_empty_n : in STD_LOGIC;
    ce_2 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce_4 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Threshold_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    CvtColor_U0_p_src_cols_V_read : in STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : in STD_LOGIC;
    img_3_rows_V_c_empty_n : in STD_LOGIC;
    img_3_rows_V_c16_full_n : in STD_LOGIC;
    img_3_cols_V_c17_full_n : in STD_LOGIC;
    img_3_cols_V_c_empty_n : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_fsm4_carry_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_for_CvtColor_U0_full_n : in STD_LOGIC;
    icmp_ln1497_fu_229_p2 : in STD_LOGIC;
    \SRL_SIG_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Threshold : entity is "Threshold";
end bd_0_hls_inst_0_Threshold;

architecture STRUCTURE of bd_0_hls_inst_0_Threshold is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Threshold_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_NS_fsm2_carry__0_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_3__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_4__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_2\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_4\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_3__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_4\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry_i_3__0_n_1\ : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_4_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_2 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_3 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_4 : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_n_2\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__0_n_4\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__1_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm4_carry__1_n_4\ : STD_LOGIC;
  signal ap_NS_fsm4_carry_i_1_n_1 : STD_LOGIC;
  signal ap_NS_fsm4_carry_i_2_n_1 : STD_LOGIC;
  signal ap_NS_fsm4_carry_i_3_n_1 : STD_LOGIC;
  signal ap_NS_fsm4_carry_i_4_n_1 : STD_LOGIC;
  signal ap_NS_fsm4_carry_n_1 : STD_LOGIC;
  signal ap_NS_fsm4_carry_n_2 : STD_LOGIC;
  signal ap_NS_fsm4_carry_n_3 : STD_LOGIC;
  signal ap_NS_fsm4_carry_n_4 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_1 : STD_LOGIC;
  signal \^ce\ : STD_LOGIC;
  signal i_V_fu_212_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_fu_212_p2_carry__0_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__0_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__0_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__1_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__1_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__1_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__2_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__2_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__2_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__3_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__3_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__3_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__3_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__4_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__4_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__4_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__4_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__5_n_1\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__5_n_2\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__5_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__5_n_4\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__6_n_3\ : STD_LOGIC;
  signal \i_V_fu_212_p2_carry__6_n_4\ : STD_LOGIC;
  signal i_V_fu_212_p2_carry_n_1 : STD_LOGIC;
  signal i_V_fu_212_p2_carry_n_2 : STD_LOGIC;
  signal i_V_fu_212_p2_carry_n_3 : STD_LOGIC;
  signal i_V_fu_212_p2_carry_n_4 : STD_LOGIC;
  signal i_V_reg_257 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln1490_reg_2620 : STD_LOGIC;
  signal \icmp_ln1490_reg_262[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln1490_reg_262_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln1490_reg_262_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln1497_reg_271[0]_i_1_n_1\ : STD_LOGIC;
  signal \^start_once_reg_0\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_1\ : STD_LOGIC;
  signal t_V_1_reg_188 : STD_LOGIC;
  signal t_V_1_reg_1880 : STD_LOGIC;
  signal \t_V_1_reg_188[0]_i_4_n_1\ : STD_LOGIC;
  signal t_V_1_reg_188_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_1_reg_188_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal t_V_reg_177 : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[0]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[10]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[11]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[12]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[13]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[14]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[15]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[16]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[17]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[18]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[19]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[1]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[20]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[21]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[22]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[23]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[24]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[25]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[26]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[27]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[28]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[29]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[2]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[30]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[31]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[3]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[4]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[5]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[6]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[7]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[8]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_1_[9]\ : STD_LOGIC;
  signal NLW_ap_NS_fsm2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_NS_fsm4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_fu_212_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_fu_212_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair168";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \icmp_ln1490_reg_262[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair164";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  ce <= \^ce\;
  start_once_reg_0 <= \^start_once_reg_0\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Threshold_U0_dst_data_stream_V_din(0),
      I1 => icmp_ln1490_reg_262_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_1,
      I3 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I4 => \SRL_SIG_reg[0]_5\(0),
      O => \icmp_ln1497_reg_271_reg[0]_0\
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_5\(0),
      I1 => icmp_ln1490_reg_262_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_1,
      I3 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I4 => \SRL_SIG_reg[1]_6\(0),
      O => \SRL_SIG_reg[0][7]\
    );
\SRL_SIG[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SRL_SIG_reg[1][5]\,
      I2 => img_3_rows_V_c_empty_n,
      I3 => img_3_rows_V_c16_full_n,
      I4 => img_3_cols_V_c17_full_n,
      I5 => img_3_cols_V_c_empty_n,
      O => \^ce\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ce\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[2]_i_2_n_1\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter2_reg_n_1,
      I4 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => ap_enable_reg_pp0_iter2_reg_n_1,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm[3]_i_2__1_n_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => img_2_data_stream_0_empty_n,
      I3 => img_3_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_1,
      I5 => icmp_ln1490_reg_262_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_2__1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
ap_NS_fsm2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_NS_fsm2_carry_n_1,
      CO(2) => ap_NS_fsm2_carry_n_2,
      CO(1) => ap_NS_fsm2_carry_n_3,
      CO(0) => ap_NS_fsm2_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_NS_fsm2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ap_NS_fsm2_carry_i_1__0_n_1\,
      S(2) => \ap_NS_fsm2_carry_i_2__0_n_1\,
      S(1) => \ap_NS_fsm2_carry_i_3__0_n_1\,
      S(0) => ap_NS_fsm2_carry_i_4_n_1
    );
\ap_NS_fsm2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ap_NS_fsm2_carry_n_1,
      CO(3) => \ap_NS_fsm2_carry__0_n_1\,
      CO(2) => \ap_NS_fsm2_carry__0_n_2\,
      CO(1) => \ap_NS_fsm2_carry__0_n_3\,
      CO(0) => \ap_NS_fsm2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_NS_fsm2_carry__0_i_1__0_n_1\,
      S(2) => \ap_NS_fsm2_carry__0_i_2__0_n_1\,
      S(1) => \ap_NS_fsm2_carry__0_i_3__0_n_1\,
      S(0) => \ap_NS_fsm2_carry__0_i_4__0_n_1\
    );
\ap_NS_fsm2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[22]\,
      I1 => \t_V_reg_177_reg_n_1_[23]\,
      I2 => \t_V_reg_177_reg_n_1_[21]\,
      O => \ap_NS_fsm2_carry__0_i_1__0_n_1\
    );
\ap_NS_fsm2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[19]\,
      I1 => \t_V_reg_177_reg_n_1_[20]\,
      I2 => \t_V_reg_177_reg_n_1_[18]\,
      O => \ap_NS_fsm2_carry__0_i_2__0_n_1\
    );
\ap_NS_fsm2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[16]\,
      I1 => \t_V_reg_177_reg_n_1_[17]\,
      I2 => \t_V_reg_177_reg_n_1_[15]\,
      O => \ap_NS_fsm2_carry__0_i_3__0_n_1\
    );
\ap_NS_fsm2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[13]\,
      I1 => \t_V_reg_177_reg_n_1_[14]\,
      I2 => \t_V_reg_177_reg_n_1_[12]\,
      O => \ap_NS_fsm2_carry__0_i_4__0_n_1\
    );
\ap_NS_fsm2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_NS_fsm2_carry__0_n_1\,
      CO(3) => \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ap_NS_fsm2_carry__1_n_3\,
      CO(0) => \ap_NS_fsm2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_NS_fsm2_carry__1_i_1__0_n_1\,
      S(1) => \ap_NS_fsm2_carry__1_i_2__0_n_1\,
      S(0) => \ap_NS_fsm2_carry__1_i_3__0_n_1\
    );
\ap_NS_fsm2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[31]\,
      I1 => \t_V_reg_177_reg_n_1_[30]\,
      O => \ap_NS_fsm2_carry__1_i_1__0_n_1\
    );
\ap_NS_fsm2_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[28]\,
      I1 => \t_V_reg_177_reg_n_1_[29]\,
      I2 => \t_V_reg_177_reg_n_1_[27]\,
      O => \ap_NS_fsm2_carry__1_i_2__0_n_1\
    );
\ap_NS_fsm2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[25]\,
      I1 => \t_V_reg_177_reg_n_1_[26]\,
      I2 => \t_V_reg_177_reg_n_1_[24]\,
      O => \ap_NS_fsm2_carry__1_i_3__0_n_1\
    );
\ap_NS_fsm2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[10]\,
      I1 => \t_V_reg_177_reg_n_1_[11]\,
      I2 => \t_V_reg_177_reg_n_1_[9]\,
      O => \ap_NS_fsm2_carry_i_1__0_n_1\
    );
\ap_NS_fsm2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[6]\,
      I1 => D(1),
      I2 => \t_V_reg_177_reg_n_1_[7]\,
      I3 => D(2),
      I4 => D(3),
      I5 => \t_V_reg_177_reg_n_1_[8]\,
      O => \ap_NS_fsm2_carry_i_2__0_n_1\
    );
\ap_NS_fsm2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[3]\,
      I1 => \t_V_reg_177_reg_n_1_[4]\,
      I2 => D(0),
      I3 => \t_V_reg_177_reg_n_1_[5]\,
      O => \ap_NS_fsm2_carry_i_3__0_n_1\
    );
ap_NS_fsm2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[2]\,
      I1 => \t_V_reg_177_reg_n_1_[0]\,
      I2 => \t_V_reg_177_reg_n_1_[1]\,
      O => ap_NS_fsm2_carry_i_4_n_1
    );
ap_NS_fsm4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_NS_fsm4_carry_n_1,
      CO(2) => ap_NS_fsm4_carry_n_2,
      CO(1) => ap_NS_fsm4_carry_n_3,
      CO(0) => ap_NS_fsm4_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_NS_fsm4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ap_NS_fsm4_carry_i_1_n_1,
      S(2) => ap_NS_fsm4_carry_i_2_n_1,
      S(1) => ap_NS_fsm4_carry_i_3_n_1,
      S(0) => ap_NS_fsm4_carry_i_4_n_1
    );
\ap_NS_fsm4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ap_NS_fsm4_carry_n_1,
      CO(3) => \ap_NS_fsm4_carry__0_n_1\,
      CO(2) => \ap_NS_fsm4_carry__0_n_2\,
      CO(1) => \ap_NS_fsm4_carry__0_n_3\,
      CO(0) => \ap_NS_fsm4_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm4_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_NS_fsm4_carry__0_i_1_n_1\,
      S(2) => \ap_NS_fsm4_carry__0_i_2_n_1\,
      S(1) => \ap_NS_fsm4_carry__0_i_3_n_1\,
      S(0) => \ap_NS_fsm4_carry__0_i_4_n_1\
    );
\ap_NS_fsm4_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(22),
      I1 => t_V_1_reg_188_reg(23),
      I2 => t_V_1_reg_188_reg(21),
      O => \ap_NS_fsm4_carry__0_i_1_n_1\
    );
\ap_NS_fsm4_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(19),
      I1 => t_V_1_reg_188_reg(20),
      I2 => t_V_1_reg_188_reg(18),
      O => \ap_NS_fsm4_carry__0_i_2_n_1\
    );
\ap_NS_fsm4_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(16),
      I1 => t_V_1_reg_188_reg(17),
      I2 => t_V_1_reg_188_reg(15),
      O => \ap_NS_fsm4_carry__0_i_3_n_1\
    );
\ap_NS_fsm4_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(13),
      I1 => t_V_1_reg_188_reg(14),
      I2 => t_V_1_reg_188_reg(12),
      O => \ap_NS_fsm4_carry__0_i_4_n_1\
    );
\ap_NS_fsm4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_NS_fsm4_carry__0_n_1\,
      CO(3) => \NLW_ap_NS_fsm4_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state3,
      CO(1) => \ap_NS_fsm4_carry__1_n_3\,
      CO(0) => \ap_NS_fsm4_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm4_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_NS_fsm4_carry__1_i_1_n_1\,
      S(1) => \ap_NS_fsm4_carry__1_i_2_n_1\,
      S(0) => \ap_NS_fsm4_carry__1_i_3_n_1\
    );
\ap_NS_fsm4_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_1_reg_188_reg(31),
      I1 => t_V_1_reg_188_reg(30),
      O => \ap_NS_fsm4_carry__1_i_1_n_1\
    );
\ap_NS_fsm4_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(28),
      I1 => t_V_1_reg_188_reg(29),
      I2 => t_V_1_reg_188_reg(27),
      O => \ap_NS_fsm4_carry__1_i_2_n_1\
    );
\ap_NS_fsm4_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(25),
      I1 => t_V_1_reg_188_reg(26),
      I2 => t_V_1_reg_188_reg(24),
      O => \ap_NS_fsm4_carry__1_i_3_n_1\
    );
ap_NS_fsm4_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => t_V_1_reg_188_reg(10),
      I1 => t_V_1_reg_188_reg(11),
      I2 => ap_NS_fsm4_carry_0(1),
      I3 => t_V_1_reg_188_reg(9),
      O => ap_NS_fsm4_carry_i_1_n_1
    );
ap_NS_fsm4_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => t_V_1_reg_188_reg(6),
      I1 => t_V_1_reg_188_reg(7),
      I2 => ap_NS_fsm4_carry_0(0),
      I3 => t_V_1_reg_188_reg(8),
      O => ap_NS_fsm4_carry_i_2_n_1
    );
ap_NS_fsm4_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(3),
      I1 => t_V_1_reg_188_reg(4),
      I2 => t_V_1_reg_188_reg(5),
      O => ap_NS_fsm4_carry_i_3_n_1
    );
ap_NS_fsm4_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_1_reg_188_reg(1),
      I1 => t_V_1_reg_188_reg(0),
      I2 => t_V_1_reg_188_reg(2),
      O => ap_NS_fsm4_carry_i_4_n_1
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter00,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_1\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_1\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_1\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_1\,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000F0F0D0000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter2_reg_n_1,
      I4 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => ap_enable_reg_pp0_iter2_i_1_n_1
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_1,
      Q => ap_enable_reg_pp0_iter2_reg_n_1,
      R => '0'
    );
i_V_fu_212_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_V_fu_212_p2_carry_n_1,
      CO(2) => i_V_fu_212_p2_carry_n_2,
      CO(1) => i_V_fu_212_p2_carry_n_3,
      CO(0) => i_V_fu_212_p2_carry_n_4,
      CYINIT => \t_V_reg_177_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(4 downto 1),
      S(3) => \t_V_reg_177_reg_n_1_[4]\,
      S(2) => \t_V_reg_177_reg_n_1_[3]\,
      S(1) => \t_V_reg_177_reg_n_1_[2]\,
      S(0) => \t_V_reg_177_reg_n_1_[1]\
    );
\i_V_fu_212_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_V_fu_212_p2_carry_n_1,
      CO(3) => \i_V_fu_212_p2_carry__0_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__0_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__0_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(8 downto 5),
      S(3) => \t_V_reg_177_reg_n_1_[8]\,
      S(2) => \t_V_reg_177_reg_n_1_[7]\,
      S(1) => \t_V_reg_177_reg_n_1_[6]\,
      S(0) => \t_V_reg_177_reg_n_1_[5]\
    );
\i_V_fu_212_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__0_n_1\,
      CO(3) => \i_V_fu_212_p2_carry__1_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__1_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__1_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(12 downto 9),
      S(3) => \t_V_reg_177_reg_n_1_[12]\,
      S(2) => \t_V_reg_177_reg_n_1_[11]\,
      S(1) => \t_V_reg_177_reg_n_1_[10]\,
      S(0) => \t_V_reg_177_reg_n_1_[9]\
    );
\i_V_fu_212_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__1_n_1\,
      CO(3) => \i_V_fu_212_p2_carry__2_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__2_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__2_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(16 downto 13),
      S(3) => \t_V_reg_177_reg_n_1_[16]\,
      S(2) => \t_V_reg_177_reg_n_1_[15]\,
      S(1) => \t_V_reg_177_reg_n_1_[14]\,
      S(0) => \t_V_reg_177_reg_n_1_[13]\
    );
\i_V_fu_212_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__2_n_1\,
      CO(3) => \i_V_fu_212_p2_carry__3_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__3_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__3_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(20 downto 17),
      S(3) => \t_V_reg_177_reg_n_1_[20]\,
      S(2) => \t_V_reg_177_reg_n_1_[19]\,
      S(1) => \t_V_reg_177_reg_n_1_[18]\,
      S(0) => \t_V_reg_177_reg_n_1_[17]\
    );
\i_V_fu_212_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__3_n_1\,
      CO(3) => \i_V_fu_212_p2_carry__4_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__4_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__4_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(24 downto 21),
      S(3) => \t_V_reg_177_reg_n_1_[24]\,
      S(2) => \t_V_reg_177_reg_n_1_[23]\,
      S(1) => \t_V_reg_177_reg_n_1_[22]\,
      S(0) => \t_V_reg_177_reg_n_1_[21]\
    );
\i_V_fu_212_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__4_n_1\,
      CO(3) => \i_V_fu_212_p2_carry__5_n_1\,
      CO(2) => \i_V_fu_212_p2_carry__5_n_2\,
      CO(1) => \i_V_fu_212_p2_carry__5_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_212_p2(28 downto 25),
      S(3) => \t_V_reg_177_reg_n_1_[28]\,
      S(2) => \t_V_reg_177_reg_n_1_[27]\,
      S(1) => \t_V_reg_177_reg_n_1_[26]\,
      S(0) => \t_V_reg_177_reg_n_1_[25]\
    );
\i_V_fu_212_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_212_p2_carry__5_n_1\,
      CO(3 downto 2) => \NLW_i_V_fu_212_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_fu_212_p2_carry__6_n_3\,
      CO(0) => \i_V_fu_212_p2_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_fu_212_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_212_p2(31 downto 29),
      S(3) => '0',
      S(2) => \t_V_reg_177_reg_n_1_[31]\,
      S(1) => \t_V_reg_177_reg_n_1_[30]\,
      S(0) => \t_V_reg_177_reg_n_1_[29]\
    );
\i_V_reg_257[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_1_[0]\,
      O => i_V_fu_212_p2(0)
    );
\i_V_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(0),
      Q => i_V_reg_257(0),
      R => '0'
    );
\i_V_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(10),
      Q => i_V_reg_257(10),
      R => '0'
    );
\i_V_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(11),
      Q => i_V_reg_257(11),
      R => '0'
    );
\i_V_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(12),
      Q => i_V_reg_257(12),
      R => '0'
    );
\i_V_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(13),
      Q => i_V_reg_257(13),
      R => '0'
    );
\i_V_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(14),
      Q => i_V_reg_257(14),
      R => '0'
    );
\i_V_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(15),
      Q => i_V_reg_257(15),
      R => '0'
    );
\i_V_reg_257_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(16),
      Q => i_V_reg_257(16),
      R => '0'
    );
\i_V_reg_257_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(17),
      Q => i_V_reg_257(17),
      R => '0'
    );
\i_V_reg_257_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(18),
      Q => i_V_reg_257(18),
      R => '0'
    );
\i_V_reg_257_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(19),
      Q => i_V_reg_257(19),
      R => '0'
    );
\i_V_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(1),
      Q => i_V_reg_257(1),
      R => '0'
    );
\i_V_reg_257_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(20),
      Q => i_V_reg_257(20),
      R => '0'
    );
\i_V_reg_257_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(21),
      Q => i_V_reg_257(21),
      R => '0'
    );
\i_V_reg_257_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(22),
      Q => i_V_reg_257(22),
      R => '0'
    );
\i_V_reg_257_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(23),
      Q => i_V_reg_257(23),
      R => '0'
    );
\i_V_reg_257_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(24),
      Q => i_V_reg_257(24),
      R => '0'
    );
\i_V_reg_257_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(25),
      Q => i_V_reg_257(25),
      R => '0'
    );
\i_V_reg_257_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(26),
      Q => i_V_reg_257(26),
      R => '0'
    );
\i_V_reg_257_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(27),
      Q => i_V_reg_257(27),
      R => '0'
    );
\i_V_reg_257_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(28),
      Q => i_V_reg_257(28),
      R => '0'
    );
\i_V_reg_257_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(29),
      Q => i_V_reg_257(29),
      R => '0'
    );
\i_V_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(2),
      Q => i_V_reg_257(2),
      R => '0'
    );
\i_V_reg_257_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(30),
      Q => i_V_reg_257(30),
      R => '0'
    );
\i_V_reg_257_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(31),
      Q => i_V_reg_257(31),
      R => '0'
    );
\i_V_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(3),
      Q => i_V_reg_257(3),
      R => '0'
    );
\i_V_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(4),
      Q => i_V_reg_257(4),
      R => '0'
    );
\i_V_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(5),
      Q => i_V_reg_257(5),
      R => '0'
    );
\i_V_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(6),
      Q => i_V_reg_257(6),
      R => '0'
    );
\i_V_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(7),
      Q => i_V_reg_257(7),
      R => '0'
    );
\i_V_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(8),
      Q => i_V_reg_257(8),
      R => '0'
    );
\i_V_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_212_p2(9),
      Q => i_V_reg_257(9),
      R => '0'
    );
\icmp_ln1490_reg_262[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I3 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      O => \icmp_ln1490_reg_262[0]_i_1_n_1\
    );
\icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I3 => icmp_ln1490_reg_262_pp0_iter1_reg,
      O => \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1\
    );
\icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1490_reg_262_pp0_iter1_reg[0]_i_1_n_1\,
      Q => icmp_ln1490_reg_262_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1490_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1490_reg_262[0]_i_1_n_1\,
      Q => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln1497_reg_271[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_ln1497_fu_229_p2,
      I1 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      I4 => Threshold_U0_dst_data_stream_V_din(0),
      O => \icmp_ln1497_reg_271[0]_i_1_n_1\
    );
\icmp_ln1497_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1497_reg_271[0]_i_1_n_1\,
      Q => Threshold_U0_dst_data_stream_V_din(0),
      R => '0'
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040004040"
    )
        port map (
      I0 => icmp_ln1490_reg_262_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_1,
      I2 => img_3_data_stream_0_full_n,
      I3 => img_2_data_stream_0_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_1,
      I5 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      O => ce_1
    );
internal_full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_for_Threshold_U0_empty_n,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => internal_empty_n_reg_0
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FFF7FF0800"
    )
        port map (
      I0 => icmp_ln1490_reg_2620,
      I1 => img_2_data_stream_0_empty_n,
      I2 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ce_2,
      I5 => mOutPtr(0),
      O => internal_empty_n_reg
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA9A"
    )
        port map (
      I0 => ce_4,
      I1 => icmp_ln1490_reg_262_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_1,
      I3 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I4 => mOutPtr_3(0),
      O => \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__1_n_1\,
      O => icmp_ln1490_reg_2620
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFDF55450020"
    )
        port map (
      I0 => mOutPtr_3(0),
      I1 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_1,
      I3 => icmp_ln1490_reg_262_pp0_iter1_reg,
      I4 => ce_4,
      I5 => mOutPtr_3(1),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ce\,
      I1 => CvtColor_U0_p_src_cols_V_read,
      O => E(0)
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => img_2_data_stream_0_empty_n,
      I3 => \icmp_ln1490_reg_262_reg_n_1_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => \ap_CS_fsm_reg[2]_0\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => start_for_Threshold_U0_empty_n,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[1]\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \^start_once_reg_0\,
      I3 => start_for_CvtColor_U0_full_n,
      I4 => start_for_Threshold_U0_empty_n,
      O => \start_once_reg_i_1__1_n_1\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_1\,
      Q => \^start_once_reg_0\,
      R => SS(0)
    );
\t_V_1_reg_188[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBF00000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => t_V_1_reg_188
    );
\t_V_1_reg_188[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_1\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => t_V_1_reg_1880
    );
\t_V_1_reg_188[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_1_reg_188_reg(0),
      O => \t_V_1_reg_188[0]_i_4_n_1\
    );
\t_V_1_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[0]_i_3_n_8\,
      Q => t_V_1_reg_188_reg(0),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_1_reg_188_reg[0]_i_3_n_1\,
      CO(2) => \t_V_1_reg_188_reg[0]_i_3_n_2\,
      CO(1) => \t_V_1_reg_188_reg[0]_i_3_n_3\,
      CO(0) => \t_V_1_reg_188_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_1_reg_188_reg[0]_i_3_n_5\,
      O(2) => \t_V_1_reg_188_reg[0]_i_3_n_6\,
      O(1) => \t_V_1_reg_188_reg[0]_i_3_n_7\,
      O(0) => \t_V_1_reg_188_reg[0]_i_3_n_8\,
      S(3 downto 1) => t_V_1_reg_188_reg(3 downto 1),
      S(0) => \t_V_1_reg_188[0]_i_4_n_1\
    );
\t_V_1_reg_188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[8]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(10),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[8]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(11),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[12]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(12),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[8]_i_1_n_1\,
      CO(3) => \t_V_1_reg_188_reg[12]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[12]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[12]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[12]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[12]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[12]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[12]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(15 downto 12)
    );
\t_V_1_reg_188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[12]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(13),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[12]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(14),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[12]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(15),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[16]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(16),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[12]_i_1_n_1\,
      CO(3) => \t_V_1_reg_188_reg[16]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[16]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[16]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[16]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[16]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[16]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[16]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(19 downto 16)
    );
\t_V_1_reg_188_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[16]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(17),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[16]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(18),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[16]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(19),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[0]_i_3_n_7\,
      Q => t_V_1_reg_188_reg(1),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[20]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(20),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[16]_i_1_n_1\,
      CO(3) => \t_V_1_reg_188_reg[20]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[20]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[20]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[20]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[20]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[20]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[20]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(23 downto 20)
    );
\t_V_1_reg_188_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[20]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(21),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[20]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(22),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[20]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(23),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[24]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(24),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[20]_i_1_n_1\,
      CO(3) => \t_V_1_reg_188_reg[24]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[24]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[24]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[24]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[24]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[24]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[24]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(27 downto 24)
    );
\t_V_1_reg_188_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[24]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(25),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[24]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(26),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[24]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(27),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[28]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(28),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[24]_i_1_n_1\,
      CO(3) => \NLW_t_V_1_reg_188_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_1_reg_188_reg[28]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[28]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[28]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[28]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[28]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[28]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(31 downto 28)
    );
\t_V_1_reg_188_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[28]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(29),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[0]_i_3_n_6\,
      Q => t_V_1_reg_188_reg(2),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[28]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(30),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[28]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(31),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[0]_i_3_n_5\,
      Q => t_V_1_reg_188_reg(3),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[4]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(4),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[0]_i_3_n_1\,
      CO(3) => \t_V_1_reg_188_reg[4]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[4]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[4]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[4]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[4]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[4]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[4]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(7 downto 4)
    );
\t_V_1_reg_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[4]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(5),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[4]_i_1_n_6\,
      Q => t_V_1_reg_188_reg(6),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[4]_i_1_n_5\,
      Q => t_V_1_reg_188_reg(7),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[8]_i_1_n_8\,
      Q => t_V_1_reg_188_reg(8),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_188_reg[4]_i_1_n_1\,
      CO(3) => \t_V_1_reg_188_reg[8]_i_1_n_1\,
      CO(2) => \t_V_1_reg_188_reg[8]_i_1_n_2\,
      CO(1) => \t_V_1_reg_188_reg[8]_i_1_n_3\,
      CO(0) => \t_V_1_reg_188_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_188_reg[8]_i_1_n_5\,
      O(2) => \t_V_1_reg_188_reg[8]_i_1_n_6\,
      O(1) => \t_V_1_reg_188_reg[8]_i_1_n_7\,
      O(0) => \t_V_1_reg_188_reg[8]_i_1_n_8\,
      S(3 downto 0) => t_V_1_reg_188_reg(11 downto 8)
    );
\t_V_1_reg_188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => \t_V_1_reg_188_reg[8]_i_1_n_7\,
      Q => t_V_1_reg_188_reg(9),
      R => t_V_1_reg_188
    );
\t_V_reg_177[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ce\,
      I1 => ap_CS_fsm_state6,
      O => t_V_reg_177
    );
\t_V_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(0),
      Q => \t_V_reg_177_reg_n_1_[0]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(10),
      Q => \t_V_reg_177_reg_n_1_[10]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(11),
      Q => \t_V_reg_177_reg_n_1_[11]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(12),
      Q => \t_V_reg_177_reg_n_1_[12]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(13),
      Q => \t_V_reg_177_reg_n_1_[13]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(14),
      Q => \t_V_reg_177_reg_n_1_[14]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(15),
      Q => \t_V_reg_177_reg_n_1_[15]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(16),
      Q => \t_V_reg_177_reg_n_1_[16]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(17),
      Q => \t_V_reg_177_reg_n_1_[17]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(18),
      Q => \t_V_reg_177_reg_n_1_[18]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(19),
      Q => \t_V_reg_177_reg_n_1_[19]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(1),
      Q => \t_V_reg_177_reg_n_1_[1]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(20),
      Q => \t_V_reg_177_reg_n_1_[20]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(21),
      Q => \t_V_reg_177_reg_n_1_[21]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(22),
      Q => \t_V_reg_177_reg_n_1_[22]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(23),
      Q => \t_V_reg_177_reg_n_1_[23]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(24),
      Q => \t_V_reg_177_reg_n_1_[24]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(25),
      Q => \t_V_reg_177_reg_n_1_[25]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(26),
      Q => \t_V_reg_177_reg_n_1_[26]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(27),
      Q => \t_V_reg_177_reg_n_1_[27]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(28),
      Q => \t_V_reg_177_reg_n_1_[28]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(29),
      Q => \t_V_reg_177_reg_n_1_[29]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(2),
      Q => \t_V_reg_177_reg_n_1_[2]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(30),
      Q => \t_V_reg_177_reg_n_1_[30]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(31),
      Q => \t_V_reg_177_reg_n_1_[31]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(3),
      Q => \t_V_reg_177_reg_n_1_[3]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(4),
      Q => \t_V_reg_177_reg_n_1_[4]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(5),
      Q => \t_V_reg_177_reg_n_1_[5]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(6),
      Q => \t_V_reg_177_reg_n_1_[6]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(7),
      Q => \t_V_reg_177_reg_n_1_[7]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(8),
      Q => \t_V_reg_177_reg_n_1_[8]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(9),
      Q => \t_V_reg_177_reg_n_1_[9]\,
      R => t_V_reg_177
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d2_A is
  port (
    img_0_rows_V_c14_full_n : out STD_LOGIC;
    img_0_rows_V_c14_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d2_A : entity is "fifo_w10_d2_A";
end bd_0_hls_inst_0_fifo_w10_d2_A;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d2_A is
  signal \^img_0_rows_v_c14_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_c14_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__9_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair171";
begin
  img_0_rows_V_c14_empty_n <= \^img_0_rows_v_c14_empty_n\;
  img_0_rows_V_c14_full_n <= \^img_0_rows_v_c14_full_n\;
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_reg_1,
      I5 => \^img_0_rows_v_c14_empty_n\,
      O => \internal_empty_n_i_1__9_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_1\,
      Q => \^img_0_rows_v_c14_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_0_rows_v_c14_full_n\,
      I3 => ap_rst_n,
      I4 => internal_full_n_reg_0,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__8_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_1\,
      Q => \^img_0_rows_v_c14_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__10_n_1\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => internal_full_n_reg_1,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_2__9_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__9_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d2_A_3 is
  port (
    img_0_rows_V_c_full_n : out STD_LOGIC;
    img_0_rows_V_c_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ce : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d2_A_3 : entity is "fifo_w10_d2_A";
end bd_0_hls_inst_0_fifo_w10_d2_A_3;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d2_A_3 is
  signal \^img_0_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_1 : STD_LOGIC;
  signal internal_full_n_i_1_n_1 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__8_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair172";
begin
  img_0_rows_V_c_empty_n <= \^img_0_rows_v_c_empty_n\;
  img_0_rows_V_c_full_n <= \^img_0_rows_v_c_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => internal_empty_n_reg_0,
      I4 => ce,
      I5 => \^img_0_rows_v_c_empty_n\,
      O => internal_empty_n_i_1_n_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_1,
      Q => \^img_0_rows_v_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_0_rows_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_empty_n_reg_0,
      I5 => ce,
      O => internal_full_n_i_1_n_1
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_1,
      Q => \^img_0_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_1\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => ce,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_2__8_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__8_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d2_A_shiftReg : entity is "fifo_w10_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w10_d2_A_shiftReg;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d2_A_shiftReg is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 8 downto 5 );
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(0),
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(1),
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(2),
      Q => \^d\(2),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(3),
      Q => \^d\(3),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(0),
      Q => \SRL_SIG_reg[1]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(1),
      Q => \SRL_SIG_reg[1]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(2),
      Q => \SRL_SIG_reg[1]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(3),
      Q => \SRL_SIG_reg[1]_0\(8),
      R => '0'
    );
\p_src_rows_V_read_reg_239[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(5),
      O => \SRL_SIG_reg[0][8]_0\(0)
    );
\p_src_rows_V_read_reg_239[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(6),
      O => \SRL_SIG_reg[0][8]_0\(1)
    );
\p_src_rows_V_read_reg_239[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(7),
      O => \SRL_SIG_reg[0][8]_0\(2)
    );
\p_src_rows_V_read_reg_239[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(8),
      O => \SRL_SIG_reg[0][8]_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d5_A_shiftReg : entity is "fifo_w10_d5_A_shiftReg";
end bd_0_hls_inst_0_fifo_w10_d5_A_shiftReg;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d5_A_shiftReg is
  signal a : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][5]_srl5_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][5]_srl5_i_3\ : label is "soft_lutpair178";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "U0/\img_3_rows_V_c_U/U_fifo_w10_d5_A_shiftReg/SRL_SIG_reg[4][8]_srl5 ";
begin
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(0)
    );
\SRL_SIG_reg[4][5]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => a(0)
    );
\SRL_SIG_reg[4][5]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => a(1)
    );
\SRL_SIG_reg[4][5]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => a(2)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(1)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(2)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d2_A is
  port (
    img_0_cols_V_c15_full_n : out STD_LOGIC;
    img_0_cols_V_c15_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d2_A : entity is "fifo_w11_d2_A";
end bd_0_hls_inst_0_fifo_w11_d2_A;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d2_A is
  signal \^img_0_cols_v_c15_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_c15_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair169";
begin
  img_0_cols_V_c15_empty_n <= \^img_0_cols_v_c15_empty_n\;
  img_0_cols_V_c15_full_n <= \^img_0_cols_v_c15_full_n\;
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_reg_1,
      I5 => \^img_0_cols_v_c15_empty_n\,
      O => \internal_empty_n_i_1__8_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_1\,
      Q => \^img_0_cols_v_c15_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_0_cols_v_c15_full_n\,
      I3 => ap_rst_n,
      I4 => internal_full_n_reg_0,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__9_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_1\,
      Q => \^img_0_cols_v_c15_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__11_n_1\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => internal_full_n_reg_1,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__16_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__11_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__16_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d2_A_0 is
  port (
    img_0_cols_V_c_full_n : out STD_LOGIC;
    img_0_cols_V_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ce : in STD_LOGIC;
    img_0_cols_V_c15_full_n : in STD_LOGIC;
    img_0_rows_V_c14_full_n : in STD_LOGIC;
    img_0_rows_V_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d2_A_0 : entity is "fifo_w11_d2_A";
end bd_0_hls_inst_0_fifo_w11_d2_A_0;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d2_A_0 is
  signal \^img_0_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair170";
begin
  img_0_cols_V_c_empty_n <= \^img_0_cols_v_c_empty_n\;
  img_0_cols_V_c_full_n <= \^img_0_cols_v_c_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_0_cols_v_c_empty_n\,
      I1 => img_0_cols_V_c15_full_n,
      I2 => img_0_rows_V_c14_full_n,
      I3 => img_0_rows_V_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => internal_full_n_reg_0,
      I4 => ce,
      I5 => \^img_0_cols_v_c_empty_n\,
      O => \internal_empty_n_i_1__0_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_1\,
      Q => \^img_0_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_0_cols_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_full_n_reg_0,
      I5 => ce,
      O => \internal_full_n_i_1__0_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_1\,
      Q => \^img_0_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_1\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => ce,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__15_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__15_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d2_A_shiftReg : entity is "fifo_w11_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w11_d2_A_shiftReg;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d2_A_shiftReg is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 9 downto 7 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(0),
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \out\(1),
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(0),
      Q => \SRL_SIG_reg[1]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \^d\(1),
      Q => \SRL_SIG_reg[1]_0\(9),
      R => '0'
    );
\p_src_cols_V_read_reg_234[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(7),
      O => \SRL_SIG_reg[0][9]_0\(0)
    );
\p_src_cols_V_read_reg_234[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(9),
      O => \SRL_SIG_reg[0][9]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d5_A_shiftReg : entity is "fifo_w11_d5_A_shiftReg";
end bd_0_hls_inst_0_fifo_w11_d5_A_shiftReg;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d5_A_shiftReg is
  signal a : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][7]_srl5_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][7]_srl5_i_3\ : label is "soft_lutpair174";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "U0/\img_3_cols_V_c_U/U_fifo_w11_d5_A_shiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(0)
    );
\SRL_SIG_reg[4][7]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => a(0)
    );
\SRL_SIG_reg[4][7]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => a(1)
    );
\SRL_SIG_reg[4][7]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => a(2)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => a(0),
      A1 => a(1),
      A2 => a(2),
      A3 => '0',
      CE => ce_0,
      CLK => ap_clk,
      D => '1',
      Q => \out\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_10 is
  port (
    img_4_data_stream_1_full_n : out STD_LOGIC;
    img_4_data_stream_1_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    ce : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_10 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_10;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^img_4_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_4_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__15\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair182";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  img_4_data_stream_1_empty_n <= \^img_4_data_stream_1_empty_n\;
  img_4_data_stream_1_full_n <= \^img_4_data_stream_1_full_n\;
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => ce,
      I5 => \^img_4_data_stream_1_empty_n\,
      O => \internal_empty_n_i_1__19_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_1\,
      Q => \^img_4_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^img_4_data_stream_1_full_n\,
      I3 => ap_rst_n,
      I4 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I5 => ce,
      O => \internal_full_n_i_1__19_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_1\,
      Q => \^img_4_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__15_n_1\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \mOutPtr[1]_i_1__13_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__15_n_1\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__13_n_1\,
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_9 is
  port (
    img_4_data_stream_0_full_n : out STD_LOGIC;
    img_4_data_stream_0_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    ce : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_9 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_9;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^img_4_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_4_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__6_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair181";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  img_4_data_stream_0_empty_n <= \^img_4_data_stream_0_empty_n\;
  img_4_data_stream_0_full_n <= \^img_4_data_stream_0_full_n\;
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => ce,
      I5 => \^img_4_data_stream_0_empty_n\,
      O => \internal_empty_n_i_1__20_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_1\,
      Q => \^img_4_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^img_4_data_stream_0_full_n\,
      I3 => ap_rst_n,
      I4 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I5 => ce,
      O => \internal_full_n_i_1__18_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_1\,
      Q => \^img_4_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__14_n_1\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \mOutPtr[1]_i_2__6_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__14_n_1\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__6_n_1\,
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ce : in STD_LOGIC;
    img_3_data_stream_0_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \odata_int_reg[7]\ : in STD_LOGIC;
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => img_3_data_stream_0_dout(0),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\ireg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \ireg_reg[15]\(1),
      I2 => \ireg_reg[15]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(1)
    );
\ireg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(2)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \ireg_reg[7]\(1),
      I2 => \ireg_reg[7]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\odata_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \ireg_reg[15]\(1),
      I2 => \ireg_reg[15]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \odata_int_reg[7]\,
      I5 => \odata_int_reg[23]\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\odata_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \odata_int_reg[7]\,
      I5 => \odata_int_reg[23]\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\odata_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \ireg_reg[7]\(1),
      I2 => \ireg_reg[7]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \odata_int_reg[7]\,
      I5 => \odata_int_reg[23]\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_12 is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_3_data_stream_0_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_12 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_12;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_12 is
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
  \SRL_SIG_reg[1]_1\(0) <= \^srl_sig_reg[1]_1\(0);
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[0][7]_1\,
      I2 => \SRL_SIG_reg[0][7]_2\,
      I3 => \^srl_sig_reg[1]_1\(0),
      O => img_3_data_stream_0_dout(0)
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[1][0]_0\,
      Q => \^srl_sig_reg[1]_1\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_13 is
  port (
    icmp_ln1497_fu_229_p2 : out STD_LOGIC;
    \icmp_ln1497_reg_271_reg[0]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_13 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_13;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_13 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icmp_ln1497_reg_271[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln1497_reg_271[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln1497_reg_271[0]_i_5_n_1\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\icmp_ln1497_reg_271[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \icmp_ln1497_reg_271[0]_i_3_n_1\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln1497_reg_271_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \icmp_ln1497_reg_271[0]_i_4_n_1\,
      O => icmp_ln1497_fu_229_p2
    );
\icmp_ln1497_reg_271[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[1]_1\(5),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \icmp_ln1497_reg_271[0]_i_3_n_1\
    );
\icmp_ln1497_reg_271[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \icmp_ln1497_reg_271[0]_i_5_n_1\,
      I2 => \SRL_SIG_reg[0]_0\(7),
      O => \icmp_ln1497_reg_271[0]_i_4_n_1\
    );
\icmp_ln1497_reg_271[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \icmp_ln1497_reg_271[0]_i_5_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_14 is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_14 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_14;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => DIADI(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => DIADI(7)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => DIADI(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => DIADI(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => DIADI(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => DIADI(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => DIADI(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(0),
      I2 => ram_reg,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_15 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_15 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_15;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_15 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
mul_ln703_1_reg_392_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => B(0)
    );
mul_ln703_1_reg_392_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => B(7)
    );
mul_ln703_1_reg_392_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => B(6)
    );
mul_ln703_1_reg_392_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => B(5)
    );
mul_ln703_1_reg_392_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => B(4)
    );
mul_ln703_1_reg_392_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => B(3)
    );
mul_ln703_1_reg_392_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => B(2)
    );
mul_ln703_1_reg_392_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => B(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_16 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_16 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_16;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\p_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\p_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\p_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\p_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\p_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\p_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\p_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_17 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_17 : entity is "fifo_w8_d2_A_shiftReg";
end bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_17;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_17 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\p_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\p_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\p_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\p_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\p_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\p_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\p_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_ama_addmulxdS_DSP48_17 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_ama_addmulxdS_DSP48_17 : entity is "filter_ama_addmulxdS_DSP48_17";
end bd_0_hls_inst_0_filter_ama_addmulxdS_DSP48_17;

architecture STRUCTURE of bd_0_hls_inst_0_filter_ama_addmulxdS_DSP48_17 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_2100,
      CEA2 => src_kernel_win_0_va_10_fu_2100,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => ap_block_pp0_stage0_subdone0_in,
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => Q(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => p_0_in(17 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdcud_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_35_reg_3770 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdcud_DSP48_1 : entity is "filter_mac_muladdcud_DSP48_1";
end bd_0_hls_inst_0_filter_mac_muladdcud_DSP48_1;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdcud_DSP48_1 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110100101111000110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => tmp_35_reg_3770,
      CEB2 => ap_block_pp0_stage0_subdone3_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladddEe_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_35_reg_3770 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    icmp_ln1968_reg_368 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_data_stream_0_full_n : in STD_LOGIC;
    \ret_V_1_reg_397_reg[29]\ : in STD_LOGIC;
    icmp_ln1968_reg_368_pp0_iter3_reg : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    icmp_ln1968_reg_368_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    tmp_32_fu_289_p3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladddEe_DSP48_2 : entity is "filter_mac_muladddEe_DSP48_2";
end bd_0_hls_inst_0_filter_mac_muladddEe_DSP48_2;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladddEe_DSP48_2 is
  signal \^p\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_block_pp0_stage0_subdone3_in\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^tmp_35_reg_3770\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(8 downto 0) <= \^p\(8 downto 0);
  ap_block_pp0_stage0_subdone3_in <= \^ap_block_pp0_stage0_subdone3_in\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  internal_full_n_reg <= \^internal_full_n_reg\;
  tmp_35_reg_3770 <= \^tmp_35_reg_3770\;
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => img_0_data_stream_0_empty_n,
      I1 => img_0_data_stream_2_empty_n,
      I2 => img_0_data_stream_1_empty_n,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => icmp_ln1968_reg_368,
      O => \^internal_empty_n_reg\
    );
mul_ln703_1_reg_392_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln1968_reg_368,
      I1 => \^internal_full_n_reg\,
      I2 => Q(0),
      O => \^tmp_35_reg_3770\
    );
mul_ln703_1_reg_392_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => img_1_data_stream_0_full_n,
      I2 => \ret_V_1_reg_397_reg[29]\,
      I3 => icmp_ln1968_reg_368_pp0_iter3_reg,
      O => \^internal_full_n_reg\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000001001011001000101101000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 29) => B"0000000000000000000",
      C(28 downto 0) => p_1(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^tmp_35_reg_3770\,
      CEB2 => \^ap_block_pp0_stage0_subdone3_in\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_RnM_P_UNCONNECTED(47 downto 30),
      P(29 downto 21) => \^p\(8 downto 0),
      P(20) => p_n_86,
      P(19) => p_n_87,
      P(18) => p_n_88,
      P(17) => p_n_89,
      P(16) => p_n_90,
      P(15) => p_n_91,
      P(14) => p_n_92,
      P(13) => p_n_93,
      P(12) => p_n_94,
      P(11) => p_n_95,
      P(10) => p_n_96,
      P(9) => p_n_97,
      P(8) => p_n_98,
      P(7) => p_n_99,
      P(6) => p_n_100,
      P(5) => p_n_101,
      P(4) => p_n_102,
      P(3) => p_n_103,
      P(2) => p_n_104,
      P(1) => p_n_105,
      P(0) => p_n_106,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      O => \^ap_block_pp0_stage0_subdone3_in\
    );
\ret_V_1_reg_397[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF2000"
    )
        port map (
      I0 => icmp_ln1968_reg_368_pp0_iter2_reg,
      I1 => \^internal_full_n_reg\,
      I2 => \^p\(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => tmp_32_fu_289_p3,
      O => \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3 is
  port (
    add_ln703_3_reg_2473 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    add_ln703_2_reg_24680 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 16 downto 0 );
    and_ln512_reg_2383_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3 : entity is "filter_mac_muladdjbC_DSP48_3";
end bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3 is
  signal \^add_ln703_2_reg_24680\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  add_ln703_2_reg_24680 <= \^add_ln703_2_reg_24680\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000001010010",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(16),
      C(46) => P(16),
      C(45) => P(16),
      C(44) => P(16),
      C(43) => P(16),
      C(42) => P(16),
      C(41) => P(16),
      C(40) => P(16),
      C(39) => P(16),
      C(38) => P(16),
      C(37) => P(16),
      C(36) => P(16),
      C(35) => P(16),
      C(34) => P(16),
      C(33) => P(16),
      C(32) => P(16),
      C(31) => P(16),
      C(30) => P(16),
      C(29) => P(16),
      C(28) => P(16),
      C(27) => P(16),
      C(26) => P(16),
      C(25) => P(16),
      C(24) => P(16),
      C(23) => P(16),
      C(22) => P(16),
      C(21) => P(16),
      C(20) => P(16),
      C(19) => P(16),
      C(18) => P(16),
      C(17) => P(16),
      C(16 downto 0) => P(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone0_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln703_2_reg_24680\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_RnM_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => add_ln703_3_reg_2473(16 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => and_ln512_reg_2383_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_enable_reg_pp0_iter3,
      O => \^add_ln703_2_reg_24680\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    and_ln512_reg_2383_pp0_iter1_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln444_reg_2351_pp0_iter2_reg : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3_34 : entity is "filter_mac_muladdjbC_DSP48_3";
end bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3_34;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3_34 is
  signal add_ln703_reg_24630 : STD_LOGIC;
  signal grp_fu_1899_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000001010010",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => grp_fu_1899_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_0(16),
      C(46) => p_0(16),
      C(45) => p_0(16),
      C(44) => p_0(16),
      C(43) => p_0(16),
      C(42) => p_0(16),
      C(41) => p_0(16),
      C(40) => p_0(16),
      C(39) => p_0(16),
      C(38) => p_0(16),
      C(37) => p_0(16),
      C(36) => p_0(16),
      C(35) => p_0(16),
      C(34) => p_0(16),
      C(33) => p_0(16),
      C(32) => p_0(16),
      C(31) => p_0(16),
      C(30) => p_0(16),
      C(29) => p_0(16),
      C(28) => p_0(16),
      C(27) => p_0(16),
      C(26) => p_0(16),
      C(25) => p_0(16),
      C(24) => p_0(16),
      C(23) => p_0(16),
      C(22) => p_0(16),
      C(21) => p_0(16),
      C(20) => p_0(16),
      C(19) => p_0(16),
      C(18) => p_0(16),
      C(17) => p_0(16),
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln703_reg_24630,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_RnM_P_UNCONNECTED(47 downto 17),
      P(16 downto 0) => P(16 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => and_ln512_reg_2383_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_enable_reg_pp0_iter2,
      O => add_ln703_reg_24630
    );
\p_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(7),
      O => grp_fu_1899_p1(7)
    );
\p_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(6),
      O => grp_fu_1899_p1(6)
    );
\p_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(5),
      O => grp_fu_1899_p1(5)
    );
\p_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(4),
      O => grp_fu_1899_p1(4)
    );
\p_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(3),
      O => grp_fu_1899_p1(3)
    );
\p_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(2),
      O => grp_fu_1899_p1(2)
    );
\p_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(1),
      O => grp_fu_1899_p1(1)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => p_1(0),
      O => grp_fu_1899_p1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdkbM_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_16_fu_2340 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    icmp_ln444_reg_2351_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdkbM_DSP48_4 : entity is "filter_mac_muladdkbM_DSP48_4";
end bd_0_hls_inst_0_filter_mac_muladdkbM_DSP48_4;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdkbM_DSP48_4 is
  signal \^src_kernel_win_0_va_16_fu_2340\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  src_kernel_win_0_va_16_fu_2340 <= \^src_kernel_win_0_va_16_fu_2340\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000110101100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^src_kernel_win_0_va_16_fu_2340\,
      CEB2 => \^src_kernel_win_0_va_16_fu_2340\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      O => \^src_kernel_win_0_va_16_fu_2340\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5 : entity is "filter_mac_muladdlbW_DSP48_5";
end bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5 is
  signal \^src_kernel_win_0_va_10_fu_2100\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  src_kernel_win_0_va_10_fu_2100 <= \^src_kernel_win_0_va_10_fu_2100\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000110101100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^src_kernel_win_0_va_10_fu_2100\,
      CEB2 => \^src_kernel_win_0_va_10_fu_2100\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => p_1,
      I2 => ap_enable_reg_pp0_iter5,
      O => \^src_kernel_win_0_va_10_fu_2100\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \right_border_buf_0_s_fu_250_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln703_2_reg_24680 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5_33 : entity is "filter_mac_muladdlbW_DSP48_5";
end bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5_33;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5_33 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone0_in,
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln703_2_reg_24680,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\right_border_buf_0_5_fu_270[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]_0\(0),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[7]_1\(0),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[7]_2\(0),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[0]\
    );
\right_border_buf_0_5_fu_270[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]_0\(1),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[7]_1\(1),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[7]_2\(1),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[2]\
    );
\right_border_buf_0_5_fu_270[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]_0\(2),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[7]_1\(2),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[7]_2\(2),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[5]\
    );
\right_border_buf_0_5_fu_270[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[7]_0\(3),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[7]_1\(3),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[7]_2\(3),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[7]\
    );
\right_border_buf_0_s_fu_250[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[7]\(0),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(0),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[0]\
    );
\right_border_buf_0_s_fu_250[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[7]\(1),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(1),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[2]\
    );
\right_border_buf_0_s_fu_250[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[7]\(2),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(2),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[5]\
    );
\right_border_buf_0_s_fu_250[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \right_border_buf_0_5_fu_270_reg[0]_0\(0),
      I2 => \src_kernel_win_0_va_20_reg_2433_reg[7]\(3),
      I3 => \right_border_buf_0_5_fu_270_reg[0]_0\(1),
      I4 => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(3),
      I5 => \right_border_buf_0_5_fu_270_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdmb6_DSP48_6 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdmb6_DSP48_6 : entity is "filter_mac_muladdmb6_DSP48_6";
end bd_0_hls_inst_0_filter_mac_muladdmb6_DSP48_6;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdmb6_DSP48_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-13 {cell *THIS*}}";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \^d\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => p0(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(7),
      O => \^d\(7)
    );
\p_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(6),
      O => \^d\(6)
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(5),
      O => \^d\(5)
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(4),
      O => \^d\(4)
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(3),
      O => \^d\(3)
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(2),
      O => \^d\(2)
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(1),
      O => \^d\(1)
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_0,
      I3 => p_1(0),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdncg_DSP48_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdncg_DSP48_7 : entity is "filter_mac_muladdncg_DSP48_7";
end bd_0_hls_inst_0_filter_mac_muladdncg_DSP48_7;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdncg_DSP48_7 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \add_ln703_12_reg_2513_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln703_12_reg_2513_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln703_12_reg_2513_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[7]_i_1_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[11]_i_1_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[11]_i_1_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[11]_i_1_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \add_ln703_12_reg_2513_reg[11]\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[11]_i_1_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[15]_i_1_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[15]_i_1_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[15]_i_1_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \add_ln703_12_reg_2513_reg[15]\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[15]_i_1_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[19]_i_1_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[19]_i_1_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[19]_i_1_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \add_ln703_12_reg_2513_reg[19]\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[19]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => D(21),
      CO(0) => \NLW_add_ln703_12_reg_2513_reg[21]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln703_12_reg_2513_reg[21]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(20),
      S(3 downto 1) => B"001",
      S(0) => O(0)
    );
\add_ln703_12_reg_2513_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln703_12_reg_2513_reg[3]_i_1_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[3]_i_1_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[3]_i_1_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[3]_i_1_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[7]_i_1_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[7]_i_1_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[7]_i_1_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \add_ln703_12_reg_2513_reg[7]\(3 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone0_in,
      CEB2 => src_kernel_win_0_va_10_fu_2100,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_RnM_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8 is
  port (
    p_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    add_ln703_17_reg_25030 : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    and_ln512_reg_2383_pp0_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_290_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_10_fu_290_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_290_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8 : entity is "filter_mac_muladdocq_DSP48_8";
end bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8 is
  signal \^add_ln703_17_reg_25030\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  add_ln703_17_reg_25030 <= \^add_ln703_17_reg_25030\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000110101100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => P(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone0_in,
      CEB2 => ap_block_pp0_stage0_subdone0_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln703_17_reg_25030\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => p_0(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => and_ln512_reg_2383_pp0_iter3_reg,
      O => \^add_ln703_17_reg_25030\
    );
\right_border_buf_0_10_fu_290[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(0),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(0),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[0]\
    );
\right_border_buf_0_10_fu_290[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(1),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(1),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[1]\
    );
\right_border_buf_0_10_fu_290[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(2),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(2),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[2]\
    );
\right_border_buf_0_10_fu_290[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(3),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(3),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[3]\
    );
\right_border_buf_0_10_fu_290[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(4),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(4),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[4]\
    );
\right_border_buf_0_10_fu_290[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(5),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(5),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[5]\
    );
\right_border_buf_0_10_fu_290[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(6),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(6),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[6]\
    );
\right_border_buf_0_10_fu_290[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(7),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_10_fu_290_reg[7]_0\(7),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_10_fu_290_reg[7]_1\(7),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_10_fu_290_reg[7]\
    );
\right_border_buf_0_5_fu_270[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[6]_0\(0),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[6]_1\(0),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[6]_2\(0),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[1]\
    );
\right_border_buf_0_5_fu_270[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[6]_0\(1),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[6]_1\(1),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[6]_2\(1),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[3]\
    );
\right_border_buf_0_5_fu_270[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[6]_0\(2),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[6]_1\(2),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[6]_2\(2),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[4]\
    );
\right_border_buf_0_5_fu_270[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_270_reg[6]_0\(3),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_5_fu_270_reg[6]_1\(3),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_5_fu_270_reg[6]_2\(3),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_5_fu_270_reg[6]\
    );
\right_border_buf_0_s_fu_250[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_250_reg[6]_0\(0),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_s_fu_250_reg[6]_1\(0),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_s_fu_250_reg[6]_2\(0),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[1]\
    );
\right_border_buf_0_s_fu_250[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_250_reg[6]_0\(1),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_s_fu_250_reg[6]_1\(1),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_s_fu_250_reg[6]_2\(1),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[3]\
    );
\right_border_buf_0_s_fu_250[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_250_reg[6]_0\(2),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_s_fu_250_reg[6]_1\(2),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_s_fu_250_reg[6]_2\(2),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[4]\
    );
\right_border_buf_0_s_fu_250[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_250_reg[6]_0\(3),
      I1 => \right_border_buf_0_10_fu_290_reg[0]_0\(0),
      I2 => \right_border_buf_0_s_fu_250_reg[6]_1\(3),
      I3 => \right_border_buf_0_10_fu_290_reg[0]_0\(1),
      I4 => \right_border_buf_0_s_fu_250_reg[6]_2\(3),
      I5 => \right_border_buf_0_10_fu_290_reg[0]_0\(2),
      O => \right_border_buf_0_s_fu_250_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8_32 : entity is "filter_mac_muladdocq_DSP48_8";
end bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8_32;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8_32 is
  signal grp_fu_1948_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000110101100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => grp_fu_1948_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(7),
      O => grp_fu_1948_p1(7)
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(6),
      O => grp_fu_1948_p1(6)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(5),
      O => grp_fu_1948_p1(5)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(4),
      O => grp_fu_1948_p1(4)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(3),
      O => grp_fu_1948_p1(3)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(2),
      O => grp_fu_1948_p1(2)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(1),
      O => grp_fu_1948_p1(1)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => p_1,
      I3 => p_2(0),
      O => grp_fu_1948_p1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdtde_DSP48_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    add_ln703_10_fu_1654_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    add_ln703_17_reg_25030 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[7]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[19]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdtde_DSP48_13 : entity is "filter_mac_muladdtde_DSP48_13";
end bd_0_hls_inst_0_filter_mac_muladdtde_DSP48_13;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdtde_DSP48_13 is
  signal \^p\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \add_ln703_12_reg_2513_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[21]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[21]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[21]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \NLW_add_ln703_12_reg_2513_reg[21]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln703_12_reg_2513_reg[21]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(18 downto 0) <= \^p\(18 downto 0);
\add_ln703_12_reg_2513_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[7]_i_6_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[11]_i_6_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[11]_i_6_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[11]_i_6_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[11]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(11 downto 8),
      O(3 downto 0) => add_ln703_10_fu_1654_p2(11 downto 8),
      S(3 downto 0) => \add_ln703_12_reg_2513[11]_i_5\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[11]_i_6_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[15]_i_6_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[15]_i_6_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[15]_i_6_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[15]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(15 downto 12),
      O(3 downto 0) => add_ln703_10_fu_1654_p2(15 downto 12),
      S(3 downto 0) => \add_ln703_12_reg_2513[15]_i_5\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[21]_i_4_n_1\,
      CO(3 downto 0) => \NLW_add_ln703_12_reg_2513_reg[21]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln703_12_reg_2513_reg[21]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln703_10_fu_1654_p2(20),
      S(3 downto 1) => B"000",
      S(0) => \add_ln703_12_reg_2513_reg[21]\(0)
    );
\add_ln703_12_reg_2513_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[15]_i_6_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[21]_i_4_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[21]_i_4_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[21]_i_4_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[21]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^p\(18 downto 16),
      O(3 downto 0) => add_ln703_10_fu_1654_p2(19 downto 16),
      S(3 downto 0) => \add_ln703_12_reg_2513[19]_i_5\(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln703_12_reg_2513_reg[3]_i_6_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[3]_i_6_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[3]_i_6_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[3]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(3 downto 0),
      O(3 downto 0) => add_ln703_10_fu_1654_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\add_ln703_12_reg_2513_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_12_reg_2513_reg[3]_i_6_n_1\,
      CO(3) => \add_ln703_12_reg_2513_reg[7]_i_6_n_1\,
      CO(2) => \add_ln703_12_reg_2513_reg[7]_i_6_n_2\,
      CO(1) => \add_ln703_12_reg_2513_reg[7]_i_6_n_3\,
      CO(0) => \add_ln703_12_reg_2513_reg[7]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(7 downto 4),
      O(3 downto 0) => add_ln703_10_fu_1654_p2(7 downto 4),
      S(3 downto 0) => \add_ln703_12_reg_2513[7]_i_5\(3 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone0_in,
      CEA2 => src_kernel_win_0_va_10_fu_2100,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => add_ln703_17_reg_25030,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => \^p\(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdudo_DSP48_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdudo_DSP48_14 : entity is "filter_mac_muladdudo_DSP48_14";
end bd_0_hls_inst_0_filter_mac_muladdudo_DSP48_14;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdudo_DSP48_14 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 20) => B"0000000000000000000000000000",
      C(19 downto 0) => p_0(19 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_2100,
      CEA2 => src_kernel_win_0_va_10_fu_2100,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_RnM_P_UNCONNECTED(47 downto 21),
      P(20 downto 0) => P(20 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdvdy_DSP48_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdvdy_DSP48_15 : entity is "filter_mac_muladdvdy_DSP48_15";
end bd_0_hls_inst_0_filter_mac_muladdvdy_DSP48_15;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdvdy_DSP48_15 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => p_0(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone0_in,
      CEA2 => src_kernel_win_0_va_10_fu_2100,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_RnM_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => P(19 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdwdI_DSP48_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdwdI_DSP48_16 : entity is "filter_mac_muladdwdI_DSP48_16";
end bd_0_hls_inst_0_filter_mac_muladdwdI_DSP48_16;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdwdI_DSP48_16 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => P(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone0_in,
      CEB2 => src_kernel_win_0_va_10_fu_2100,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => dout(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_start_for_CvtColoBew is
  port (
    start_for_CvtColor_U0_full_n : out STD_LOGIC;
    start_for_CvtColor_U0_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    start_for_Threshold_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_start_for_CvtColoBew : entity is "start_for_CvtColoBew";
end bd_0_hls_inst_0_start_for_CvtColoBew;

architecture STRUCTURE of bd_0_hls_inst_0_start_for_CvtColoBew is
  signal \internal_empty_n_i_1__13_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_1\ : STD_LOGIC;
  signal \mOutPtr_reg_n_1_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_1_[1]\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_full_n\ : STD_LOGIC;
begin
  start_for_CvtColor_U0_empty_n <= \^start_for_cvtcolor_u0_empty_n\;
  start_for_CvtColor_U0_full_n <= \^start_for_cvtcolor_u0_full_n\;
ap_idle_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_empty_n\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => start_once_reg_0,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_1_[0]\,
      I1 => \mOutPtr_reg_n_1_[1]\,
      I2 => internal_empty_n_reg_1,
      I3 => \mOutPtr[1]_i_2__3_n_1\,
      I4 => \^start_for_cvtcolor_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_1\,
      Q => \^start_for_cvtcolor_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_cvtcolor_u0_full_n\,
      I2 => \mOutPtr_reg_n_1_[0]\,
      I3 => \mOutPtr_reg_n_1_[1]\,
      I4 => \mOutPtr[1]_i_2__3_n_1\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__13_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_1\,
      Q => \^start_for_cvtcolor_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_1_[0]\,
      O => \mOutPtr[0]_i_1_n_1\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \mOutPtr_reg_n_1_[0]\,
      I1 => \mOutPtr[1]_i_2__3_n_1\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^start_for_cvtcolor_u0_empty_n\,
      I5 => \mOutPtr_reg_n_1_[1]\,
      O => \mOutPtr[1]_i_1_n_1\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_full_n\,
      I1 => start_for_Threshold_U0_empty_n,
      I2 => start_once_reg,
      O => \mOutPtr[1]_i_2__3_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_1\,
      Q => \mOutPtr_reg_n_1_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_1\,
      Q => \mOutPtr_reg_n_1_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_start_for_CvtColozec is
  port (
    start_for_CvtColor_1_U0_full_n : out STD_LOGIC;
    start_for_CvtColor_1_U0_empty_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_idle_0 : in STD_LOGIC;
    ap_idle_1 : in STD_LOGIC;
    ap_idle_2 : in STD_LOGIC;
    ap_idle_3 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_GaussianBlur_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_start_for_CvtColozec : entity is "start_for_CvtColozec";
end bd_0_hls_inst_0_start_for_CvtColozec;

architecture STRUCTURE of bd_0_hls_inst_0_start_for_CvtColozec is
  signal \internal_empty_n_i_1__7_n_1\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_1\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \^start_for_cvtcolor_1_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_cvtcolor_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_2 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair184";
begin
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_CvtColor_1_U0_empty_n <= \^start_for_cvtcolor_1_u0_empty_n\;
  start_for_CvtColor_1_U0_full_n <= \^start_for_cvtcolor_1_u0_full_n\;
ap_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => \^internal_full_n_reg_0\,
      I2 => ap_idle_0,
      I3 => ap_idle_1,
      I4 => ap_idle_2,
      I5 => ap_idle_3,
      O => ap_idle
    );
ap_idle_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_cvtcolor_1_u0_empty_n\,
      I1 => start_for_GaussianBlur_U0_full_n,
      I2 => start_once_reg_0,
      O => \^internal_empty_n_reg_0\
    );
ap_idle_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_for_cvtcolor_1_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_empty_n_reg_1,
      I3 => \mOutPtr[1]_i_2__0_n_1\,
      I4 => \^start_for_cvtcolor_1_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_1\,
      Q => \^start_for_cvtcolor_1_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_cvtcolor_1_u0_full_n\,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \mOutPtr[1]_i_2__0_n_1\,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__7_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_1\,
      Q => \^start_for_cvtcolor_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \^start_for_cvtcolor_1_u0_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^internal_full_n_reg_0\,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_1\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr[1]_i_2__0_n_1\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^start_for_cvtcolor_1_u0_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_1\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I1 => ap_start,
      I2 => \^start_for_cvtcolor_1_u0_full_n\,
      I3 => start_once_reg,
      O => \mOutPtr[1]_i_2__0_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_start_for_GaussiaAem is
  port (
    start_for_GaussianBlur_U0_full_n : out STD_LOGIC;
    start_for_GaussianBlur_U0_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_CvtColor_1_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_start_for_GaussiaAem : entity is "start_for_GaussiaAem";
end bd_0_hls_inst_0_start_for_GaussiaAem;

architecture STRUCTURE of bd_0_hls_inst_0_start_for_GaussiaAem is
  signal A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \internal_empty_n_i_1__10_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_1\ : STD_LOGIC;
  signal \^start_for_gaussianblur_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_gaussianblur_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair185";
begin
  start_for_GaussianBlur_U0_empty_n <= \^start_for_gaussianblur_u0_empty_n\;
  start_for_GaussianBlur_U0_full_n <= \^start_for_gaussianblur_u0_full_n\;
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \internal_full_n_i_2__0_n_1\,
      I4 => \^start_for_gaussianblur_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_1\,
      Q => \^start_for_gaussianblur_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_gaussianblur_u0_full_n\,
      I2 => A(0),
      I3 => A(1),
      I4 => \internal_full_n_i_2__0_n_1\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__10_n_1\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_gaussianblur_u0_full_n\,
      I1 => start_for_CvtColor_1_U0_empty_n,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__0_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_1\,
      Q => \^start_for_gaussianblur_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^start_for_gaussianblur_u0_full_n\,
      I2 => start_for_CvtColor_1_U0_empty_n,
      I3 => start_once_reg,
      I4 => A(0),
      O => \mOutPtr[0]_i_1_n_1\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => A(0),
      I1 => start_once_reg,
      I2 => start_for_CvtColor_1_U0_empty_n,
      I3 => \^start_for_gaussianblur_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => A(1),
      O => \mOutPtr[1]_i_1_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_1\,
      Q => A(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_1\,
      Q => A(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_start_for_Mat2AXICeG is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    start_for_Mat2AXIvideo_U0_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_CvtColor_U0_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_GaussianBlur_U0_empty_n : in STD_LOGIC;
    ap_idle_INST_0_i_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_start_for_Mat2AXICeG : entity is "start_for_Mat2AXICeG";
end bd_0_hls_inst_0_start_for_Mat2AXICeG;

architecture STRUCTURE of bd_0_hls_inst_0_start_for_Mat2AXICeG is
  signal \internal_empty_n_i_1__17_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__7_n_1\ : STD_LOGIC;
  signal \mOutPtr_reg_n_1_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_1_[1]\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_7 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair187";
begin
  start_for_Mat2AXIvideo_U0_empty_n <= \^start_for_mat2axivideo_u0_empty_n\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
ap_idle_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_empty_n\,
      I1 => Q(0),
      I2 => start_for_GaussianBlur_U0_empty_n,
      I3 => ap_idle_INST_0_i_6(0),
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_1_[0]\,
      I1 => \mOutPtr_reg_n_1_[1]\,
      I2 => \mOutPtr[1]_i_2__7_n_1\,
      I3 => \internal_full_n_i_2__4_n_1\,
      I4 => \^start_for_mat2axivideo_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_1\,
      Q => \^start_for_mat2axivideo_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_mat2axivideo_u0_full_n\,
      I2 => \mOutPtr_reg_n_1_[0]\,
      I3 => \mOutPtr_reg_n_1_[1]\,
      I4 => \internal_full_n_i_2__4_n_1\,
      I5 => \mOutPtr[1]_i_2__7_n_1\,
      O => \internal_full_n_i_1__17_n_1\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_for_CvtColor_U0_empty_n,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__4_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_1\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__7_n_1\,
      I1 => \^start_for_mat2axivideo_u0_full_n\,
      I2 => start_for_CvtColor_U0_empty_n,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg_n_1_[0]\,
      O => \mOutPtr[0]_i_1_n_1\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \mOutPtr_reg_n_1_[0]\,
      I1 => start_once_reg,
      I2 => start_for_CvtColor_U0_empty_n,
      I3 => \^start_for_mat2axivideo_u0_full_n\,
      I4 => \mOutPtr[1]_i_2__7_n_1\,
      I5 => \mOutPtr_reg_n_1_[1]\,
      O => \mOutPtr[1]_i_1_n_1\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_empty_n\,
      I1 => ap_done,
      O => \mOutPtr[1]_i_2__7_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_1\,
      Q => \mOutPtr_reg_n_1_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_1\,
      Q => \mOutPtr_reg_n_1_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_start_for_Threshoyd2 is
  port (
    start_for_Threshold_U0_empty_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce : out STD_LOGIC;
    internal_empty_n3_out : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    img_3_cols_V_c_full_n : in STD_LOGIC;
    img_0_rows_V_c_full_n : in STD_LOGIC;
    img_3_rows_V_c_full_n : in STD_LOGIC;
    img_0_cols_V_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_proc_U0_ap_ready_reg : in STD_LOGIC;
    start_for_CvtColor_U0_full_n : in STD_LOGIC;
    start_once_reg_1 : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_proc_U0_ap_ready_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_start_for_Threshoyd2 : entity is "start_for_Threshoyd2";
end bd_0_hls_inst_0_start_for_Threshoyd2;

architecture STRUCTURE of bd_0_hls_inst_0_start_for_Threshoyd2 is
  signal \^ce\ : STD_LOGIC;
  signal internal_empty_n3_out_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_1\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_1\ : STD_LOGIC;
  signal \^internal_full_n_reg_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_1\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_threshold_u0_empty_n\ : STD_LOGIC;
  signal start_for_Threshold_U0_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair188";
begin
  ce <= \^ce\;
  internal_full_n_reg_1 <= \^internal_full_n_reg_1\;
  start_for_Threshold_U0_empty_n <= \^start_for_threshold_u0_empty_n\;
ap_idle_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_threshold_u0_empty_n\,
      I1 => start_for_CvtColor_U0_full_n,
      I2 => start_once_reg_1,
      O => internal_empty_n_reg_0
    );
ap_idle_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => start_for_Threshold_U0_full_n,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_proc_U0_ap_ready_reg,
      O => \^internal_full_n_reg_1\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^internal_full_n_reg_1\,
      I1 => img_3_cols_V_c_full_n,
      I2 => img_0_rows_V_c_full_n,
      I3 => img_3_rows_V_c_full_n,
      I4 => img_0_cols_V_c_full_n,
      O => \^ce\
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A222A0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_proc_U0_ap_ready_reg,
      I3 => \^ce\,
      I4 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I5 => ap_sync_reg_Block_proc_U0_ap_ready_reg_0,
      O => ap_rst_n_1
    );
ap_sync_reg_Block_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022202220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_proc_U0_ap_ready_reg,
      I3 => \^ce\,
      I4 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I5 => ap_sync_reg_Block_proc_U0_ap_ready_reg_0,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_1\,
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(3),
      I3 => internal_empty_n3_out_0,
      I4 => \^start_for_threshold_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_1\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ce\,
      I1 => ce_0,
      O => internal_empty_n3_out
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      O => \internal_empty_n_i_2__1_n_1\
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^internal_full_n_reg_1\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^start_for_threshold_u0_empty_n\,
      O => internal_empty_n3_out_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_1\,
      Q => \^start_for_threshold_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => start_for_Threshold_U0_full_n,
      I2 => \internal_full_n_i_2__7_n_1\,
      I3 => start_once_reg,
      I4 => \^internal_full_n_reg_1\,
      I5 => internal_full_n_reg_2,
      O => \internal_full_n_i_1__3_n_1\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \internal_full_n_i_2__7_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_1\,
      Q => start_for_Threshold_U0_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_1\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ce\,
      I1 => \mOutPtr_reg[1]_0\,
      O => E(0)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__5_n_1\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => \mOutPtr_reg[1]_1\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_1\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ce\,
      I1 => ce_0,
      O => internal_full_n_reg_0(0)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4444444"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^internal_full_n_reg_1\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^start_for_threshold_u0_empty_n\,
      O => \mOutPtr[3]_i_1__1_n_1\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => \mOutPtr_reg[1]_1\,
      O => \mOutPtr[3]_i_2__0_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_1\,
      D => \mOutPtr[0]_i_1__4_n_1\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_1\,
      D => \mOutPtr[1]_i_1__5_n_1\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_1\,
      D => \mOutPtr[2]_i_1__1_n_1\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_1\,
      D => \mOutPtr[3]_i_2__0_n_1\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_xil_defaultlib_ibuf is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \tmp_user_V_fu_128_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_2 : out STD_LOGIC;
    \axi_last_V_reg_283_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_3 : out STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_4 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    icmp_ln126_fu_218_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ce : in STD_LOGIC;
    tmp_user_V_fu_128 : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_reg[0]\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \axi_last_V_reg_283_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_reg_283_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_last_V_reg_283_reg[0]_2\ : in STD_LOGIC;
    icmp_ln126_reg_274_pp0_iter1_reg : in STD_LOGIC;
    img_4_data_stream_2_empty_n : in STD_LOGIC;
    img_4_data_stream_1_empty_n : in STD_LOGIC;
    img_4_data_stream_0_empty_n : in STD_LOGIC;
    \icmp_ln126_reg_274_reg[0]\ : in STD_LOGIC;
    \ireg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln126_reg_274_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ireg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_xil_defaultlib_ibuf : entity is "xil_defaultlib_ibuf";
end bd_0_hls_inst_0_xil_defaultlib_ibuf;

architecture STRUCTURE of bd_0_hls_inst_0_xil_defaultlib_ibuf is
  signal \ap_CS_fsm[3]_i_2__3_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal \^ap_rst_n_3\ : STD_LOGIC;
  signal axi_last_V_reg_2830 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \ireg[32]_i_6_n_1\ : STD_LOGIC;
  signal \^ireg_reg[32]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \icmp_ln126_reg_274[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \icmp_ln126_reg_274_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ireg[32]_i_3__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ireg[32]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata_int[23]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata_int[31]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata_int[32]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[9]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[9]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_user_V_fu_128[0]_i_1\ : label is "soft_lutpair147";
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  ap_rst_n_3 <= \^ap_rst_n_3\;
  \ireg_reg[32]_0\(3 downto 0) <= \^ireg_reg[32]_0\(3 downto 0);
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \ap_CS_fsm[3]_i_2__3_n_1\,
      I2 => Q(1),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[3]_i_2__3_n_1\,
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ap_CS_fsm[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0F0E000E000E00"
    )
        port map (
      I0 => icmp_ln126_reg_274_pp0_iter1_reg,
      I1 => \^ap_rst_n_3\,
      I2 => \ireg_reg[32]_1\,
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => icmp_ln126_fu_218_p2,
      O => \ap_CS_fsm[3]_i_2__3_n_1\
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707000F0F0F000"
    )
        port map (
      I0 => icmp_ln126_fu_218_p2,
      I1 => ap_block_pp0_stage0_subdone3_in,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => Q(1),
      O => ap_rst_n_4
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40CC4000"
    )
        port map (
      I0 => icmp_ln126_fu_218_p2,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_subdone3_in,
      I4 => \ireg_reg[32]_1\,
      O => ap_rst_n_0
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_rst_n,
      I2 => \ireg_reg[32]_1\,
      I3 => ap_block_pp0_stage0_subdone3_in,
      I4 => ap_enable_reg_pp0_iter2_reg,
      O => ap_rst_n_1
    );
\axi_last_V_reg_283[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00AAAAAAAA"
    )
        port map (
      I0 => \axi_last_V_reg_283_reg[0]_0\,
      I1 => \axi_last_V_reg_283_reg[0]_1\(2),
      I2 => \axi_last_V_reg_283_reg[0]_1\(1),
      I3 => \axi_last_V_reg_283_reg[0]_2\,
      I4 => \axi_last_V_reg_283_reg[0]_1\(0),
      I5 => axi_last_V_reg_2830,
      O => \axi_last_V_reg_283_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC0EAC0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => ap_rst_n,
      I2 => \count_reg[0]\,
      I3 => \count_reg[0]_0\,
      I4 => video_out_TREADY,
      O => ap_rst_n_2
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => \count_reg[0]_0\,
      I3 => \count_reg[0]\,
      O => count(0)
    );
\icmp_ln126_reg_274[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_subdone3_in,
      I2 => icmp_ln126_fu_218_p2,
      I3 => \icmp_ln126_reg_274_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]_2\
    );
\icmp_ln126_reg_274_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_subdone3_in,
      I2 => \icmp_ln126_reg_274_reg[0]_0\,
      I3 => icmp_ln126_reg_274_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\ireg[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(3),
      I1 => \ireg_reg[7]_0\(0),
      I2 => video_out_TREADY,
      O => ireg01_out
    );
\ireg[32]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_subdone3_in,
      I2 => \icmp_ln126_reg_274_reg[0]_0\,
      I3 => \ireg_reg[32]_1\,
      O => \^ap_cs_fsm_reg[2]\
    );
\ireg[32]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008000FFFF"
    )
        port map (
      I0 => \^ap_rst_n_3\,
      I1 => img_4_data_stream_2_empty_n,
      I2 => img_4_data_stream_1_empty_n,
      I3 => img_4_data_stream_0_empty_n,
      I4 => \icmp_ln126_reg_274_reg[0]\,
      I5 => \ireg[32]_i_6_n_1\,
      O => ap_block_pp0_stage0_subdone3_in
    );
\ireg[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => icmp_ln126_reg_274_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^ireg_reg[32]_0\(3),
      I3 => ap_rst_n,
      O => \ireg[32]_i_6_n_1\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[23]_0\(1),
      Q => \^ireg_reg[32]_0\(1),
      R => \ireg_reg[7]_1\(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[23]_0\(2),
      Q => \^ireg_reg[32]_0\(2),
      R => \ireg_reg[7]_1\(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => '1',
      Q => \ireg_reg_n_1_[31]\,
      R => \ireg_reg[7]_1\(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \^ap_cs_fsm_reg[2]\,
      Q => \^ireg_reg[32]_0\(3),
      R => \ireg_reg[7]_1\(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[23]_0\(0),
      Q => \^ireg_reg[32]_0\(0),
      R => \ireg_reg[7]_1\(0)
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => ce,
      O => E(0)
    );
\odata_int[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ireg_reg[32]_0\(3),
      O => \^ap_rst_n_3\
    );
\odata_int[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \^ireg_reg[32]_0\(3),
      O => D(0)
    );
\odata_int[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(3),
      I1 => \^ap_cs_fsm_reg[2]\,
      O => D(1)
    );
\t_V_2_reg_190[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => axi_last_V_reg_2830,
      I2 => ap_enable_reg_pp0_iter0,
      O => SR(0)
    );
\t_V_2_reg_190[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => axi_last_V_reg_2830,
      O => ap_enable_reg_pp0_iter0_reg(0)
    );
\t_V_2_reg_190[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_block_pp0_stage0_subdone3_in,
      I2 => icmp_ln126_fu_218_p2,
      O => axi_last_V_reg_2830
    );
\tmp_user_V_fu_128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_128,
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => Q(0),
      I3 => \^ap_cs_fsm_reg[2]\,
      O => \tmp_user_V_fu_128_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_xil_defaultlib_ibuf_42 is
  port (
    video_in_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_xil_defaultlib_ibuf_42 : entity is "xil_defaultlib_ibuf";
end bd_0_hls_inst_0_xil_defaultlib_ibuf_42;

architecture STRUCTURE of bd_0_hls_inst_0_xil_defaultlib_ibuf_42 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \odata_int[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \odata_int[11]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \odata_int[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \odata_int[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \odata_int[14]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \odata_int[15]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \odata_int[16]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \odata_int[17]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \odata_int[18]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \odata_int[19]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata_int[20]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \odata_int[21]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \odata_int[22]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \odata_int[23]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \odata_int[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata_int[32]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \odata_int[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata_int[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata_int[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata_int[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata_int[7]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata_int[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata_int[9]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of video_in_TREADY_INST_0 : label is "soft_lutpair12";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => D(0)
    );
\odata_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(10),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[10]\,
      O => D(10)
    );
\odata_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(11),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[11]\,
      O => D(11)
    );
\odata_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(12),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[12]\,
      O => D(12)
    );
\odata_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(13),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[13]\,
      O => D(13)
    );
\odata_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(14),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[14]\,
      O => D(14)
    );
\odata_int[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(15),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[15]\,
      O => D(15)
    );
\odata_int[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(16),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[16]\,
      O => D(16)
    );
\odata_int[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(17),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[17]\,
      O => D(17)
    );
\odata_int[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(18),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[18]\,
      O => D(18)
    );
\odata_int[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(19),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[19]\,
      O => D(19)
    );
\odata_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(1),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[1]\,
      O => D(1)
    );
\odata_int[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(20),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[20]\,
      O => D(20)
    );
\odata_int[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(21),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[21]\,
      O => D(21)
    );
\odata_int[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(22),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[22]\,
      O => D(22)
    );
\odata_int[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(23),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[23]\,
      O => D(23)
    );
\odata_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(2),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[2]\,
      O => D(2)
    );
\odata_int[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[32]_0\(24),
      O => D(24)
    );
\odata_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => D(3)
    );
\odata_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(4),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[4]\,
      O => D(4)
    );
\odata_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(5),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[5]\,
      O => D(5)
    );
\odata_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(6),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[6]\,
      O => D(6)
    );
\odata_int[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(7),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[7]\,
      O => D(7)
    );
\odata_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(8),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[8]\,
      O => D(8)
    );
\odata_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[32]_0\(9),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[9]\,
      O => D(9)
    );
video_in_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ireg_reg[32]_0\(24),
      I1 => \^q\(0),
      I2 => ap_rst_n,
      O => video_in_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[3]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \ireg_reg[4]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized0\ : entity is "xil_defaultlib_ibuf";
end \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized0\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized0\ is
  signal \ireg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[4]_i_1_n_1\ : STD_LOGIC;
  signal \^ireg_reg[3]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[3]_0\ <= \^ireg_reg[3]_0\;
  p_0_in <= \^p_0_in\;
\ireg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088C0808"
    )
        port map (
      I0 => \^ireg_reg[3]_0\,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => video_out_TREADY,
      I4 => \ireg_reg[4]_0\,
      O => \ireg[3]_i_1_n_1\
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => D(0),
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => video_out_TREADY,
      I4 => \ireg_reg[4]_0\,
      O => \ireg[4]_i_1_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[3]_i_1_n_1\,
      Q => \^ireg_reg[3]_0\,
      R => '0'
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[4]_i_1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    tmp_user_V_fu_128 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1\ : entity is "xil_defaultlib_ibuf";
end \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1\ is
  signal \ireg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => tmp_user_V_fu_128,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => video_out_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1__0_n_1\
    );
\ireg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => D(0),
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => video_out_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__0_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__0_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_19\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_19\ : entity is "xil_defaultlib_ibuf";
end \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_19\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_19\ is
  signal \ireg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => \ireg_reg[0]_1\,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => video_out_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1__0_n_1\
    );
\ireg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => D(0),
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => video_out_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__0_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__0_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_38\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_38\ : entity is "xil_defaultlib_ibuf";
end \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_38\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_38\ is
  signal \ireg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => video_in_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[0]_0\,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_1\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[0]_0\,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
\odata_int[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg_n_1_[0]\,
      O => cdata(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_40\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_40\ : entity is "xil_defaultlib_ibuf";
end \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_40\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_40\ is
  signal \ireg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => video_in_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[0]_0\,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_1\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[0]_0\,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
\odata_int[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg_n_1_[0]\,
      O => cdata(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_xil_defaultlib_obuf is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \odata_int_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_4__0\ : in STD_LOGIC;
    \ireg[32]_i_4__0_0\ : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \ireg_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_xil_defaultlib_obuf : entity is "xil_defaultlib_obuf";
end bd_0_hls_inst_0_xil_defaultlib_obuf;

architecture STRUCTURE of bd_0_hls_inst_0_xil_defaultlib_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\ireg[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => video_out_TREADY,
      I2 => \ireg_reg[7]\(0),
      I3 => ap_rst_n,
      O => \odata_int_reg[32]_0\(0)
    );
\ireg[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ireg[32]_i_4__0\,
      I1 => \ireg[32]_i_4__0_0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\odata_int[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^q\(4),
      O => p_0_in
    );
\odata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => SS(0)
    );
\odata_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => SS(0)
    );
\odata_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => SS(0)
    );
\odata_int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => SS(0)
    );
\odata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_xil_defaultlib_obuf_43 is
  port (
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    \eol_0_i_reg_311_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[32]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \odata_int_reg[32]_1\ : out STD_LOGIC;
    \odata_int_reg[32]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_1_i_reg_289_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_289_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_289_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    t_V_4_reg_300 : out STD_LOGIC;
    sof_1_i_fu_1760 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_2_i_reg_323_reg[0]\ : out STD_LOGIC;
    \p_Val2_s_reg_336_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_1_i_reg_289_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln73_reg_508_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[32]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[32]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_2 : out STD_LOGIC;
    p_1_in3_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eol_0_i_reg_311_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_278_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_3_i_reg_360_reg[0]\ : in STD_LOGIC;
    \tmp_2_reg_531_reg[7]\ : in STD_LOGIC;
    \axi_data_V_3_i_reg_360_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tmp_2_reg_531_reg[7]_0\ : in STD_LOGIC;
    \axi_data_V_1_i_reg_289_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[4]_1\ : in STD_LOGIC;
    axi_last_V_0_i_reg_247 : in STD_LOGIC;
    \axi_data_V_1_i_reg_289_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_1_i_fu_176 : in STD_LOGIC;
    \odata_int_reg[32]_5\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_xil_defaultlib_obuf_43 : entity is "xil_defaultlib_obuf";
end bd_0_hls_inst_0_xil_defaultlib_obuf_43;

architecture STRUCTURE of bd_0_hls_inst_0_xil_defaultlib_obuf_43 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter1_reg\ : STD_LOGIC;
  signal \ireg[32]_i_4_n_1\ : STD_LOGIC;
  signal \odata_int[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[32]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^odata_int_reg[32]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[14]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[22]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[23]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_1_i_reg_289[9]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[12]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[14]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[15]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[17]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[18]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[20]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[22]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[23]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_360[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \eol_0_i_reg_311[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \eol_2_i_reg_372[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \eol_reg_278[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \icmp_ln73_reg_508[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ireg[32]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ireg[32]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_336[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sof_1_i_fu_176[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \t_V_4_reg_300[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \t_V_4_reg_300[0]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_487[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_reg_521[7]_i_1\ : label is "soft_lutpair43";
begin
  SR(0) <= \^sr\(0);
  ap_enable_reg_pp1_iter1_reg <= \^ap_enable_reg_pp1_iter1_reg\;
  \odata_int_reg[32]_0\(24 downto 0) <= \^odata_int_reg[32]_0\(24 downto 0);
  \odata_int_reg[32]_1\ <= \^odata_int_reg[32]_1\;
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]\,
      I1 => \SRL_SIG_reg[0][7]_0\,
      I2 => \ap_CS_fsm[5]_i_2_n_1\,
      O => \^ap_enable_reg_pp1_iter1_reg\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFF44444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\(0),
      I1 => Q(2),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm[4]_i_2_n_1\,
      I4 => CO(0),
      I5 => Q(3),
      O => ap_enable_reg_pp1_iter0_reg_0(0)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_1\,
      I1 => \tmp_2_reg_531_reg[7]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => CO(0),
      I4 => \^odata_int_reg[32]_0\(24),
      O => \ap_CS_fsm[4]_i_2_n_1\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => CO(0),
      I2 => \ap_CS_fsm[5]_i_2_n_1\,
      O => ap_enable_reg_pp1_iter0_reg_0(1)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0010FFFFFFFF"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(24),
      I1 => CO(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \ap_CS_fsm_reg[4]_1\,
      I5 => Q(3),
      O => \ap_CS_fsm[5]_i_2_n_1\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D000D00000"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg[4]_0\(0),
      I4 => Q(2),
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_rst_n_0
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500000005C0C0000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[4]_i_2_n_1\,
      I3 => \SRL_SIG_reg[0][7]\,
      I4 => ap_rst_n,
      I5 => CO(0),
      O => ap_enable_reg_pp1_iter0_reg
    );
\axi_data_V_1_i_reg_289[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(0),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(0),
      O => \p_Val2_s_reg_336_reg[23]\(0)
    );
\axi_data_V_1_i_reg_289[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(10),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(10),
      O => \p_Val2_s_reg_336_reg[23]\(10)
    );
\axi_data_V_1_i_reg_289[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(11),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(11),
      O => \p_Val2_s_reg_336_reg[23]\(11)
    );
\axi_data_V_1_i_reg_289[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(12),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(12),
      O => \p_Val2_s_reg_336_reg[23]\(12)
    );
\axi_data_V_1_i_reg_289[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(13),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(13),
      O => \p_Val2_s_reg_336_reg[23]\(13)
    );
\axi_data_V_1_i_reg_289[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(14),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(14),
      O => \p_Val2_s_reg_336_reg[23]\(14)
    );
\axi_data_V_1_i_reg_289[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(15),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(15),
      O => \p_Val2_s_reg_336_reg[23]\(15)
    );
\axi_data_V_1_i_reg_289[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(16),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(16),
      O => \p_Val2_s_reg_336_reg[23]\(16)
    );
\axi_data_V_1_i_reg_289[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(17),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(17),
      O => \p_Val2_s_reg_336_reg[23]\(17)
    );
\axi_data_V_1_i_reg_289[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(18),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(18),
      O => \p_Val2_s_reg_336_reg[23]\(18)
    );
\axi_data_V_1_i_reg_289[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(19),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(19),
      O => \p_Val2_s_reg_336_reg[23]\(19)
    );
\axi_data_V_1_i_reg_289[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(1),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(1),
      O => \p_Val2_s_reg_336_reg[23]\(1)
    );
\axi_data_V_1_i_reg_289[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(20),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(20),
      O => \p_Val2_s_reg_336_reg[23]\(20)
    );
\axi_data_V_1_i_reg_289[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(21),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(21),
      O => \p_Val2_s_reg_336_reg[23]\(21)
    );
\axi_data_V_1_i_reg_289[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(22),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(22),
      O => \p_Val2_s_reg_336_reg[23]\(22)
    );
\axi_data_V_1_i_reg_289[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\(0),
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\axi_data_V_1_i_reg_289[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(23),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(23),
      O => \p_Val2_s_reg_336_reg[23]\(23)
    );
\axi_data_V_1_i_reg_289[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(2),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(2),
      O => \p_Val2_s_reg_336_reg[23]\(2)
    );
\axi_data_V_1_i_reg_289[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(3),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(3),
      O => \p_Val2_s_reg_336_reg[23]\(3)
    );
\axi_data_V_1_i_reg_289[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(4),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(4),
      O => \p_Val2_s_reg_336_reg[23]\(4)
    );
\axi_data_V_1_i_reg_289[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(5),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(5),
      O => \p_Val2_s_reg_336_reg[23]\(5)
    );
\axi_data_V_1_i_reg_289[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(6),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(6),
      O => \p_Val2_s_reg_336_reg[23]\(6)
    );
\axi_data_V_1_i_reg_289[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(7),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(7),
      O => \p_Val2_s_reg_336_reg[23]\(7)
    );
\axi_data_V_1_i_reg_289[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(8),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(8),
      O => \p_Val2_s_reg_336_reg[23]\(8)
    );
\axi_data_V_1_i_reg_289[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_1_i_reg_289_reg[23]_1\(9),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_2\(9),
      O => \p_Val2_s_reg_336_reg[23]\(9)
    );
\axi_data_V_3_i_reg_360[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(0),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(0),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(0)
    );
\axi_data_V_3_i_reg_360[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(10),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(10),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(10)
    );
\axi_data_V_3_i_reg_360[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(11),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(11),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(11)
    );
\axi_data_V_3_i_reg_360[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(12),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(12),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(12)
    );
\axi_data_V_3_i_reg_360[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(13),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(13),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(13)
    );
\axi_data_V_3_i_reg_360[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(14),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(14),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(14)
    );
\axi_data_V_3_i_reg_360[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(15),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(15),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(15)
    );
\axi_data_V_3_i_reg_360[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(16),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(16),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(16)
    );
\axi_data_V_3_i_reg_360[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(17),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(17),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(17)
    );
\axi_data_V_3_i_reg_360[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(18),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(18),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(18)
    );
\axi_data_V_3_i_reg_360[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(19),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(19),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(19)
    );
\axi_data_V_3_i_reg_360[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(1),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(1),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(1)
    );
\axi_data_V_3_i_reg_360[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(20),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(20),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(20)
    );
\axi_data_V_3_i_reg_360[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(21),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(21),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(21)
    );
\axi_data_V_3_i_reg_360[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(22),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(22),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(22)
    );
\axi_data_V_3_i_reg_360[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(23),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(23),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(23)
    );
\axi_data_V_3_i_reg_360[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(2),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(2),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(2)
    );
\axi_data_V_3_i_reg_360[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(3),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(3),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(3)
    );
\axi_data_V_3_i_reg_360[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(4),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(4),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(4)
    );
\axi_data_V_3_i_reg_360[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(5),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(5),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(5)
    );
\axi_data_V_3_i_reg_360[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(6),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(6),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(6)
    );
\axi_data_V_3_i_reg_360[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(7),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(7),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(7)
    );
\axi_data_V_3_i_reg_360[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(8),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(8),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(8)
    );
\axi_data_V_3_i_reg_360[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(9),
      I1 => Q(4),
      I2 => \^odata_int_reg[32]_0\(9),
      O => \axi_data_V_1_i_reg_289_reg[23]_0\(9)
    );
\axi_last_V_2_i_reg_323[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg[4]_1\,
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => CO(0),
      I4 => \^odata_int_reg[32]_0\(24),
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm_reg[4]\
    );
\eol_0_i_reg_311[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACAC0CA"
    )
        port map (
      I0 => \eol_0_i_reg_311_reg[0]_0\,
      I1 => \eol_reg_278_reg[0]\,
      I2 => \^ap_enable_reg_pp1_iter1_reg\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[4]_0\(0),
      O => \eol_0_i_reg_311_reg[0]\
    );
\eol_2_i_reg_372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \axi_data_V_3_i_reg_360_reg[0]\,
      I3 => \^odata_int_reg[32]_0\(24),
      O => E(0)
    );
\eol_reg_278[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eol_reg_278_reg[0]\,
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => axi_last_V_0_i_reg_247,
      O => \axi_last_V_2_i_reg_323_reg[0]\
    );
\icmp_ln73_reg_508[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\,
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      I2 => CO(0),
      O => \icmp_ln73_reg_508_reg[0]\
    );
\ireg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(24),
      I1 => \^odata_int_reg[32]_1\,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => \odata_int_reg[32]_3\(0)
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ireg_reg[0]\(0),
      I1 => \^odata_int_reg[32]_0\(24),
      I2 => \^odata_int_reg[32]_1\,
      O => \ireg_reg[32]\(0)
    );
\ireg[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F111F11111"
    )
        port map (
      I0 => \ireg[32]_i_4_n_1\,
      I1 => \tmp_2_reg_531_reg[7]\,
      I2 => \^odata_int_reg[32]_0\(24),
      I3 => \axi_data_V_3_i_reg_360_reg[0]\,
      I4 => Q(5),
      I5 => Q(0),
      O => \^odata_int_reg[32]_1\
    );
\ireg[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F7FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^odata_int_reg[32]_0\(24),
      I2 => CO(0),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \ap_CS_fsm_reg[4]_1\,
      I5 => Q(3),
      O => \ireg[32]_i_4_n_1\
    );
\odata_int[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata_int[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_int_reg[32]_1\,
      I1 => \^odata_int_reg[32]_0\(24),
      O => \odata_int[32]_i_1__0_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(0),
      Q => \^odata_int_reg[32]_0\(0),
      R => \^sr\(0)
    );
\odata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(10),
      Q => \^odata_int_reg[32]_0\(10),
      R => \^sr\(0)
    );
\odata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(11),
      Q => \^odata_int_reg[32]_0\(11),
      R => \^sr\(0)
    );
\odata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(12),
      Q => \^odata_int_reg[32]_0\(12),
      R => \^sr\(0)
    );
\odata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(13),
      Q => \^odata_int_reg[32]_0\(13),
      R => \^sr\(0)
    );
\odata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(14),
      Q => \^odata_int_reg[32]_0\(14),
      R => \^sr\(0)
    );
\odata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(15),
      Q => \^odata_int_reg[32]_0\(15),
      R => \^sr\(0)
    );
\odata_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(16),
      Q => \^odata_int_reg[32]_0\(16),
      R => \^sr\(0)
    );
\odata_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(17),
      Q => \^odata_int_reg[32]_0\(17),
      R => \^sr\(0)
    );
\odata_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(18),
      Q => \^odata_int_reg[32]_0\(18),
      R => \^sr\(0)
    );
\odata_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(19),
      Q => \^odata_int_reg[32]_0\(19),
      R => \^sr\(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(1),
      Q => \^odata_int_reg[32]_0\(1),
      R => \^sr\(0)
    );
\odata_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(20),
      Q => \^odata_int_reg[32]_0\(20),
      R => \^sr\(0)
    );
\odata_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(21),
      Q => \^odata_int_reg[32]_0\(21),
      R => \^sr\(0)
    );
\odata_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(22),
      Q => \^odata_int_reg[32]_0\(22),
      R => \^sr\(0)
    );
\odata_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(23),
      Q => \^odata_int_reg[32]_0\(23),
      R => \^sr\(0)
    );
\odata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(2),
      Q => \^odata_int_reg[32]_0\(2),
      R => \^sr\(0)
    );
\odata_int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(24),
      Q => \^odata_int_reg[32]_0\(24),
      R => \^sr\(0)
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(3),
      Q => \^odata_int_reg[32]_0\(3),
      R => \^sr\(0)
    );
\odata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(4),
      Q => \^odata_int_reg[32]_0\(4),
      R => \^sr\(0)
    );
\odata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(5),
      Q => \^odata_int_reg[32]_0\(5),
      R => \^sr\(0)
    );
\odata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(6),
      Q => \^odata_int_reg[32]_0\(6),
      R => \^sr\(0)
    );
\odata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(7),
      Q => \^odata_int_reg[32]_0\(7),
      R => \^sr\(0)
    );
\odata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(8),
      Q => \^odata_int_reg[32]_0\(8),
      R => \^sr\(0)
    );
\odata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_int[32]_i_1__0_n_1\,
      D => \odata_int_reg[32]_5\(9),
      Q => \^odata_int_reg[32]_0\(9),
      R => \^sr\(0)
    );
\p_Val2_s_reg_336[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(0),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(0),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(0),
      O => D(0)
    );
\p_Val2_s_reg_336[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(10),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(10),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(10),
      O => D(10)
    );
\p_Val2_s_reg_336[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(11),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(11),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(11),
      O => D(11)
    );
\p_Val2_s_reg_336[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(12),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(12),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(12),
      O => D(12)
    );
\p_Val2_s_reg_336[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(13),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(13),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(13),
      O => D(13)
    );
\p_Val2_s_reg_336[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(14),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(14),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(14),
      O => D(14)
    );
\p_Val2_s_reg_336[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(15),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(15),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(15),
      O => D(15)
    );
\p_Val2_s_reg_336[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(16),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(16),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(16),
      O => D(16)
    );
\p_Val2_s_reg_336[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(17),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(17),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(17),
      O => D(17)
    );
\p_Val2_s_reg_336[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(18),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(18),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(18),
      O => D(18)
    );
\p_Val2_s_reg_336[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(19),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(19),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(19),
      O => D(19)
    );
\p_Val2_s_reg_336[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(1),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(1),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(1),
      O => D(1)
    );
\p_Val2_s_reg_336[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(20),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(20),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(20),
      O => D(20)
    );
\p_Val2_s_reg_336[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(21),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(21),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(21),
      O => D(21)
    );
\p_Val2_s_reg_336[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(22),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(22),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(22),
      O => D(22)
    );
\p_Val2_s_reg_336[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      O => ap_enable_reg_pp1_iter0_reg_1(0)
    );
\p_Val2_s_reg_336[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(23),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(23),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(23),
      O => D(23)
    );
\p_Val2_s_reg_336[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(2),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(2),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(2),
      O => D(2)
    );
\p_Val2_s_reg_336[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(3),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(3),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(3),
      O => D(3)
    );
\p_Val2_s_reg_336[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(4),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(4),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(4),
      O => D(4)
    );
\p_Val2_s_reg_336[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(5),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(5),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(5),
      O => D(5)
    );
\p_Val2_s_reg_336[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(6),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(6),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(6),
      O => D(6)
    );
\p_Val2_s_reg_336[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(7),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(7),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(7),
      O => D(7)
    );
\p_Val2_s_reg_336[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(8),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(8),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(8),
      O => D(8)
    );
\p_Val2_s_reg_336[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(9),
      I1 => CO(0),
      I2 => \tmp_2_reg_531_reg[7]\,
      I3 => \axi_data_V_3_i_reg_360_reg[23]\(9),
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \axi_data_V_1_i_reg_289_reg[23]_1\(9),
      O => D(9)
    );
\sof_1_i_fu_176[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFB00"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_1\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => CO(0),
      I3 => sof_1_i_fu_176,
      I4 => Q(1),
      O => ap_enable_reg_pp1_iter0_reg_2
    );
\t_V_4_reg_300[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_1\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => CO(0),
      I3 => \ap_CS_fsm_reg[4]_0\(0),
      I4 => Q(2),
      O => t_V_4_reg_300
    );
\t_V_4_reg_300[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_1\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => CO(0),
      O => sof_1_i_fu_1760
    );
\tmp_1_reg_526[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(8),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(8),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(8),
      O => \axi_data_V_1_i_reg_289_reg[15]\(0)
    );
\tmp_1_reg_526[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(9),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(9),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(9),
      O => \axi_data_V_1_i_reg_289_reg[15]\(1)
    );
\tmp_1_reg_526[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(10),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(10),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(10),
      O => \axi_data_V_1_i_reg_289_reg[15]\(2)
    );
\tmp_1_reg_526[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(11),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(11),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(11),
      O => \axi_data_V_1_i_reg_289_reg[15]\(3)
    );
\tmp_1_reg_526[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(12),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(12),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(12),
      O => \axi_data_V_1_i_reg_289_reg[15]\(4)
    );
\tmp_1_reg_526[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(13),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(13),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(13),
      O => \axi_data_V_1_i_reg_289_reg[15]\(5)
    );
\tmp_1_reg_526[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(14),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(14),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(14),
      O => \axi_data_V_1_i_reg_289_reg[15]\(6)
    );
\tmp_1_reg_526[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(15),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(15),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(15),
      O => \axi_data_V_1_i_reg_289_reg[15]\(7)
    );
\tmp_2_reg_531[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(16),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(16),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(16),
      O => \axi_data_V_1_i_reg_289_reg[23]\(0)
    );
\tmp_2_reg_531[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(17),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(17),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(17),
      O => \axi_data_V_1_i_reg_289_reg[23]\(1)
    );
\tmp_2_reg_531[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(18),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(18),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(18),
      O => \axi_data_V_1_i_reg_289_reg[23]\(2)
    );
\tmp_2_reg_531[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(19),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(19),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(19),
      O => \axi_data_V_1_i_reg_289_reg[23]\(3)
    );
\tmp_2_reg_531[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(20),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(20),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(20),
      O => \axi_data_V_1_i_reg_289_reg[23]\(4)
    );
\tmp_2_reg_531[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(21),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(21),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(21),
      O => \axi_data_V_1_i_reg_289_reg[23]\(5)
    );
\tmp_2_reg_531[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(22),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(22),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(22),
      O => \axi_data_V_1_i_reg_289_reg[23]\(6)
    );
\tmp_2_reg_531[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(23),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(23),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(23),
      O => \axi_data_V_1_i_reg_289_reg[23]\(7)
    );
\tmp_last_V_reg_487[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^odata_int_reg[32]_0\(24),
      I1 => Q(0),
      O => \odata_int_reg[32]_2\(0)
    );
\tmp_reg_521[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(0),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(0),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(0),
      O => \axi_data_V_1_i_reg_289_reg[7]\(0)
    );
\tmp_reg_521[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(1),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(1),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(1),
      O => \axi_data_V_1_i_reg_289_reg[7]\(1)
    );
\tmp_reg_521[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(2),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(2),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(2),
      O => \axi_data_V_1_i_reg_289_reg[7]\(2)
    );
\tmp_reg_521[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(3),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(3),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(3),
      O => \axi_data_V_1_i_reg_289_reg[7]\(3)
    );
\tmp_reg_521[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(4),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(4),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(4),
      O => \axi_data_V_1_i_reg_289_reg[7]\(4)
    );
\tmp_reg_521[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(5),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(5),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(5),
      O => \axi_data_V_1_i_reg_289_reg[7]\(5)
    );
\tmp_reg_521[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(6),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(6),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(6),
      O => \axi_data_V_1_i_reg_289_reg[7]\(6)
    );
\tmp_reg_521[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      O => \odata_int_reg[32]_4\(0)
    );
\tmp_reg_521[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_3_i_reg_360_reg[23]\(7),
      I1 => \tmp_2_reg_531_reg[7]_0\,
      I2 => \axi_data_V_1_i_reg_289_reg[23]_1\(7),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \^odata_int_reg[32]_0\(7),
      O => \axi_data_V_1_i_reg_289_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized0\ is
  port (
    \odata_int_reg[4]_0\ : out STD_LOGIC;
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TREADY : in STD_LOGIC;
    \odata_int_reg[3]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized0\ : entity is "xil_defaultlib_obuf";
end \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized0\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized0\ is
  signal \odata_int[3]_i_1_n_1\ : STD_LOGIC;
  signal \odata_int[4]_i_1_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[4]_0\ : STD_LOGIC;
  signal \^video_out_tkeep\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \odata_int_reg[4]_0\ <= \^odata_int_reg[4]_0\;
  video_out_TKEEP(0) <= \^video_out_tkeep\(0);
\odata_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBB0BB"
    )
        port map (
      I0 => \odata_int_reg[3]_0\,
      I1 => p_0_in,
      I2 => video_out_TREADY,
      I3 => \^odata_int_reg[4]_0\,
      I4 => \^video_out_tkeep\(0),
      O => \odata_int[3]_i_1_n_1\
    );
\odata_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D(0),
      I2 => video_out_TREADY,
      I3 => \^odata_int_reg[4]_0\,
      O => \odata_int[4]_i_1_n_1\
    );
\odata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[3]_i_1_n_1\,
      Q => \^video_out_tkeep\(0),
      R => SS(0)
    );
\odata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[4]_i_1_n_1\,
      Q => \^odata_int_reg[4]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_user_V_fu_128 : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1\ : entity is "xil_defaultlib_obuf";
end \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1\ is
  signal \odata_int[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \odata_int[0]_i_2_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \^video_out_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__0\ : label is "soft_lutpair155";
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  video_out_TUSER(0) <= \^video_out_tuser\(0);
\odata_int[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => tmp_user_V_fu_128,
      I1 => p_0_in,
      I2 => \odata_int_reg[0]_0\,
      I3 => \odata_int[0]_i_2_n_1\,
      I4 => \^video_out_tuser\(0),
      O => \odata_int[0]_i_1__0_n_1\
    );
\odata_int[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_out_TREADY,
      I2 => \^odata_int_reg[1]_0\,
      O => \odata_int[0]_i_2_n_1\
    );
\odata_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D(0),
      I2 => video_out_TREADY,
      I3 => \^odata_int_reg[1]_0\,
      O => \odata_int[1]_i_1__0_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__0_n_1\,
      Q => \^video_out_tuser\(0),
      R => SS(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__0_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_20\ is
  port (
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    \odata_int_reg[0]_1\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_20\ : entity is "xil_defaultlib_obuf";
end \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_20\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_20\ is
  signal \odata_int[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \odata_int[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal \^video_out_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata_int[0]_i_2__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata_int[1]_i_1__0\ : label is "soft_lutpair154";
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
  video_out_TLAST(0) <= \^video_out_tlast\(0);
\odata_int[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \odata_int_reg[0]_0\,
      I1 => p_0_in,
      I2 => \odata_int_reg[0]_1\,
      I3 => \odata_int[0]_i_2__0_n_1\,
      I4 => \^video_out_tlast\(0),
      O => \odata_int[0]_i_1__0_n_1\
    );
\odata_int[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_out_TREADY,
      I2 => \^odata_int_reg[1]_0\,
      O => \odata_int[0]_i_2__0_n_1\
    );
\odata_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D(0),
      I2 => video_out_TREADY,
      I3 => \^odata_int_reg[1]_0\,
      O => \odata_int[1]_i_1__0_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1__0_n_1\,
      Q => \^video_out_tlast\(0),
      R => SS(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1__0_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_39\ : entity is "xil_defaultlib_obuf";
end \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_39\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_39\ is
  signal \odata_int[0]_i_1_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  signal video_in_TUSER_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair45";
begin
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => video_in_TUSER_int,
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[2]\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => video_in_TUSER_int,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]\(0),
      O => D(1)
    );
\odata_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => cdata(0),
      I1 => \odata_int_reg[0]_0\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => video_in_TUSER_int,
      O => \odata_int[0]_i_1_n_1\
    );
\odata_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => video_in_TVALID,
      I2 => \odata_int_reg[0]_0\,
      I3 => \^odata_int_reg[1]_0\,
      O => \odata_int[1]_i_1_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1_n_1\,
      Q => video_in_TUSER_int,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_41\ is
  port (
    \sof_1_i_fu_176_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \eol_0_i_reg_311_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[0]_0\ : out STD_LOGIC;
    \eol_reg_278_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[0]_1\ : out STD_LOGIC;
    \odata_int_reg[1]_0\ : out STD_LOGIC;
    sof_1_i_fu_176 : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_2_reg_531_reg[7]\ : in STD_LOGIC;
    \tmp_2_reg_531_reg[7]_0\ : in STD_LOGIC;
    \eol_2_i_reg_372_reg[0]\ : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    eol_reg_278 : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_1\ : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_2\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \odata_int_reg[0]_2\ : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_41\ : entity is "xil_defaultlib_obuf";
end \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_41\;

architecture STRUCTURE of \bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_41\ is
  signal \odata_int[0]_i_1_n_1\ : STD_LOGIC;
  signal \odata_int[1]_i_1_n_1\ : STD_LOGIC;
  signal \^odata_int_reg[0]_0\ : STD_LOGIC;
  signal \^odata_int_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_3_i_reg_348[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \eol_2_i_reg_372[0]_i_2\ : label is "soft_lutpair44";
begin
  \odata_int_reg[0]_0\ <= \^odata_int_reg[0]_0\;
  \odata_int_reg[1]_0\ <= \^odata_int_reg[1]_0\;
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222222"
    )
        port map (
      I0 => \tmp_2_reg_531_reg[7]_0\,
      I1 => \tmp_2_reg_531_reg[7]\,
      I2 => img_0_data_stream_0_full_n,
      I3 => img_0_data_stream_2_full_n,
      I4 => img_0_data_stream_1_full_n,
      O => ap_enable_reg_pp1_iter1_reg
    );
\axi_last_V_2_i_reg_323[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFF0A0C0A00"
    )
        port map (
      I0 => \^odata_int_reg[0]_0\,
      I1 => eol_reg_278,
      I2 => \axi_last_V_2_i_reg_323_reg[0]_0\,
      I3 => \axi_last_V_2_i_reg_323_reg[0]_1\,
      I4 => \axi_last_V_2_i_reg_323_reg[0]_2\,
      I5 => \axi_last_V_2_i_reg_323_reg[0]\,
      O => \odata_int_reg[0]_1\
    );
\axi_last_V_3_i_reg_348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eol_reg_278,
      I1 => Q(1),
      I2 => \^odata_int_reg[0]_0\,
      O => \eol_reg_278_reg[0]\
    );
\eol_2_i_reg_372[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eol_2_i_reg_372_reg[0]\,
      I1 => Q(1),
      I2 => \^odata_int_reg[0]_0\,
      O => \eol_0_i_reg_311_reg[0]\
    );
\odata_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => cdata(0),
      I1 => \odata_int_reg[0]_2\,
      I2 => \^odata_int_reg[1]_0\,
      I3 => \^odata_int_reg[0]_0\,
      O => \odata_int[0]_i_1_n_1\
    );
\odata_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => video_in_TVALID,
      I2 => \odata_int_reg[0]_2\,
      I3 => \^odata_int_reg[1]_0\,
      O => \odata_int[1]_i_1_n_1\
    );
\odata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[0]_i_1_n_1\,
      Q => \^odata_int_reg[0]_0\,
      R => SR(0)
    );
\odata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata_int[1]_i_1_n_1\,
      Q => \^odata_int_reg[1]_0\,
      R => SR(0)
    );
\p_Val2_s_reg_336[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAEAAAAA"
    )
        port map (
      I0 => sof_1_i_fu_176,
      I1 => \axi_last_V_2_i_reg_323_reg[0]\,
      I2 => Q(0),
      I3 => \tmp_2_reg_531_reg[7]\,
      I4 => \tmp_2_reg_531_reg[7]_0\,
      I5 => \eol_2_i_reg_372_reg[0]\,
      O => \sof_1_i_fu_176_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_3_reg_2336_reg[0]\ : out STD_LOGIC;
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    icmp_ln887_reg_2291 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[7]\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[3]\ : in STD_LOGIC;
    din1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_s_fu_250_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg : entity is "Filter2D_k_buf_0_eOg";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_31
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ce0 => ce0,
      din1(0) => din1(0),
      icmp_ln887_reg_2291 => icmp_ln887_reg_2291,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3 downto 0) => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      \right_border_buf_0_s_fu_250_reg[2]\ => \right_border_buf_0_s_fu_250_reg[2]\,
      \right_border_buf_0_s_fu_250_reg[4]\ => \right_border_buf_0_s_fu_250_reg[4]\,
      \right_border_buf_0_s_fu_250_reg[5]\ => \right_border_buf_0_s_fu_250_reg[5]\,
      \right_border_buf_0_s_fu_250_reg[6]\ => \right_border_buf_0_s_fu_250_reg[6]\,
      \src_kernel_win_0_va_20_reg_2433_reg[0]\ => \src_kernel_win_0_va_20_reg_2433_reg[0]\,
      \src_kernel_win_0_va_20_reg_2433_reg[0]_0\ => \src_kernel_win_0_va_20_reg_2433_reg[0]_0\,
      \src_kernel_win_0_va_20_reg_2433_reg[1]\ => \src_kernel_win_0_va_20_reg_2433_reg[1]\,
      \src_kernel_win_0_va_20_reg_2433_reg[1]_0\ => \src_kernel_win_0_va_20_reg_2433_reg[1]_0\,
      \src_kernel_win_0_va_20_reg_2433_reg[3]\ => \src_kernel_win_0_va_20_reg_2433_reg[3]\,
      \src_kernel_win_0_va_20_reg_2433_reg[3]_0\ => \src_kernel_win_0_va_20_reg_2433_reg[3]_0\,
      \src_kernel_win_0_va_20_reg_2433_reg[7]\ => \src_kernel_win_0_va_20_reg_2433_reg[7]\,
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\,
      xor_ln493_3_reg_2336(0) => xor_ln493_3_reg_2336(0),
      \xor_ln493_3_reg_2336_reg[0]\ => \xor_ln493_3_reg_2336_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_24 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_4_reg_2341_reg[1]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    \xor_ln493_5_reg_2346_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[1]_0\ : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    din4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    xor_ln493_2_reg_2331 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    din3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    din2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_5_fu_270_reg[7]\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    p : in STD_LOGIC;
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[6]\ : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[5]\ : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[4]\ : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[3]\ : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[1]\ : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[0]\ : in STD_LOGIC;
    p_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_24 : entity is "Filter2D_k_buf_0_eOg";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_24;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_24 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_30
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(2 downto 0) => D(2 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ce0 => ce0,
      din2(2 downto 0) => din2(2 downto 0),
      din3(2 downto 0) => din3(2 downto 0),
      din4(4 downto 0) => din4(4 downto 0),
      grp_fu_1948_p2(0) => grp_fu_1948_p2(0),
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7 downto 0) => \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7 downto 0),
      p => p,
      p_0(1 downto 0) => p_0(1 downto 0),
      p_1 => p_1,
      p_2 => p_2,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9(7 downto 0) => ram_reg_8(7 downto 0),
      \right_border_buf_0_5_fu_270_reg[0]\ => \right_border_buf_0_5_fu_270_reg[0]\,
      \right_border_buf_0_5_fu_270_reg[1]\ => \right_border_buf_0_5_fu_270_reg[1]\,
      \right_border_buf_0_5_fu_270_reg[2]\ => \right_border_buf_0_5_fu_270_reg[2]\,
      \right_border_buf_0_5_fu_270_reg[3]\ => \right_border_buf_0_5_fu_270_reg[3]\,
      \right_border_buf_0_5_fu_270_reg[4]\ => \right_border_buf_0_5_fu_270_reg[4]\,
      \right_border_buf_0_5_fu_270_reg[5]\ => \right_border_buf_0_5_fu_270_reg[5]\,
      \right_border_buf_0_5_fu_270_reg[6]\ => \right_border_buf_0_5_fu_270_reg[6]\,
      \right_border_buf_0_5_fu_270_reg[7]\ => \right_border_buf_0_5_fu_270_reg[7]\,
      we1 => we1,
      xor_ln493_2_reg_2331(2 downto 0) => xor_ln493_2_reg_2331(2 downto 0),
      xor_ln493_3_reg_2336(0) => xor_ln493_3_reg_2336(0),
      \xor_ln493_4_reg_2341_reg[1]\ => \xor_ln493_4_reg_2341_reg[1]\,
      \xor_ln493_4_reg_2341_reg[1]_0\ => \xor_ln493_4_reg_2341_reg[1]_0\,
      \xor_ln493_5_reg_2346_reg[1]\(2 downto 0) => \xor_ln493_5_reg_2346_reg[1]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_25 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_25 : entity is "Filter2D_k_buf_0_eOg";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_25;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_25 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_29
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEBWE(0) => WEBWE(0),
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_clk => ap_clk,
      ce0 => ce0,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      \right_border_buf_0_10_fu_290_reg[0]\ => \right_border_buf_0_10_fu_290_reg[0]\,
      \right_border_buf_0_10_fu_290_reg[1]\ => \right_border_buf_0_10_fu_290_reg[1]\,
      \right_border_buf_0_10_fu_290_reg[2]\ => \right_border_buf_0_10_fu_290_reg[2]\,
      \right_border_buf_0_10_fu_290_reg[3]\ => \right_border_buf_0_10_fu_290_reg[3]\,
      \right_border_buf_0_10_fu_290_reg[4]\ => \right_border_buf_0_10_fu_290_reg[4]\,
      \right_border_buf_0_10_fu_290_reg[5]\ => \right_border_buf_0_10_fu_290_reg[5]\,
      \right_border_buf_0_10_fu_290_reg[6]\ => \right_border_buf_0_10_fu_290_reg[6]\,
      \right_border_buf_0_10_fu_290_reg[7]\ => \right_border_buf_0_10_fu_290_reg[7]\,
      we1 => we1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_26 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_13_fu_302_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_13_fu_302_reg[7]\ : out STD_LOGIC;
    \xor_ln493_5_reg_2346_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_2_reg_2331_reg[1]\ : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[2]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_0\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_1\ : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[1]\ : out STD_LOGIC;
    \xor_ln493_3_reg_2336_reg[1]\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[1]_2\ : out STD_LOGIC;
    \xor_ln493_2_reg_2331_reg[0]\ : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln118_reg_2360 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    \tmp_8_reg_2417_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_8_reg_2417_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_13_fu_302_reg[7]_1\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    tmp_8_reg_2417 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    din4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xor_ln493_3_reg_2336 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    xor_ln493_2_reg_2331 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_1948_p2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_1948_p2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_1948_p2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    grp_fu_1948_p2_3 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_8 : in STD_LOGIC;
    grp_fu_1948_p2_4 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_26 : entity is "Filter2D_k_buf_0_eOg";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_26;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_26 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram_28
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => E(0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ce0 => ce0,
      din4(7 downto 0) => din4(7 downto 0),
      grp_fu_1948_p2(5 downto 0) => grp_fu_1948_p2(5 downto 0),
      grp_fu_1948_p2_0(3 downto 0) => grp_fu_1948_p2_0(3 downto 0),
      grp_fu_1948_p2_1(3 downto 0) => grp_fu_1948_p2_1(3 downto 0),
      grp_fu_1948_p2_2(1 downto 0) => grp_fu_1948_p2_2(1 downto 0),
      grp_fu_1948_p2_3 => grp_fu_1948_p2_3,
      grp_fu_1948_p2_4 => grp_fu_1948_p2_4,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      p(1 downto 0) => p(1 downto 0),
      p_0 => p_0,
      p_1 => p_1,
      p_10 => p_10,
      p_11 => p_11,
      p_12 => p_12,
      p_2 => p_2,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0 => ram_reg,
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_10 => ram_reg_9,
      ram_reg_11(0) => ram_reg_10(0),
      ram_reg_12 => ram_reg_11,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(7 downto 0) => ram_reg_7(7 downto 0),
      ram_reg_9 => ram_reg_8,
      \right_border_buf_0_13_fu_302_reg[0]\ => \right_border_buf_0_13_fu_302_reg[0]\,
      \right_border_buf_0_13_fu_302_reg[1]\ => \right_border_buf_0_13_fu_302_reg[1]\,
      \right_border_buf_0_13_fu_302_reg[2]\ => \right_border_buf_0_13_fu_302_reg[2]\,
      \right_border_buf_0_13_fu_302_reg[3]\ => \right_border_buf_0_13_fu_302_reg[3]\,
      \right_border_buf_0_13_fu_302_reg[4]\ => \right_border_buf_0_13_fu_302_reg[4]\,
      \right_border_buf_0_13_fu_302_reg[5]\ => \right_border_buf_0_13_fu_302_reg[5]\,
      \right_border_buf_0_13_fu_302_reg[6]\ => \right_border_buf_0_13_fu_302_reg[6]\,
      \right_border_buf_0_13_fu_302_reg[7]\ => \right_border_buf_0_13_fu_302_reg[7]\,
      \right_border_buf_0_13_fu_302_reg[7]_0\(7 downto 0) => \right_border_buf_0_13_fu_302_reg[7]_0\(7 downto 0),
      \right_border_buf_0_13_fu_302_reg[7]_1\ => \right_border_buf_0_13_fu_302_reg[7]_1\,
      \src_kernel_win_0_va_20_reg_2433_reg[2]\(0) => \src_kernel_win_0_va_20_reg_2433_reg[2]\(0),
      tmp_8_reg_2417(7 downto 0) => tmp_8_reg_2417(7 downto 0),
      \tmp_8_reg_2417_reg[7]\(7 downto 0) => \tmp_8_reg_2417_reg[7]\(7 downto 0),
      \tmp_8_reg_2417_reg[7]_0\(7 downto 0) => \tmp_8_reg_2417_reg[7]_0\(7 downto 0),
      we1 => we1,
      \xor_ln493_1_reg_2326_reg[1]\ => \xor_ln493_1_reg_2326_reg[1]\,
      xor_ln493_2_reg_2331(1 downto 0) => xor_ln493_2_reg_2331(1 downto 0),
      \xor_ln493_2_reg_2331_reg[0]\ => \xor_ln493_2_reg_2331_reg[0]\,
      \xor_ln493_2_reg_2331_reg[1]\ => \xor_ln493_2_reg_2331_reg[1]\,
      \xor_ln493_2_reg_2331_reg[1]_0\ => \xor_ln493_2_reg_2331_reg[1]_0\,
      \xor_ln493_2_reg_2331_reg[1]_1\ => \xor_ln493_2_reg_2331_reg[1]_1\,
      \xor_ln493_2_reg_2331_reg[1]_2\ => \xor_ln493_2_reg_2331_reg[1]_2\,
      xor_ln493_3_reg_2336(1 downto 0) => xor_ln493_3_reg_2336(1 downto 0),
      \xor_ln493_3_reg_2336_reg[1]\ => \xor_ln493_3_reg_2336_reg[1]\,
      \xor_ln493_4_reg_2341_reg[2]\(5 downto 0) => \xor_ln493_4_reg_2341_reg[2]\(5 downto 0),
      \xor_ln493_5_reg_2346_reg[1]\(4 downto 0) => \xor_ln493_5_reg_2346_reg[1]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_27 is
  port (
    we1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln887_reg_2291_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_4_fu_266_reg[7]\ : out STD_LOGIC;
    \xor_ln493_4_reg_2341_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln493_1_reg_2326_reg[2]\ : out STD_LOGIC;
    \icmp_ln899_1_reg_2317_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln899_1_reg_2317_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln493_2_reg_2331_reg[2]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln493_1_reg_2326_reg[2]_0\ : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[2]_1\ : out STD_LOGIC;
    \xor_ln493_1_reg_2326_reg[2]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \k_buf_0_val_6_addr_reg_2399_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \k_buf_0_val_6_addr_reg_2399_reg[0]_0\ : in STD_LOGIC;
    or_ln457_reg_2374 : in STD_LOGIC;
    and_ln118_reg_2360 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    and_ln118_reg_2360_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln887_reg_2291 : in STD_LOGIC;
    p : in STD_LOGIC;
    and_ln512_reg_2383_pp0_iter6_reg : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    \tmp_9_reg_2428_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2428_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_266_reg[7]_1\ : in STD_LOGIC;
    or_ln457_reg_2374_pp0_iter1_reg : in STD_LOGIC;
    tmp_9_reg_2428 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_1948_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1948_p2_0 : in STD_LOGIC;
    icmp_ln899_1_reg_2317 : in STD_LOGIC;
    grp_fu_1948_p2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln703_2_reg_2508_reg_0 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_2 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_3 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2433_reg[2]_0\ : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_4 : in STD_LOGIC;
    mul_ln703_2_reg_2508_reg_5 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    p_14 : in STD_LOGIC;
    grp_fu_1948_p2_2 : in STD_LOGIC;
    p_15 : in STD_LOGIC;
    p_16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_27 : entity is "Filter2D_k_buf_0_eOg";
end bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_27;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_27 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_ram
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => E(0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      and_ln118_reg_2360 => and_ln118_reg_2360,
      and_ln118_reg_2360_pp0_iter1_reg => and_ln118_reg_2360_pp0_iter1_reg,
      and_ln512_reg_2383_pp0_iter6_reg => and_ln512_reg_2383_pp0_iter6_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter7_reg => ap_block_pp0_stage0_subdone0_in,
      din4(3 downto 0) => din4(3 downto 0),
      grp_fu_1948_p2(0) => grp_fu_1948_p2(0),
      grp_fu_1948_p2_0 => grp_fu_1948_p2_0,
      grp_fu_1948_p2_1(1 downto 0) => grp_fu_1948_p2_1(1 downto 0),
      grp_fu_1948_p2_2 => grp_fu_1948_p2_2,
      icmp_ln887_reg_2291 => icmp_ln887_reg_2291,
      \icmp_ln887_reg_2291_reg[0]\ => \icmp_ln887_reg_2291_reg[0]\,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      \icmp_ln899_1_reg_2317_reg[0]\(7 downto 0) => \icmp_ln899_1_reg_2317_reg[0]\(7 downto 0),
      \icmp_ln899_1_reg_2317_reg[0]_0\(3 downto 0) => \icmp_ln899_1_reg_2317_reg[0]_0\(3 downto 0),
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      \k_buf_0_val_6_addr_reg_2399_reg[0]\(0) => \k_buf_0_val_6_addr_reg_2399_reg[0]\(0),
      \k_buf_0_val_6_addr_reg_2399_reg[0]_0\ => \k_buf_0_val_6_addr_reg_2399_reg[0]_0\,
      mul_ln703_2_reg_2508_reg(0) => mul_ln703_2_reg_2508_reg(0),
      mul_ln703_2_reg_2508_reg_0 => mul_ln703_2_reg_2508_reg_0,
      mul_ln703_2_reg_2508_reg_1(4 downto 0) => mul_ln703_2_reg_2508_reg_1(4 downto 0),
      mul_ln703_2_reg_2508_reg_2 => mul_ln703_2_reg_2508_reg_2,
      mul_ln703_2_reg_2508_reg_3 => mul_ln703_2_reg_2508_reg_3,
      mul_ln703_2_reg_2508_reg_4 => mul_ln703_2_reg_2508_reg_4,
      mul_ln703_2_reg_2508_reg_5 => mul_ln703_2_reg_2508_reg_5,
      or_ln457_reg_2374 => or_ln457_reg_2374,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      p => p,
      p_0 => p_0,
      p_1 => p_1,
      p_10 => p_10,
      p_11 => p_11,
      p_12 => p_12,
      p_13 => p_13,
      p_14 => p_14,
      p_15 => p_15,
      p_16 => p_16,
      p_2(7 downto 0) => p_2(7 downto 0),
      p_3(1 downto 0) => p_3(1 downto 0),
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0 => din4(7),
      ram_reg_1 => din4(6),
      ram_reg_2 => din4(5),
      ram_reg_3 => din4(4),
      ram_reg_4 => ram_reg,
      ram_reg_5 => ram_reg_0,
      \right_border_buf_0_4_fu_266_reg[0]\ => \right_border_buf_0_4_fu_266_reg[0]\,
      \right_border_buf_0_4_fu_266_reg[1]\ => \right_border_buf_0_4_fu_266_reg[1]\,
      \right_border_buf_0_4_fu_266_reg[2]\ => \right_border_buf_0_4_fu_266_reg[2]\,
      \right_border_buf_0_4_fu_266_reg[3]\ => \right_border_buf_0_4_fu_266_reg[3]\,
      \right_border_buf_0_4_fu_266_reg[4]\ => \right_border_buf_0_4_fu_266_reg[4]\,
      \right_border_buf_0_4_fu_266_reg[5]\ => \right_border_buf_0_4_fu_266_reg[5]\,
      \right_border_buf_0_4_fu_266_reg[6]\ => \right_border_buf_0_4_fu_266_reg[6]\,
      \right_border_buf_0_4_fu_266_reg[7]\ => \right_border_buf_0_4_fu_266_reg[7]\,
      \right_border_buf_0_4_fu_266_reg[7]_0\(7 downto 0) => \right_border_buf_0_4_fu_266_reg[7]_0\(7 downto 0),
      \right_border_buf_0_4_fu_266_reg[7]_1\ => \right_border_buf_0_4_fu_266_reg[7]_1\,
      \src_kernel_win_0_va_20_reg_2433_reg[2]\(1 downto 0) => \src_kernel_win_0_va_20_reg_2433_reg[2]\(1 downto 0),
      \src_kernel_win_0_va_20_reg_2433_reg[2]_0\ => \src_kernel_win_0_va_20_reg_2433_reg[2]_0\,
      \src_kernel_win_0_va_20_reg_2433_reg[6]\(3 downto 0) => \src_kernel_win_0_va_20_reg_2433_reg[6]\(3 downto 0),
      tmp_9_reg_2428(7 downto 0) => tmp_9_reg_2428(7 downto 0),
      \tmp_9_reg_2428_reg[7]\(7 downto 0) => \tmp_9_reg_2428_reg[7]\(7 downto 0),
      \tmp_9_reg_2428_reg[7]_0\(7 downto 0) => \tmp_9_reg_2428_reg[7]_0\(7 downto 0),
      we1 => we1,
      \xor_ln493_1_reg_2326_reg[2]\ => \xor_ln493_1_reg_2326_reg[2]\,
      \xor_ln493_1_reg_2326_reg[2]_0\ => \xor_ln493_1_reg_2326_reg[2]_0\,
      \xor_ln493_1_reg_2326_reg[2]_1\ => \xor_ln493_1_reg_2326_reg[2]_1\,
      \xor_ln493_1_reg_2326_reg[2]_2\ => \xor_ln493_1_reg_2326_reg[2]_2\,
      \xor_ln493_2_reg_2331_reg[2]\(4 downto 0) => \xor_ln493_2_reg_2331_reg[2]\(4 downto 0),
      \xor_ln493_4_reg_2341_reg[2]\(1 downto 0) => \xor_ln493_4_reg_2341_reg[2]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d2_A_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    img_3_rows_V_c16_full_n : out STD_LOGIC;
    img_3_rows_V_c16_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CvtColor_U0_p_src_cols_V_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d2_A_8 : entity is "fifo_w10_d2_A";
end bd_0_hls_inst_0_fifo_w10_d2_A_8;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d2_A_8 is
  signal \^img_3_rows_v_c16_empty_n\ : STD_LOGIC;
  signal \^img_3_rows_v_c16_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__4_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair177";
begin
  img_3_rows_V_c16_empty_n <= \^img_3_rows_v_c16_empty_n\;
  img_3_rows_V_c16_full_n <= \^img_3_rows_v_c16_full_n\;
U_fifo_w10_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w10_d2_A_shiftReg
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][8]_0\(3 downto 0) => \SRL_SIG_reg[0][8]\(3 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      \out\(3 downto 0) => \out\(3 downto 0)
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => CvtColor_U0_p_src_cols_V_read,
      I4 => ce,
      I5 => \^img_3_rows_v_c16_empty_n\,
      O => \internal_empty_n_i_1__14_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_1\,
      Q => \^img_3_rows_v_c16_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_3_rows_v_c16_full_n\,
      I3 => ap_rst_n,
      I4 => CvtColor_U0_p_src_cols_V_read,
      I5 => ce,
      O => \internal_full_n_i_1__14_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_1\,
      Q => \^img_3_rows_v_c16_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__12_n_1\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => CvtColor_U0_p_src_cols_V_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_2__4_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__12_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__4_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w10_d5_A is
  port (
    img_3_rows_V_c_full_n : out STD_LOGIC;
    img_3_rows_V_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n3_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w10_d5_A : entity is "fifo_w10_d5_A";
end bd_0_hls_inst_0_fifo_w10_d5_A;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w10_d5_A is
  signal \^img_3_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^img_3_rows_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_1\ : STD_LOGIC;
  signal internal_empty_n_i_3_n_1 : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_1\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_3 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair179";
begin
  img_3_rows_V_c_empty_n <= \^img_3_rows_v_c_empty_n\;
  img_3_rows_V_c_full_n <= \^img_3_rows_v_c_full_n\;
U_fifo_w10_d5_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w10_d5_A_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ce_0 => ce_0,
      \out\(3 downto 0) => \out\(3 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000E0E0E0E0"
    )
        port map (
      I0 => internal_empty_n3_out,
      I1 => \^img_3_rows_v_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(3),
      I5 => internal_empty_n_i_3_n_1,
      O => \internal_empty_n_i_1__1_n_1\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n_i_3_n_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_1\,
      Q => \^img_3_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF8FFFCF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_1\,
      I1 => \^img_3_rows_v_c_full_n\,
      I2 => ap_rst_n,
      I3 => ce,
      I4 => ce_0,
      O => \internal_full_n_i_1__1_n_1\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \internal_full_n_i_2__5_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_1\,
      Q => \^img_3_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_1\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_1\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => ce_0,
      I2 => ce,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_1\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAA9AA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => ce,
      I4 => ce_0,
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_1\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__4_n_1\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_1\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2_n_1\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d2_A_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    img_3_cols_V_c17_full_n : out STD_LOGIC;
    img_3_cols_V_c17_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CvtColor_U0_p_src_cols_V_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d2_A_6 : entity is "fifo_w11_d2_A";
end bd_0_hls_inst_0_fifo_w11_d2_A_6;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d2_A_6 is
  signal \^img_3_cols_v_c17_empty_n\ : STD_LOGIC;
  signal \^img_3_cols_v_c17_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair173";
begin
  img_3_cols_V_c17_empty_n <= \^img_3_cols_v_c17_empty_n\;
  img_3_cols_V_c17_full_n <= \^img_3_cols_v_c17_full_n\;
U_fifo_w11_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w11_d2_A_shiftReg
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][9]_0\(1 downto 0) => \SRL_SIG_reg[0][9]\(1 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      \out\(1 downto 0) => \out\(1 downto 0)
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => CvtColor_U0_p_src_cols_V_read,
      I4 => ce,
      I5 => \^img_3_cols_v_c17_empty_n\,
      O => \internal_empty_n_i_1__15_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_1\,
      Q => \^img_3_cols_v_c17_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_3_cols_v_c17_full_n\,
      I3 => ap_rst_n,
      I4 => CvtColor_U0_p_src_cols_V_read,
      I5 => ce,
      O => \internal_full_n_i_1__15_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_1\,
      Q => \^img_3_cols_v_c17_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__13_n_1\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => CvtColor_U0_p_src_cols_V_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__10_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__13_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w11_d5_A is
  port (
    img_3_cols_V_c_full_n : out STD_LOGIC;
    img_3_cols_V_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    internal_empty_n3_out : in STD_LOGIC;
    img_3_cols_V_c17_full_n : in STD_LOGIC;
    img_3_rows_V_c16_full_n : in STD_LOGIC;
    img_3_rows_V_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    img_0_rows_V_c_full_n : in STD_LOGIC;
    img_3_rows_V_c_full_n : in STD_LOGIC;
    img_0_cols_V_c_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w11_d5_A : entity is "fifo_w11_d5_A";
end bd_0_hls_inst_0_fifo_w11_d5_A;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w11_d5_A is
  signal \^img_3_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^img_3_cols_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_1\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_1\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair175";
begin
  img_3_cols_V_c_empty_n <= \^img_3_cols_v_c_empty_n\;
  img_3_cols_V_c_full_n <= \^img_3_cols_v_c_full_n\;
U_fifo_w11_d5_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w11_d5_A_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ce_0 => ce_0,
      \out\(1 downto 0) => \out\(1 downto 0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_3_cols_v_c_empty_n\,
      I1 => img_3_cols_V_c17_full_n,
      I2 => img_3_rows_V_c16_full_n,
      I3 => img_3_rows_V_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000E0E0E0E0"
    )
        port map (
      I0 => internal_empty_n3_out,
      I1 => \^img_3_cols_v_c_empty_n\,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(3),
      I5 => \internal_empty_n_i_2__0_n_1\,
      O => \internal_empty_n_i_1__2_n_1\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \internal_empty_n_i_2__0_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_1\,
      Q => \^img_3_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF8FFFCF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_1\,
      I1 => \^img_3_cols_v_c_full_n\,
      I2 => ap_rst_n,
      I3 => ce,
      I4 => ce_0,
      O => \internal_full_n_i_1__2_n_1\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \internal_full_n_i_2__6_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_1\,
      Q => \^img_3_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_1\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_1\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => ce_0,
      I2 => ce,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_1\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAA9AA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => ce,
      I4 => ce_0,
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_1\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_1\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_1\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_1\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF0000"
    )
        port map (
      I0 => \^img_3_cols_v_c_full_n\,
      I1 => img_0_rows_V_c_full_n,
      I2 => img_3_rows_V_c_full_n,
      I3 => img_0_cols_V_c_full_n,
      I4 => start_once_reg_reg,
      I5 => start_once_reg,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A is
  port (
    img_0_data_stream_0_full_n : out STD_LOGIC;
    img_0_data_stream_0_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ce : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^img_0_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_1\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  img_0_data_stream_0_empty_n <= \^img_0_data_stream_0_empty_n\;
  img_0_data_stream_0_full_n <= \^img_0_data_stream_0_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_17
     port map (
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ap_rst_n,
      I3 => internal_empty_n_reg_0,
      I4 => ce,
      I5 => \^img_0_data_stream_0_empty_n\,
      O => \internal_empty_n_i_1__4_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_1\,
      Q => \^img_0_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^img_0_data_stream_0_full_n\,
      I3 => ce,
      I4 => internal_empty_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__4_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_1\,
      Q => \^img_0_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__7_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_1\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_1 is
  port (
    img_0_data_stream_1_full_n : out STD_LOGIC;
    img_0_data_stream_1_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_1 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_1;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^img_0_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_1\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  img_0_data_stream_1_empty_n <= \^img_0_data_stream_1_empty_n\;
  img_0_data_stream_1_full_n <= \^img_0_data_stream_1_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_16
     port map (
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ap_rst_n,
      I3 => internal_full_n_reg_0,
      I4 => ce,
      I5 => \^img_0_data_stream_1_empty_n\,
      O => \internal_empty_n_i_1__5_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_1\,
      Q => \^img_0_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^img_0_data_stream_1_full_n\,
      I3 => ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__5_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_1\,
      Q => \^img_0_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__8_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_1\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_11 is
  port (
    img_4_data_stream_2_full_n : out STD_LOGIC;
    img_4_data_stream_2_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ce : in STD_LOGIC;
    img_3_data_stream_0_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    \odata_int_reg[7]\ : in STD_LOGIC;
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_11 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_11;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_11 is
  signal \^img_4_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_4_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair183";
begin
  img_4_data_stream_2_empty_n <= \^img_4_data_stream_2_empty_n\;
  img_4_data_stream_2_full_n <= \^img_4_data_stream_2_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][7]_0\(2 downto 0) => \SRL_SIG_reg[0][7]\(2 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      img_3_data_stream_0_dout(0) => img_3_data_stream_0_dout(0),
      \ireg_reg[15]\(1 downto 0) => Q(1 downto 0),
      \ireg_reg[7]\(1 downto 0) => \ireg_reg[7]\(1 downto 0),
      \odata_int_reg[23]\(2 downto 0) => \odata_int_reg[23]\(2 downto 0),
      \odata_int_reg[7]\ => \odata_int_reg[7]\
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => ce,
      I5 => \^img_4_data_stream_2_empty_n\,
      O => \internal_empty_n_i_1__18_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_1\,
      Q => \^img_4_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^img_4_data_stream_2_full_n\,
      I3 => ap_rst_n,
      I4 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I5 => ce,
      O => \internal_full_n_i_1__20_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_1\,
      Q => \^img_4_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__16_n_1\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__12_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__16_n_1\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__12_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_2 is
  port (
    img_0_data_stream_2_full_n : out STD_LOGIC;
    img_0_data_stream_2_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_2 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_2;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^img_0_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_1\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  img_0_data_stream_2_empty_n <= \^img_0_data_stream_2_empty_n\;
  img_0_data_stream_2_full_n <= \^img_0_data_stream_2_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_15
     port map (
      B(7 downto 0) => B(7 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ap_rst_n,
      I3 => internal_full_n_reg_0,
      I4 => ce,
      I5 => \^img_0_data_stream_2_empty_n\,
      O => \internal_empty_n_i_1__6_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_1\,
      Q => \^img_0_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^img_0_data_stream_2_full_n\,
      I3 => ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__6_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_1\,
      Q => \^img_0_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__9_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_1\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_4 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_data_stream_0_full_n : out STD_LOGIC;
    img_1_data_stream_0_empty_n : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_4;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_4 is
  signal \^img_1_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1_n_1\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  img_1_data_stream_0_empty_n <= \^img_1_data_stream_0_empty_n\;
  img_1_data_stream_0_full_n <= \^img_1_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_14
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      mOutPtr(0) => mOutPtr(1),
      ram_reg => \^moutptr_reg[0]_0\(0)
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => ce,
      I5 => \^img_1_data_stream_0_empty_n\,
      O => \internal_empty_n_i_1__11_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_1\,
      Q => \^img_1_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_1_data_stream_0_full_n\,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr(1),
      I4 => ce,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__11_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_1\,
      Q => \^img_1_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_5 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_2_data_stream_0_full_n : out STD_LOGIC;
    img_2_data_stream_0_empty_n : out STD_LOGIC;
    icmp_ln1497_fu_229_p2 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_5 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_5;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_5 is
  signal \^img_2_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_2_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_1\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  img_2_data_stream_0_empty_n <= \^img_2_data_stream_0_empty_n\;
  img_2_data_stream_0_full_n <= \^img_2_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_13
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      icmp_ln1497_fu_229_p2 => icmp_ln1497_fu_229_p2,
      \icmp_ln1497_reg_271_reg[0]\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(1)
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => ce,
      I5 => \^img_2_data_stream_0_empty_n\,
      O => \internal_empty_n_i_1__12_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_1\,
      Q => \^img_2_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_2_data_stream_0_full_n\,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr(1),
      I4 => ce,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__12_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_1\,
      Q => \^img_2_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__0_n_1\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_1\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_fifo_w8_d2_A_7 is
  port (
    mOutPtr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    img_3_data_stream_0_full_n : out STD_LOGIC;
    img_3_data_stream_0_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_3_data_stream_0_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_fifo_w8_d2_A_7 : entity is "fifo_w8_d2_A";
end bd_0_hls_inst_0_fifo_w8_d2_A_7;

architecture STRUCTURE of bd_0_hls_inst_0_fifo_w8_d2_A_7 is
  signal \^img_3_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_3_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_1\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_1\ : STD_LOGIC;
  signal \^moutptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  img_3_data_stream_0_empty_n <= \^img_3_data_stream_0_empty_n\;
  img_3_data_stream_0_full_n <= \^img_3_data_stream_0_full_n\;
  mOutPtr(1 downto 0) <= \^moutptr\(1 downto 0);
U_fifo_w8_d2_A_shiftReg: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_shiftReg_12
     port map (
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_1\ => \^moutptr\(1),
      \SRL_SIG_reg[0][7]_2\ => \^moutptr\(0),
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1]_1\(0) => \SRL_SIG_reg[1]_1\(0),
      ap_clk => ap_clk,
      img_3_data_stream_0_dout(0) => img_3_data_stream_0_dout(0)
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => \^moutptr\(1),
      I2 => ap_rst_n,
      I3 => ce_2,
      I4 => ce,
      I5 => \^img_3_data_stream_0_empty_n\,
      O => \internal_empty_n_i_1__16_n_1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_1\,
      Q => \^img_3_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_3_data_stream_0_full_n\,
      I2 => \^moutptr\(0),
      I3 => \^moutptr\(1),
      I4 => ce,
      I5 => ce_2,
      O => \internal_full_n_i_1__16_n_1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_1\,
      Q => \^img_3_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_0\,
      Q => \^moutptr\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[1]_0\,
      Q => \^moutptr\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_ama_addmulxdS is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_ama_addmulxdS : entity is "filter_ama_addmulxdS";
end bd_0_hls_inst_0_filter_ama_addmulxdS;

architecture STRUCTURE of bd_0_hls_inst_0_filter_ama_addmulxdS is
begin
filter_ama_addmulxdS_DSP48_17_U: entity work.bd_0_hls_inst_0_filter_ama_addmulxdS_DSP48_17
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      p_0(7 downto 0) => p(7 downto 0),
      p_0_in(17 downto 0) => p_0_in(17 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdcud is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_35_reg_3770 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdcud : entity is "filter_mac_muladdcud";
end bd_0_hls_inst_0_filter_mac_muladdcud;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdcud is
begin
filter_mac_muladdcud_DSP48_1_U: entity work.bd_0_hls_inst_0_filter_mac_muladdcud_DSP48_1
     port map (
      P(28 downto 0) => P(28 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      p_0(7 downto 0) => \^p\(7 downto 0),
      tmp_35_reg_3770 => tmp_35_reg_3770
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladddEe is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_35_reg_3770 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    icmp_ln1968_reg_368 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_data_stream_0_full_n : in STD_LOGIC;
    \ret_V_1_reg_397_reg[29]\ : in STD_LOGIC;
    icmp_ln1968_reg_368_pp0_iter3_reg : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    icmp_ln1968_reg_368_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    tmp_32_fu_289_p3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladddEe : entity is "filter_mac_muladddEe";
end bd_0_hls_inst_0_filter_mac_muladddEe;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladddEe is
begin
filter_mac_muladddEe_DSP48_2_U: entity work.bd_0_hls_inst_0_filter_mac_muladddEe_DSP48_2
     port map (
      P(8 downto 0) => P(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]\ => \SRL_SIG_reg[1][0]\,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln1968_reg_368 => icmp_ln1968_reg_368,
      icmp_ln1968_reg_368_pp0_iter2_reg => icmp_ln1968_reg_368_pp0_iter2_reg,
      \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\ => \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\,
      icmp_ln1968_reg_368_pp0_iter3_reg => icmp_ln1968_reg_368_pp0_iter3_reg,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n_reg => internal_full_n_reg,
      p_0(7 downto 0) => \^p\(7 downto 0),
      p_1(28 downto 0) => p_0(28 downto 0),
      \ret_V_1_reg_397_reg[29]\ => \ret_V_1_reg_397_reg[29]\,
      tmp_32_fu_289_p3 => tmp_32_fu_289_p3,
      tmp_35_reg_3770 => tmp_35_reg_3770
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdjbC is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    and_ln512_reg_2383_pp0_iter1_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln444_reg_2351_pp0_iter2_reg : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdjbC : entity is "filter_mac_muladdjbC";
end bd_0_hls_inst_0_filter_mac_muladdjbC;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdjbC is
begin
filter_mac_muladdjbC_DSP48_3_U: entity work.bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3_34
     port map (
      P(16 downto 0) => P(16 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      and_ln512_reg_2383_pp0_iter1_reg => and_ln512_reg_2383_pp0_iter1_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln444_reg_2351_pp0_iter2_reg => icmp_ln444_reg_2351_pp0_iter2_reg,
      p_0(16 downto 0) => \^p\(16 downto 0),
      p_1(7 downto 0) => p_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdjbC_21 is
  port (
    add_ln703_3_reg_2473 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    add_ln703_2_reg_24680 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 16 downto 0 );
    and_ln512_reg_2383_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdjbC_21 : entity is "filter_mac_muladdjbC";
end bd_0_hls_inst_0_filter_mac_muladdjbC_21;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdjbC_21 is
begin
filter_mac_muladdjbC_DSP48_3_U: entity work.bd_0_hls_inst_0_filter_mac_muladdjbC_DSP48_3
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(16 downto 0) => P(16 downto 0),
      add_ln703_2_reg_24680 => add_ln703_2_reg_24680,
      add_ln703_3_reg_2473(16 downto 0) => add_ln703_3_reg_2473(16 downto 0),
      and_ln512_reg_2383_pp0_iter2_reg => and_ln512_reg_2383_pp0_iter2_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdkbM is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_16_fu_2340 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    icmp_ln444_reg_2351_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdkbM : entity is "filter_mac_muladdkbM";
end bd_0_hls_inst_0_filter_mac_muladdkbM;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdkbM is
begin
filter_mac_muladdkbM_DSP48_4_U: entity work.bd_0_hls_inst_0_filter_mac_muladdkbM_DSP48_4
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln444_reg_2351_pp0_iter2_reg => icmp_ln444_reg_2351_pp0_iter2_reg,
      p_0(16 downto 0) => \^p\(16 downto 0),
      src_kernel_win_0_va_16_fu_2340 => src_kernel_win_0_va_16_fu_2340
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdlbW is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \right_border_buf_0_s_fu_250_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln703_2_reg_24680 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdlbW : entity is "filter_mac_muladdlbW";
end bd_0_hls_inst_0_filter_mac_muladdlbW;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdlbW is
begin
filter_mac_muladdlbW_DSP48_5_U: entity work.bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5_33
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      P(18 downto 0) => P(18 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln703_2_reg_24680 => add_ln703_2_reg_24680,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      \right_border_buf_0_5_fu_270_reg[0]\ => \right_border_buf_0_5_fu_270_reg[0]\,
      \right_border_buf_0_5_fu_270_reg[0]_0\(2 downto 0) => \right_border_buf_0_5_fu_270_reg[0]_0\(2 downto 0),
      \right_border_buf_0_5_fu_270_reg[2]\ => \right_border_buf_0_5_fu_270_reg[2]\,
      \right_border_buf_0_5_fu_270_reg[5]\ => \right_border_buf_0_5_fu_270_reg[5]\,
      \right_border_buf_0_5_fu_270_reg[7]\ => \right_border_buf_0_5_fu_270_reg[7]\,
      \right_border_buf_0_5_fu_270_reg[7]_0\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[7]_0\(3 downto 0),
      \right_border_buf_0_5_fu_270_reg[7]_1\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[7]_1\(3 downto 0),
      \right_border_buf_0_5_fu_270_reg[7]_2\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[7]_2\(3 downto 0),
      \right_border_buf_0_s_fu_250_reg[0]\ => \right_border_buf_0_s_fu_250_reg[0]\,
      \right_border_buf_0_s_fu_250_reg[2]\ => \right_border_buf_0_s_fu_250_reg[2]\,
      \right_border_buf_0_s_fu_250_reg[5]\ => \right_border_buf_0_s_fu_250_reg[5]\,
      \right_border_buf_0_s_fu_250_reg[7]\ => \right_border_buf_0_s_fu_250_reg[7]\,
      \src_kernel_win_0_va_20_reg_2433_reg[7]\(3 downto 0) => \src_kernel_win_0_va_20_reg_2433_reg[7]\(3 downto 0),
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(3 downto 0) => \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdlbW_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdlbW_22 : entity is "filter_mac_muladdlbW";
end bd_0_hls_inst_0_filter_mac_muladdlbW_22;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdlbW_22 is
begin
filter_mac_muladdlbW_DSP48_5_U: entity work.bd_0_hls_inst_0_filter_mac_muladdlbW_DSP48_5
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      p_0(17 downto 0) => \^p\(17 downto 0),
      p_1 => p_0,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdmb6 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdmb6 : entity is "filter_mac_muladdmb6";
end bd_0_hls_inst_0_filter_mac_muladdmb6;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdmb6 is
begin
filter_mac_muladdmb6_DSP48_6_U: entity work.bd_0_hls_inst_0_filter_mac_muladdmb6_DSP48_6
     port map (
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      p0(18 downto 0) => p0(18 downto 0),
      p_0 => p,
      p_1(7 downto 0) => p_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdncg is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdncg : entity is "filter_mac_muladdncg";
end bd_0_hls_inst_0_filter_mac_muladdncg;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdncg is
begin
filter_mac_muladdncg_DSP48_7_U: entity work.bd_0_hls_inst_0_filter_mac_muladdncg_DSP48_7
     port map (
      D(21 downto 0) => D(21 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \add_ln703_12_reg_2513_reg[11]\(3 downto 0) => \add_ln703_12_reg_2513_reg[11]\(3 downto 0),
      \add_ln703_12_reg_2513_reg[15]\(3 downto 0) => \add_ln703_12_reg_2513_reg[15]\(3 downto 0),
      \add_ln703_12_reg_2513_reg[19]\(3 downto 0) => \add_ln703_12_reg_2513_reg[19]\(3 downto 0),
      \add_ln703_12_reg_2513_reg[7]\(3 downto 0) => \add_ln703_12_reg_2513_reg[7]\(3 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdocq is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdocq : entity is "filter_mac_muladdocq";
end bd_0_hls_inst_0_filter_mac_muladdocq;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdocq is
begin
filter_mac_muladdocq_DSP48_8_U: entity work.bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8_32
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      p_0(16 downto 0) => \^p\(16 downto 0),
      p_1 => p_0,
      p_2(7 downto 0) => p_1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdocq_23 is
  port (
    \^p\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    add_ln703_17_reg_25030 : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_250_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_270_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_290_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    and_ln512_reg_2383_pp0_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_290_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_10_fu_290_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_290_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_s_fu_250_reg[6]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_5_fu_270_reg[6]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdocq_23 : entity is "filter_mac_muladdocq";
end bd_0_hls_inst_0_filter_mac_muladdocq_23;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdocq_23 is
begin
filter_mac_muladdocq_DSP48_8_U: entity work.bd_0_hls_inst_0_filter_mac_muladdocq_DSP48_8
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(16 downto 0) => P(16 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      add_ln703_17_reg_25030 => add_ln703_17_reg_25030,
      and_ln512_reg_2383_pp0_iter3_reg => and_ln512_reg_2383_pp0_iter3_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      p_0(17 downto 0) => \^p\(17 downto 0),
      \right_border_buf_0_10_fu_290_reg[0]\ => \right_border_buf_0_10_fu_290_reg[0]\,
      \right_border_buf_0_10_fu_290_reg[0]_0\(2 downto 0) => \right_border_buf_0_10_fu_290_reg[0]_0\(2 downto 0),
      \right_border_buf_0_10_fu_290_reg[1]\ => \right_border_buf_0_10_fu_290_reg[1]\,
      \right_border_buf_0_10_fu_290_reg[2]\ => \right_border_buf_0_10_fu_290_reg[2]\,
      \right_border_buf_0_10_fu_290_reg[3]\ => \right_border_buf_0_10_fu_290_reg[3]\,
      \right_border_buf_0_10_fu_290_reg[4]\ => \right_border_buf_0_10_fu_290_reg[4]\,
      \right_border_buf_0_10_fu_290_reg[5]\ => \right_border_buf_0_10_fu_290_reg[5]\,
      \right_border_buf_0_10_fu_290_reg[6]\ => \right_border_buf_0_10_fu_290_reg[6]\,
      \right_border_buf_0_10_fu_290_reg[7]\ => \right_border_buf_0_10_fu_290_reg[7]\,
      \right_border_buf_0_10_fu_290_reg[7]_0\(7 downto 0) => \right_border_buf_0_10_fu_290_reg[7]_0\(7 downto 0),
      \right_border_buf_0_10_fu_290_reg[7]_1\(7 downto 0) => \right_border_buf_0_10_fu_290_reg[7]_1\(7 downto 0),
      \right_border_buf_0_5_fu_270_reg[1]\ => \right_border_buf_0_5_fu_270_reg[1]\,
      \right_border_buf_0_5_fu_270_reg[3]\ => \right_border_buf_0_5_fu_270_reg[3]\,
      \right_border_buf_0_5_fu_270_reg[4]\ => \right_border_buf_0_5_fu_270_reg[4]\,
      \right_border_buf_0_5_fu_270_reg[6]\ => \right_border_buf_0_5_fu_270_reg[6]\,
      \right_border_buf_0_5_fu_270_reg[6]_0\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[6]_0\(3 downto 0),
      \right_border_buf_0_5_fu_270_reg[6]_1\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[6]_1\(3 downto 0),
      \right_border_buf_0_5_fu_270_reg[6]_2\(3 downto 0) => \right_border_buf_0_5_fu_270_reg[6]_2\(3 downto 0),
      \right_border_buf_0_s_fu_250_reg[1]\ => \right_border_buf_0_s_fu_250_reg[1]\,
      \right_border_buf_0_s_fu_250_reg[3]\ => \right_border_buf_0_s_fu_250_reg[3]\,
      \right_border_buf_0_s_fu_250_reg[4]\ => \right_border_buf_0_s_fu_250_reg[4]\,
      \right_border_buf_0_s_fu_250_reg[6]\ => \right_border_buf_0_s_fu_250_reg[6]\,
      \right_border_buf_0_s_fu_250_reg[6]_0\(3 downto 0) => \right_border_buf_0_s_fu_250_reg[6]_0\(3 downto 0),
      \right_border_buf_0_s_fu_250_reg[6]_1\(3 downto 0) => \right_border_buf_0_s_fu_250_reg[6]_1\(3 downto 0),
      \right_border_buf_0_s_fu_250_reg[6]_2\(3 downto 0) => \right_border_buf_0_s_fu_250_reg[6]_2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdtde is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    add_ln703_10_fu_1654_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    add_ln703_17_reg_25030 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[7]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513[19]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln703_12_reg_2513_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdtde : entity is "filter_mac_muladdtde";
end bd_0_hls_inst_0_filter_mac_muladdtde;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdtde is
begin
filter_mac_muladdtde_DSP48_13_U: entity work.bd_0_hls_inst_0_filter_mac_muladdtde_DSP48_13
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      add_ln703_10_fu_1654_p2(20 downto 0) => add_ln703_10_fu_1654_p2(20 downto 0),
      \add_ln703_12_reg_2513[11]_i_5\(3 downto 0) => \add_ln703_12_reg_2513[11]_i_5\(3 downto 0),
      \add_ln703_12_reg_2513[15]_i_5\(3 downto 0) => \add_ln703_12_reg_2513[15]_i_5\(3 downto 0),
      \add_ln703_12_reg_2513[19]_i_5\(3 downto 0) => \add_ln703_12_reg_2513[19]_i_5\(3 downto 0),
      \add_ln703_12_reg_2513[7]_i_5\(3 downto 0) => \add_ln703_12_reg_2513[7]_i_5\(3 downto 0),
      \add_ln703_12_reg_2513_reg[21]\(0) => \add_ln703_12_reg_2513_reg[21]\(0),
      add_ln703_17_reg_25030 => add_ln703_17_reg_25030,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdudo is
  port (
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdudo : entity is "filter_mac_muladdudo";
end bd_0_hls_inst_0_filter_mac_muladdudo;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdudo is
begin
filter_mac_muladdudo_DSP48_14_U: entity work.bd_0_hls_inst_0_filter_mac_muladdudo_DSP48_14
     port map (
      P(20 downto 0) => P(20 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(19 downto 0) => \^p\(19 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdvdy is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdvdy : entity is "filter_mac_muladdvdy";
end bd_0_hls_inst_0_filter_mac_muladdvdy;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdvdy is
begin
filter_mac_muladdvdy_DSP48_15_U: entity work.bd_0_hls_inst_0_filter_mac_muladdvdy_DSP48_15
     port map (
      P(19 downto 0) => P(19 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      p_0(18 downto 0) => \^p\(18 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter_mac_muladdwdI is
  port (
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    src_kernel_win_0_va_10_fu_2100 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter_mac_muladdwdI : entity is "filter_mac_muladdwdI";
end bd_0_hls_inst_0_filter_mac_muladdwdI;

architecture STRUCTURE of bd_0_hls_inst_0_filter_mac_muladdwdI is
begin
filter_mac_muladdwdI_DSP48_16_U: entity work.bd_0_hls_inst_0_filter_mac_muladdwdI_DSP48_16
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      dout(18 downto 0) => dout(18 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_regslice_both is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_user_V_fu_128_reg[0]\ : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_reg_283_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC;
    \odata_int_reg[32]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_3 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ireg_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln126_fu_218_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_for_Mat2AXIvideo_U0_empty_n : in STD_LOGIC;
    tmp_user_V_fu_128 : in STD_LOGIC;
    ap_done_0 : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \axi_last_V_reg_283_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_reg_283_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_last_V_reg_283_reg[0]_2\ : in STD_LOGIC;
    icmp_ln126_reg_274_pp0_iter1_reg : in STD_LOGIC;
    img_4_data_stream_2_empty_n : in STD_LOGIC;
    img_4_data_stream_1_empty_n : in STD_LOGIC;
    img_4_data_stream_0_empty_n : in STD_LOGIC;
    \icmp_ln126_reg_274_reg[0]\ : in STD_LOGIC;
    \ireg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_regslice_both : entity is "regslice_both";
end bd_0_hls_inst_0_regslice_both;

architecture STRUCTURE of bd_0_hls_inst_0_regslice_both is
  signal \ap_CS_fsm[1]_i_2__2_n_1\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal \^odata_int_reg[32]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of ap_done_INST_0 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i_V_reg_269[8]_i_1\ : label is "soft_lutpair153";
begin
  ap_done <= \^ap_done\;
  \odata_int_reg[32]\(4 downto 0) <= \^odata_int_reg[32]\(4 downto 0);
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => Q(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__2_n_1\,
      I1 => Q(1),
      I2 => start_for_Mat2AXIvideo_U0_empty_n,
      I3 => Q(0),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => video_out_TREADY,
      O => \ap_CS_fsm[1]_i_2__2_n_1\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => video_out_TREADY,
      I3 => Q(1),
      I4 => ap_done_0,
      O => ap_NS_fsm1
    );
ap_done_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2220000"
    )
        port map (
      I0 => ap_done_0,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => video_out_TREADY,
      I4 => Q(1),
      O => \^ap_done\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_9,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_1_[1]\,
      R => SS(0)
    );
\i_V_reg_269[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(1),
      I1 => video_out_TREADY,
      I2 => \count_reg_n_1_[1]\,
      I3 => \count_reg_n_1_[0]\,
      O => \ap_CS_fsm_reg[1]\(0)
    );
ibuf_inst: entity work.bd_0_hls_inst_0_xil_defaultlib_ibuf
     port map (
      D(1) => ibuf_inst_n_14,
      D(0) => ibuf_inst_n_15,
      E(0) => E(0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\ => D(0),
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => \ap_CS_fsm_reg[2]\(3 downto 2),
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_2\ => \ap_CS_fsm_reg[2]_1\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(0) => ap_enable_reg_pp0_iter0_reg(0),
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      ap_rst_n_2 => ibuf_inst_n_9,
      ap_rst_n_3 => ap_rst_n_2,
      ap_rst_n_4 => ap_rst_n_3,
      \axi_last_V_reg_283_reg[0]\ => \axi_last_V_reg_283_reg[0]\,
      \axi_last_V_reg_283_reg[0]_0\ => \axi_last_V_reg_283_reg[0]_0\,
      \axi_last_V_reg_283_reg[0]_1\(2 downto 0) => \axi_last_V_reg_283_reg[0]_1\(2 downto 0),
      \axi_last_V_reg_283_reg[0]_2\ => \axi_last_V_reg_283_reg[0]_2\,
      ce => ce,
      count(0) => count(1),
      \count_reg[0]\ => \count_reg_n_1_[0]\,
      \count_reg[0]_0\ => \count_reg_n_1_[1]\,
      icmp_ln126_fu_218_p2 => icmp_ln126_fu_218_p2,
      icmp_ln126_reg_274_pp0_iter1_reg => icmp_ln126_reg_274_pp0_iter1_reg,
      \icmp_ln126_reg_274_reg[0]\ => obuf_inst_n_1,
      \icmp_ln126_reg_274_reg[0]_0\ => \icmp_ln126_reg_274_reg[0]\,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_4_data_stream_1_empty_n => img_4_data_stream_1_empty_n,
      img_4_data_stream_2_empty_n => img_4_data_stream_2_empty_n,
      \ireg_reg[23]_0\(2 downto 0) => \ireg_reg[23]_0\(2 downto 0),
      \ireg_reg[32]_0\(3) => p_0_in,
      \ireg_reg[32]_0\(2 downto 0) => \ireg_reg[23]\(2 downto 0),
      \ireg_reg[32]_1\ => \ireg_reg[32]\,
      \ireg_reg[7]_0\(0) => \^odata_int_reg[32]\(4),
      \ireg_reg[7]_1\(0) => obuf_inst_n_7,
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      tmp_user_V_fu_128 => tmp_user_V_fu_128,
      \tmp_user_V_fu_128_reg[0]\ => \tmp_user_V_fu_128_reg[0]\,
      video_out_TREADY => video_out_TREADY
    );
obuf_inst: entity work.bd_0_hls_inst_0_xil_defaultlib_obuf
     port map (
      D(4) => ibuf_inst_n_14,
      D(3) => ibuf_inst_n_15,
      D(2 downto 0) => \odata_int_reg[23]\(2 downto 0),
      Q(4 downto 0) => \^odata_int_reg[32]\(4 downto 0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => obuf_inst_n_1,
      ap_rst_n => ap_rst_n,
      \ireg[32]_i_4__0\ => \ireg_reg[32]\,
      \ireg[32]_i_4__0_0\ => \icmp_ln126_reg_274_reg[0]\,
      \ireg_reg[7]\(0) => p_0_in,
      \odata_int_reg[32]_0\(0) => obuf_inst_n_7,
      video_out_TREADY => video_out_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_regslice_both_35 is
  port (
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    \eol_0_i_reg_311_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[32]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \odata_int_reg[32]_0\ : out STD_LOGIC;
    \odata_int_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_1_i_reg_289_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_289_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_289_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    t_V_4_reg_300 : out STD_LOGIC;
    sof_1_i_fu_1760 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_2_i_reg_323_reg[0]\ : out STD_LOGIC;
    \p_Val2_s_reg_336_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TREADY : out STD_LOGIC;
    \axi_data_V_1_i_reg_289_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln73_reg_508_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[32]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_2 : out STD_LOGIC;
    p_1_in3_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eol_0_i_reg_311_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_278_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_3_i_reg_360_reg[0]\ : in STD_LOGIC;
    \tmp_2_reg_531_reg[7]\ : in STD_LOGIC;
    \axi_data_V_3_i_reg_360_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \tmp_2_reg_531_reg[7]_0\ : in STD_LOGIC;
    \axi_data_V_1_i_reg_289_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[4]_1\ : in STD_LOGIC;
    axi_last_V_0_i_reg_247 : in STD_LOGIC;
    \axi_data_V_1_i_reg_289_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sof_1_i_fu_176 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_regslice_both_35 : entity is "regslice_both";
end bd_0_hls_inst_0_regslice_both_35;

architecture STRUCTURE of bd_0_hls_inst_0_regslice_both_35 is
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_140 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.bd_0_hls_inst_0_xil_defaultlib_ibuf_42
     port map (
      D(24) => ibuf_inst_n_3,
      D(23) => ibuf_inst_n_4,
      D(22) => ibuf_inst_n_5,
      D(21) => ibuf_inst_n_6,
      D(20) => ibuf_inst_n_7,
      D(19) => ibuf_inst_n_8,
      D(18) => ibuf_inst_n_9,
      D(17) => ibuf_inst_n_10,
      D(16) => ibuf_inst_n_11,
      D(15) => ibuf_inst_n_12,
      D(14) => ibuf_inst_n_13,
      D(13) => ibuf_inst_n_14,
      D(12) => ibuf_inst_n_15,
      D(11) => ibuf_inst_n_16,
      D(10) => ibuf_inst_n_17,
      D(9) => ibuf_inst_n_18,
      D(8) => ibuf_inst_n_19,
      D(7) => ibuf_inst_n_20,
      D(6) => ibuf_inst_n_21,
      D(5) => ibuf_inst_n_22,
      D(4) => ibuf_inst_n_23,
      D(3) => ibuf_inst_n_24,
      D(2) => ibuf_inst_n_25,
      D(1) => ibuf_inst_n_26,
      D(0) => ibuf_inst_n_27,
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_140,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[32]_0\(24 downto 0) => \ireg_reg[32]\(24 downto 0),
      video_in_TREADY => video_in_TREADY
    );
obuf_inst: entity work.bd_0_hls_inst_0_xil_defaultlib_obuf_43
     port map (
      CO(0) => CO(0),
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      \SRL_SIG_reg[0][7]\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_0\(0) => \ap_CS_fsm_reg[4]_0\(0),
      \ap_CS_fsm_reg[4]_1\ => \ap_CS_fsm_reg[4]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter0_reg_0(1 downto 0) => ap_enable_reg_pp1_iter0_reg_0(1 downto 0),
      ap_enable_reg_pp1_iter0_reg_1(0) => ap_enable_reg_pp1_iter0_reg_1(0),
      ap_enable_reg_pp1_iter0_reg_2 => ap_enable_reg_pp1_iter0_reg_2,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      \axi_data_V_1_i_reg_289_reg[15]\(7 downto 0) => \axi_data_V_1_i_reg_289_reg[15]\(7 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]\(7 downto 0) => \axi_data_V_1_i_reg_289_reg[23]\(7 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]_0\(23 downto 0) => \axi_data_V_1_i_reg_289_reg[23]_0\(23 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]_1\(23 downto 0) => \axi_data_V_1_i_reg_289_reg[23]_1\(23 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]_2\(23 downto 0) => \axi_data_V_1_i_reg_289_reg[23]_2\(23 downto 0),
      \axi_data_V_1_i_reg_289_reg[7]\(7 downto 0) => \axi_data_V_1_i_reg_289_reg[7]\(7 downto 0),
      \axi_data_V_3_i_reg_360_reg[0]\ => \axi_data_V_3_i_reg_360_reg[0]\,
      \axi_data_V_3_i_reg_360_reg[23]\(23 downto 0) => \axi_data_V_3_i_reg_360_reg[23]\(23 downto 0),
      axi_last_V_0_i_reg_247 => axi_last_V_0_i_reg_247,
      \axi_last_V_2_i_reg_323_reg[0]\ => \axi_last_V_2_i_reg_323_reg[0]\,
      \eol_0_i_reg_311_reg[0]\ => \eol_0_i_reg_311_reg[0]\,
      \eol_0_i_reg_311_reg[0]_0\ => \eol_0_i_reg_311_reg[0]_0\,
      \eol_reg_278_reg[0]\ => \eol_reg_278_reg[0]\,
      \icmp_ln73_reg_508_reg[0]\ => \icmp_ln73_reg_508_reg[0]\,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[32]\(0) => ireg01_out,
      \odata_int_reg[32]_0\(24 downto 0) => \odata_int_reg[32]\(24 downto 0),
      \odata_int_reg[32]_1\ => \odata_int_reg[32]_0\,
      \odata_int_reg[32]_2\(0) => \odata_int_reg[32]_1\(0),
      \odata_int_reg[32]_3\(0) => obuf_inst_n_140,
      \odata_int_reg[32]_4\(0) => \odata_int_reg[32]_2\(0),
      \odata_int_reg[32]_5\(24) => ibuf_inst_n_3,
      \odata_int_reg[32]_5\(23) => ibuf_inst_n_4,
      \odata_int_reg[32]_5\(22) => ibuf_inst_n_5,
      \odata_int_reg[32]_5\(21) => ibuf_inst_n_6,
      \odata_int_reg[32]_5\(20) => ibuf_inst_n_7,
      \odata_int_reg[32]_5\(19) => ibuf_inst_n_8,
      \odata_int_reg[32]_5\(18) => ibuf_inst_n_9,
      \odata_int_reg[32]_5\(17) => ibuf_inst_n_10,
      \odata_int_reg[32]_5\(16) => ibuf_inst_n_11,
      \odata_int_reg[32]_5\(15) => ibuf_inst_n_12,
      \odata_int_reg[32]_5\(14) => ibuf_inst_n_13,
      \odata_int_reg[32]_5\(13) => ibuf_inst_n_14,
      \odata_int_reg[32]_5\(12) => ibuf_inst_n_15,
      \odata_int_reg[32]_5\(11) => ibuf_inst_n_16,
      \odata_int_reg[32]_5\(10) => ibuf_inst_n_17,
      \odata_int_reg[32]_5\(9) => ibuf_inst_n_18,
      \odata_int_reg[32]_5\(8) => ibuf_inst_n_19,
      \odata_int_reg[32]_5\(7) => ibuf_inst_n_20,
      \odata_int_reg[32]_5\(6) => ibuf_inst_n_21,
      \odata_int_reg[32]_5\(5) => ibuf_inst_n_22,
      \odata_int_reg[32]_5\(4) => ibuf_inst_n_23,
      \odata_int_reg[32]_5\(3) => ibuf_inst_n_24,
      \odata_int_reg[32]_5\(2) => ibuf_inst_n_25,
      \odata_int_reg[32]_5\(1) => ibuf_inst_n_26,
      \odata_int_reg[32]_5\(0) => ibuf_inst_n_27,
      p_1_in3_in => p_1_in3_in,
      \p_Val2_s_reg_336_reg[23]\(23 downto 0) => \p_Val2_s_reg_336_reg[23]\(23 downto 0),
      sof_1_i_fu_176 => sof_1_i_fu_176,
      sof_1_i_fu_1760 => sof_1_i_fu_1760,
      t_V_4_reg_300 => t_V_4_reg_300,
      \tmp_2_reg_531_reg[7]\ => \tmp_2_reg_531_reg[7]\,
      \tmp_2_reg_531_reg[7]_0\ => \tmp_2_reg_531_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_regslice_both__parameterized1\ is
  port (
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_regslice_both__parameterized1\ : entity is "regslice_both";
end \bd_0_hls_inst_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_0_hls_inst_0_regslice_both__parameterized1\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized0\
     port map (
      D(0) => D(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[3]_0\ => ibuf_inst_n_2,
      \ireg_reg[4]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      video_out_TREADY => video_out_TREADY
    );
obuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized0\
     port map (
      D(0) => D(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      \odata_int_reg[3]_0\ => ibuf_inst_n_2,
      \odata_int_reg[4]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      video_out_TKEEP(0) => video_out_TKEEP(0),
      video_out_TREADY => video_out_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_regslice_both__parameterized3\ is
  port (
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_int_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_regslice_both__parameterized3\ : entity is "regslice_both";
end \bd_0_hls_inst_0_regslice_both__parameterized3\;

architecture STRUCTURE of \bd_0_hls_inst_0_regslice_both__parameterized3\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_19\
     port map (
      D(0) => D(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[0]_1\ => \odata_int_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      video_out_TREADY => video_out_TREADY
    );
obuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_20\
     port map (
      D(0) => D(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\ => \odata_int_reg[0]\,
      \odata_int_reg[0]_1\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_regslice_both__parameterized3_18\ is
  port (
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_user_V_fu_128 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_regslice_both__parameterized3_18\ : entity is "regslice_both";
end \bd_0_hls_inst_0_regslice_both__parameterized3_18\;

architecture STRUCTURE of \bd_0_hls_inst_0_regslice_both__parameterized3_18\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1\
     port map (
      D(0) => D(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      tmp_user_V_fu_128 => tmp_user_V_fu_128,
      video_out_TREADY => video_out_TREADY
    );
obuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1\
     port map (
      D(0) => D(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]_0\ => ibuf_inst_n_2,
      \odata_int_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in,
      tmp_user_V_fu_128 => tmp_user_V_fu_128,
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_regslice_both__parameterized3_36\ is
  port (
    \sof_1_i_fu_176_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \eol_0_i_reg_311_reg[0]\ : out STD_LOGIC;
    video_in_TLAST_int : out STD_LOGIC;
    \eol_reg_278_reg[0]\ : out STD_LOGIC;
    \odata_int_reg[0]\ : out STD_LOGIC;
    sof_1_i_fu_176 : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_2_reg_531_reg[7]\ : in STD_LOGIC;
    \tmp_2_reg_531_reg[7]_0\ : in STD_LOGIC;
    \eol_2_i_reg_372_reg[0]\ : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    eol_reg_278 : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_1\ : in STD_LOGIC;
    \axi_last_V_2_i_reg_323_reg[0]_2\ : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \odata_int_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_regslice_both__parameterized3_36\ : entity is "regslice_both";
end \bd_0_hls_inst_0_regslice_both__parameterized3_36\;

architecture STRUCTURE of \bd_0_hls_inst_0_regslice_both__parameterized3_36\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_40\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      \ireg_reg[0]_0\ => \odata_int_reg[0]_0\,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TVALID => video_in_TVALID
    );
obuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_41\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      \axi_last_V_2_i_reg_323_reg[0]\ => \axi_last_V_2_i_reg_323_reg[0]\,
      \axi_last_V_2_i_reg_323_reg[0]_0\ => \axi_last_V_2_i_reg_323_reg[0]_0\,
      \axi_last_V_2_i_reg_323_reg[0]_1\ => \axi_last_V_2_i_reg_323_reg[0]_1\,
      \axi_last_V_2_i_reg_323_reg[0]_2\ => \axi_last_V_2_i_reg_323_reg[0]_2\,
      cdata(0) => cdata(0),
      \eol_0_i_reg_311_reg[0]\ => \eol_0_i_reg_311_reg[0]\,
      \eol_2_i_reg_372_reg[0]\ => \eol_2_i_reg_372_reg[0]\,
      eol_reg_278 => eol_reg_278,
      \eol_reg_278_reg[0]\ => \eol_reg_278_reg[0]\,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      \odata_int_reg[0]_0\ => video_in_TLAST_int,
      \odata_int_reg[0]_1\ => \odata_int_reg[0]\,
      \odata_int_reg[0]_2\ => \odata_int_reg[0]_0\,
      \odata_int_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      sof_1_i_fu_176 => sof_1_i_fu_176,
      \sof_1_i_fu_176_reg[0]\ => \sof_1_i_fu_176_reg[0]\,
      \tmp_2_reg_531_reg[7]\ => \tmp_2_reg_531_reg[7]\,
      \tmp_2_reg_531_reg[7]_0\ => \tmp_2_reg_531_reg[7]_0\,
      video_in_TVALID => video_in_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_regslice_both__parameterized3_37\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    \odata_int_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_regslice_both__parameterized3_37\ : entity is "regslice_both";
end \bd_0_hls_inst_0_regslice_both__parameterized3_37\;

architecture STRUCTURE of \bd_0_hls_inst_0_regslice_both__parameterized3_37\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_ibuf__parameterized1_38\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      \ireg_reg[0]_0\ => \odata_int_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_3,
      p_0_in => p_0_in,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
obuf_inst: entity work.\bd_0_hls_inst_0_xil_defaultlib_obuf__parameterized1_39\
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      cdata(0) => cdata(0),
      \odata_int_reg[0]_0\ => \odata_int_reg[0]\,
      \odata_int_reg[1]_0\ => obuf_inst_n_3,
      p_0_in => p_0_in,
      video_in_TVALID => video_in_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_AXIvideo2Mat is
  port (
    start_once_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    \tmp_reg_521_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_reg_526_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_reg_531_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    ap_ready_0 : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    img_0_rows_V_c_empty_n : in STD_LOGIC;
    img_0_rows_V_c14_full_n : in STD_LOGIC;
    img_0_cols_V_c15_full_n : in STD_LOGIC;
    img_0_cols_V_c_empty_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_start : in STD_LOGIC;
    start_for_CvtColor_1_U0_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_AXIvideo2Mat : entity is "AXIvideo2Mat";
end bd_0_hls_inst_0_AXIvideo2Mat;

architecture STRUCTURE of bd_0_hls_inst_0_AXIvideo2Mat is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm215_out : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_2\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_4\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_4\ : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_1_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_2_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_3_n_1 : STD_LOGIC;
  signal \ap_NS_fsm2_carry_i_4__0_n_1\ : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_2 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_3 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_4 : STD_LOGIC;
  signal ap_condition_200 : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_1 : STD_LOGIC;
  signal axi_data_V_0_i_reg_257 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_0_i_reg_257[0]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[10]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[11]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[12]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[13]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[14]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[15]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[16]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[17]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[18]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[19]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[1]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[20]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[21]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[22]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[23]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[2]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[3]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[4]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[5]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[6]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[7]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[8]_i_1_n_1\ : STD_LOGIC;
  signal \axi_data_V_0_i_reg_257[9]_i_1_n_1\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_289 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_3_i_reg_360 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_V_0_i_reg_247 : STD_LOGIC;
  signal \axi_last_V_0_i_reg_247[0]_i_1_n_1\ : STD_LOGIC;
  signal \axi_last_V_2_i_reg_323[0]_i_3_n_1\ : STD_LOGIC;
  signal \axi_last_V_2_i_reg_323_reg_n_1_[0]\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_348 : STD_LOGIC;
  signal \eol_0_i_reg_311_reg_n_1_[0]\ : STD_LOGIC;
  signal eol_2_i_reg_372 : STD_LOGIC;
  signal \eol_2_i_reg_372_reg_n_1_[0]\ : STD_LOGIC;
  signal eol_reg_278 : STD_LOGIC;
  signal i_V_fu_414_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_503 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_503_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_503_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_503_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_503_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_503_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal icmp_ln71_fu_409_p2 : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln73_fu_420_p20_carry__1_n_4\ : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_i_1_n_1 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_i_2_n_1 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_i_3_n_1 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_i_4_n_1 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_n_1 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_n_2 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_n_3 : STD_LOGIC;
  signal icmp_ln73_fu_420_p20_carry_n_4 : STD_LOGIC;
  signal \icmp_ln73_reg_508_reg_n_1_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in3_in : STD_LOGIC;
  signal p_Val2_s_reg_336 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_Val2_s_reg_336[23]_i_4_n_1\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_100 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_101 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_102 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_103 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_104 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_105 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_106 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_107 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_108 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_109 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_110 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_111 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_112 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_115 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_116 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_117 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_118 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_119 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_120 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_121 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_122 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_123 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_124 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_125 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_126 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_127 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_128 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_129 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_130 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_131 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_132 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_133 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_134 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_135 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_136 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_137 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_138 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_139 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_140 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_141 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_86 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_87 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_88 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_89 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_91 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_92 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_93 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_94 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_95 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_96 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_97 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_98 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_99 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_1 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal sof_1_i_fu_176 : STD_LOGIC;
  signal sof_1_i_fu_1760 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_1 : STD_LOGIC;
  signal t_V_4_reg_300 : STD_LOGIC;
  signal \t_V_4_reg_300[0]_i_4_n_1\ : STD_LOGIC;
  signal t_V_4_reg_300_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_4_reg_300_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_300_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal t_V_reg_267 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_479 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_487 : STD_LOGIC;
  signal video_in_TLAST_int : STD_LOGIC;
  signal video_in_TVALID_int : STD_LOGIC;
  signal NLW_ap_NS_fsm2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_503_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_503_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln73_fu_420_p20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln73_fu_420_p20_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln73_fu_420_p20_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln73_fu_420_p20_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_4_reg_300_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair50";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[16]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[20]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_data_V_0_i_reg_257[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_last_V_0_i_reg_247[0]_i_1\ : label is "soft_lutpair48";
begin
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => icmp_ln71_fu_409_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => img_0_rows_V_c_empty_n,
      I3 => img_0_rows_V_c14_full_n,
      I4 => img_0_cols_V_c15_full_n,
      I5 => img_0_cols_V_c_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \eol_2_i_reg_372_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state8,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eol_2_i_reg_372_reg_n_1_[0]\,
      I1 => ap_CS_fsm_state8,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => \^ss\(0)
    );
ap_NS_fsm2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_NS_fsm2_carry_n_1,
      CO(2) => ap_NS_fsm2_carry_n_2,
      CO(1) => ap_NS_fsm2_carry_n_3,
      CO(0) => ap_NS_fsm2_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_NS_fsm2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ap_NS_fsm2_carry_i_1_n_1,
      S(2) => ap_NS_fsm2_carry_i_2_n_1,
      S(1) => ap_NS_fsm2_carry_i_3_n_1,
      S(0) => \ap_NS_fsm2_carry_i_4__0_n_1\
    );
\ap_NS_fsm2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ap_NS_fsm2_carry_n_1,
      CO(3) => \ap_NS_fsm2_carry__0_n_1\,
      CO(2) => \ap_NS_fsm2_carry__0_n_2\,
      CO(1) => \ap_NS_fsm2_carry__0_n_3\,
      CO(0) => \ap_NS_fsm2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_NS_fsm2_carry__0_i_1_n_1\,
      S(2) => \ap_NS_fsm2_carry__0_i_2_n_1\,
      S(1) => \ap_NS_fsm2_carry__0_i_3_n_1\,
      S(0) => \ap_NS_fsm2_carry__0_i_4_n_1\
    );
\ap_NS_fsm2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(22),
      I1 => t_V_reg_267(23),
      I2 => t_V_reg_267(21),
      O => \ap_NS_fsm2_carry__0_i_1_n_1\
    );
\ap_NS_fsm2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(19),
      I1 => t_V_reg_267(20),
      I2 => t_V_reg_267(18),
      O => \ap_NS_fsm2_carry__0_i_2_n_1\
    );
\ap_NS_fsm2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(16),
      I1 => t_V_reg_267(17),
      I2 => t_V_reg_267(15),
      O => \ap_NS_fsm2_carry__0_i_3_n_1\
    );
\ap_NS_fsm2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(13),
      I1 => t_V_reg_267(14),
      I2 => t_V_reg_267(12),
      O => \ap_NS_fsm2_carry__0_i_4_n_1\
    );
\ap_NS_fsm2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_NS_fsm2_carry__0_n_1\,
      CO(3) => \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln71_fu_409_p2,
      CO(1) => \ap_NS_fsm2_carry__1_n_3\,
      CO(0) => \ap_NS_fsm2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_NS_fsm2_carry__1_i_1_n_1\,
      S(1) => \ap_NS_fsm2_carry__1_i_2_n_1\,
      S(0) => \ap_NS_fsm2_carry__1_i_3_n_1\
    );
\ap_NS_fsm2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_267(31),
      I1 => t_V_reg_267(30),
      O => \ap_NS_fsm2_carry__1_i_1_n_1\
    );
\ap_NS_fsm2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(28),
      I1 => t_V_reg_267(29),
      I2 => t_V_reg_267(27),
      O => \ap_NS_fsm2_carry__1_i_2_n_1\
    );
\ap_NS_fsm2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(25),
      I1 => t_V_reg_267(26),
      I2 => t_V_reg_267(24),
      O => \ap_NS_fsm2_carry__1_i_3_n_1\
    );
ap_NS_fsm2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(10),
      I1 => t_V_reg_267(11),
      I2 => t_V_reg_267(9),
      O => ap_NS_fsm2_carry_i_1_n_1
    );
ap_NS_fsm2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => t_V_reg_267(6),
      I1 => t_V_reg_267(7),
      I2 => t_V_reg_267(8),
      O => ap_NS_fsm2_carry_i_2_n_1
    );
ap_NS_fsm2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_reg_267(4),
      I1 => t_V_reg_267(5),
      I2 => t_V_reg_267(3),
      O => ap_NS_fsm2_carry_i_3_n_1
    );
\ap_NS_fsm2_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_267(0),
      I1 => t_V_reg_267(1),
      I2 => t_V_reg_267(2),
      O => \ap_NS_fsm2_carry_i_4__0_n_1\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln71_fu_409_p2,
      O => p_1_in3_in
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_1,
      Q => ap_enable_reg_pp1_iter1_reg_n_1,
      R => '0'
    );
ap_ready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F800"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln71_fu_409_p2,
      I2 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I3 => ce_0,
      I4 => ap_ready_0,
      O => ap_ready
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln71_fu_409_p2,
      O => \ap_CS_fsm_reg[3]_0\
    );
\axi_data_V_0_i_reg_257[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(0),
      O => \axi_data_V_0_i_reg_257[0]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(10),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(10),
      O => \axi_data_V_0_i_reg_257[10]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(11),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(11),
      O => \axi_data_V_0_i_reg_257[11]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(12),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(12),
      O => \axi_data_V_0_i_reg_257[12]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(13),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(13),
      O => \axi_data_V_0_i_reg_257[13]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(14),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(14),
      O => \axi_data_V_0_i_reg_257[14]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(15),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(15),
      O => \axi_data_V_0_i_reg_257[15]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(16),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(16),
      O => \axi_data_V_0_i_reg_257[16]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(17),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(17),
      O => \axi_data_V_0_i_reg_257[17]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(18),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(18),
      O => \axi_data_V_0_i_reg_257[18]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(19),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(19),
      O => \axi_data_V_0_i_reg_257[19]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(1),
      O => \axi_data_V_0_i_reg_257[1]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(20),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(20),
      O => \axi_data_V_0_i_reg_257[20]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(21),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(21),
      O => \axi_data_V_0_i_reg_257[21]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(22),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(22),
      O => \axi_data_V_0_i_reg_257[22]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(23),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(23),
      O => \axi_data_V_0_i_reg_257[23]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(2),
      O => \axi_data_V_0_i_reg_257[2]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(3),
      O => \axi_data_V_0_i_reg_257[3]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(4),
      O => \axi_data_V_0_i_reg_257[4]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(5),
      O => \axi_data_V_0_i_reg_257[5]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(6),
      O => \axi_data_V_0_i_reg_257[6]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(7),
      O => \axi_data_V_0_i_reg_257[7]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(8),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(8),
      O => \axi_data_V_0_i_reg_257[8]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_479(9),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_360(9),
      O => \axi_data_V_0_i_reg_257[9]_i_1_n_1\
    );
\axi_data_V_0_i_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[0]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(0),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[10]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(10),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[11]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(11),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[12]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(12),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[13]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(13),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[14]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(14),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[15]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(15),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[16]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(16),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[17]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(17),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[18]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(18),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[19]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(19),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[1]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(1),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[20]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(20),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[21]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(21),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[22]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(22),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[23]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(23),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[2]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(2),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[3]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(3),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[4]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(4),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[5]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(5),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[6]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(6),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[7]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(7),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[8]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(8),
      R => '0'
    );
\axi_data_V_0_i_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_0_i_reg_257[9]_i_1_n_1\,
      Q => axi_data_V_0_i_reg_257(9),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      Q => axi_data_V_1_i_reg_289(0),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      Q => axi_data_V_1_i_reg_289(10),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      Q => axi_data_V_1_i_reg_289(11),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      Q => axi_data_V_1_i_reg_289(12),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      Q => axi_data_V_1_i_reg_289(13),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      Q => axi_data_V_1_i_reg_289(14),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      Q => axi_data_V_1_i_reg_289(15),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      Q => axi_data_V_1_i_reg_289(16),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      Q => axi_data_V_1_i_reg_289(17),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      Q => axi_data_V_1_i_reg_289(18),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      Q => axi_data_V_1_i_reg_289(19),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      Q => axi_data_V_1_i_reg_289(1),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      Q => axi_data_V_1_i_reg_289(20),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      Q => axi_data_V_1_i_reg_289(21),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      Q => axi_data_V_1_i_reg_289(22),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      Q => axi_data_V_1_i_reg_289(23),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      Q => axi_data_V_1_i_reg_289(2),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      Q => axi_data_V_1_i_reg_289(3),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      Q => axi_data_V_1_i_reg_289(4),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      Q => axi_data_V_1_i_reg_289(5),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      Q => axi_data_V_1_i_reg_289(6),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      Q => axi_data_V_1_i_reg_289(7),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      Q => axi_data_V_1_i_reg_289(8),
      R => '0'
    );
\axi_data_V_1_i_reg_289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      Q => axi_data_V_1_i_reg_289(9),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_138,
      Q => axi_data_V_3_i_reg_360(0),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_128,
      Q => axi_data_V_3_i_reg_360(10),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_127,
      Q => axi_data_V_3_i_reg_360(11),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_126,
      Q => axi_data_V_3_i_reg_360(12),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_125,
      Q => axi_data_V_3_i_reg_360(13),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_124,
      Q => axi_data_V_3_i_reg_360(14),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_123,
      Q => axi_data_V_3_i_reg_360(15),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_122,
      Q => axi_data_V_3_i_reg_360(16),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      Q => axi_data_V_3_i_reg_360(17),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      Q => axi_data_V_3_i_reg_360(18),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_119,
      Q => axi_data_V_3_i_reg_360(19),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_137,
      Q => axi_data_V_3_i_reg_360(1),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      Q => axi_data_V_3_i_reg_360(20),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      Q => axi_data_V_3_i_reg_360(21),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      Q => axi_data_V_3_i_reg_360(22),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      Q => axi_data_V_3_i_reg_360(23),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_136,
      Q => axi_data_V_3_i_reg_360(2),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_135,
      Q => axi_data_V_3_i_reg_360(3),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_134,
      Q => axi_data_V_3_i_reg_360(4),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_133,
      Q => axi_data_V_3_i_reg_360(5),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_132,
      Q => axi_data_V_3_i_reg_360(6),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_131,
      Q => axi_data_V_3_i_reg_360(7),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_130,
      Q => axi_data_V_3_i_reg_360(8),
      R => '0'
    );
\axi_data_V_3_i_reg_360_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_129,
      Q => axi_data_V_3_i_reg_360(9),
      R => '0'
    );
\axi_last_V_0_i_reg_247[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_487,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_348,
      O => \axi_last_V_0_i_reg_247[0]_i_1_n_1\
    );
\axi_last_V_0_i_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V_0_i_reg_247[0]_i_1_n_1\,
      Q => axi_last_V_0_i_reg_247,
      R => '0'
    );
\axi_last_V_2_i_reg_323[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state5,
      I1 => regslice_both_AXI_video_strm_V_last_V_U_n_1,
      O => \axi_last_V_2_i_reg_323[0]_i_3_n_1\
    );
\axi_last_V_2_i_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      Q => \axi_last_V_2_i_reg_323_reg_n_1_[0]\,
      R => '0'
    );
\axi_last_V_3_i_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      Q => axi_last_V_3_i_reg_348,
      R => '0'
    );
\eol_0_i_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      Q => \eol_0_i_reg_311_reg_n_1_[0]\,
      R => '0'
    );
\eol_2_i_reg_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_i_reg_372,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      Q => \eol_2_i_reg_372_reg_n_1_[0]\,
      R => '0'
    );
\eol_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      Q => eol_reg_278,
      R => '0'
    );
\i_V_reg_503[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_267(0),
      O => i_V_fu_414_p2(0)
    );
\i_V_reg_503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(0),
      Q => i_V_reg_503(0),
      R => '0'
    );
\i_V_reg_503_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(10),
      Q => i_V_reg_503(10),
      R => '0'
    );
\i_V_reg_503_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(11),
      Q => i_V_reg_503(11),
      R => '0'
    );
\i_V_reg_503_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(12),
      Q => i_V_reg_503(12),
      R => '0'
    );
\i_V_reg_503_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[8]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[12]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[12]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[12]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(12 downto 9),
      S(3 downto 0) => t_V_reg_267(12 downto 9)
    );
\i_V_reg_503_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(13),
      Q => i_V_reg_503(13),
      R => '0'
    );
\i_V_reg_503_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(14),
      Q => i_V_reg_503(14),
      R => '0'
    );
\i_V_reg_503_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(15),
      Q => i_V_reg_503(15),
      R => '0'
    );
\i_V_reg_503_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(16),
      Q => i_V_reg_503(16),
      R => '0'
    );
\i_V_reg_503_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[12]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[16]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[16]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[16]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(16 downto 13),
      S(3 downto 0) => t_V_reg_267(16 downto 13)
    );
\i_V_reg_503_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(17),
      Q => i_V_reg_503(17),
      R => '0'
    );
\i_V_reg_503_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(18),
      Q => i_V_reg_503(18),
      R => '0'
    );
\i_V_reg_503_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(19),
      Q => i_V_reg_503(19),
      R => '0'
    );
\i_V_reg_503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(1),
      Q => i_V_reg_503(1),
      R => '0'
    );
\i_V_reg_503_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(20),
      Q => i_V_reg_503(20),
      R => '0'
    );
\i_V_reg_503_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[16]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[20]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[20]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[20]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(20 downto 17),
      S(3 downto 0) => t_V_reg_267(20 downto 17)
    );
\i_V_reg_503_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(21),
      Q => i_V_reg_503(21),
      R => '0'
    );
\i_V_reg_503_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(22),
      Q => i_V_reg_503(22),
      R => '0'
    );
\i_V_reg_503_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(23),
      Q => i_V_reg_503(23),
      R => '0'
    );
\i_V_reg_503_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(24),
      Q => i_V_reg_503(24),
      R => '0'
    );
\i_V_reg_503_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[20]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[24]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[24]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[24]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(24 downto 21),
      S(3 downto 0) => t_V_reg_267(24 downto 21)
    );
\i_V_reg_503_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(25),
      Q => i_V_reg_503(25),
      R => '0'
    );
\i_V_reg_503_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(26),
      Q => i_V_reg_503(26),
      R => '0'
    );
\i_V_reg_503_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(27),
      Q => i_V_reg_503(27),
      R => '0'
    );
\i_V_reg_503_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(28),
      Q => i_V_reg_503(28),
      R => '0'
    );
\i_V_reg_503_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[24]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[28]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[28]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[28]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(28 downto 25),
      S(3 downto 0) => t_V_reg_267(28 downto 25)
    );
\i_V_reg_503_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(29),
      Q => i_V_reg_503(29),
      R => '0'
    );
\i_V_reg_503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(2),
      Q => i_V_reg_503(2),
      R => '0'
    );
\i_V_reg_503_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(30),
      Q => i_V_reg_503(30),
      R => '0'
    );
\i_V_reg_503_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(31),
      Q => i_V_reg_503(31),
      R => '0'
    );
\i_V_reg_503_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_i_V_reg_503_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_503_reg[31]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_503_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_414_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => t_V_reg_267(31 downto 29)
    );
\i_V_reg_503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(3),
      Q => i_V_reg_503(3),
      R => '0'
    );
\i_V_reg_503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(4),
      Q => i_V_reg_503(4),
      R => '0'
    );
\i_V_reg_503_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_503_reg[4]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[4]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[4]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[4]_i_1_n_4\,
      CYINIT => t_V_reg_267(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(4 downto 1),
      S(3 downto 0) => t_V_reg_267(4 downto 1)
    );
\i_V_reg_503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(5),
      Q => i_V_reg_503(5),
      R => '0'
    );
\i_V_reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(6),
      Q => i_V_reg_503(6),
      R => '0'
    );
\i_V_reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(7),
      Q => i_V_reg_503(7),
      R => '0'
    );
\i_V_reg_503_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(8),
      Q => i_V_reg_503(8),
      R => '0'
    );
\i_V_reg_503_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_503_reg[4]_i_1_n_1\,
      CO(3) => \i_V_reg_503_reg[8]_i_1_n_1\,
      CO(2) => \i_V_reg_503_reg[8]_i_1_n_2\,
      CO(1) => \i_V_reg_503_reg[8]_i_1_n_3\,
      CO(0) => \i_V_reg_503_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_414_p2(8 downto 5),
      S(3 downto 0) => t_V_reg_267(8 downto 5)
    );
\i_V_reg_503_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_414_p2(9),
      Q => i_V_reg_503(9),
      R => '0'
    );
icmp_ln73_fu_420_p20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln73_fu_420_p20_carry_n_1,
      CO(2) => icmp_ln73_fu_420_p20_carry_n_2,
      CO(1) => icmp_ln73_fu_420_p20_carry_n_3,
      CO(0) => icmp_ln73_fu_420_p20_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln73_fu_420_p20_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln73_fu_420_p20_carry_i_1_n_1,
      S(2) => icmp_ln73_fu_420_p20_carry_i_2_n_1,
      S(1) => icmp_ln73_fu_420_p20_carry_i_3_n_1,
      S(0) => icmp_ln73_fu_420_p20_carry_i_4_n_1
    );
\icmp_ln73_fu_420_p20_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln73_fu_420_p20_carry_n_1,
      CO(3) => \icmp_ln73_fu_420_p20_carry__0_n_1\,
      CO(2) => \icmp_ln73_fu_420_p20_carry__0_n_2\,
      CO(1) => \icmp_ln73_fu_420_p20_carry__0_n_3\,
      CO(0) => \icmp_ln73_fu_420_p20_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln73_fu_420_p20_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln73_fu_420_p20_carry__0_i_1_n_1\,
      S(2) => \icmp_ln73_fu_420_p20_carry__0_i_2_n_1\,
      S(1) => \icmp_ln73_fu_420_p20_carry__0_i_3_n_1\,
      S(0) => \icmp_ln73_fu_420_p20_carry__0_i_4_n_1\
    );
\icmp_ln73_fu_420_p20_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(22),
      I1 => t_V_4_reg_300_reg(23),
      I2 => t_V_4_reg_300_reg(21),
      O => \icmp_ln73_fu_420_p20_carry__0_i_1_n_1\
    );
\icmp_ln73_fu_420_p20_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(19),
      I1 => t_V_4_reg_300_reg(20),
      I2 => t_V_4_reg_300_reg(18),
      O => \icmp_ln73_fu_420_p20_carry__0_i_2_n_1\
    );
\icmp_ln73_fu_420_p20_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(16),
      I1 => t_V_4_reg_300_reg(17),
      I2 => t_V_4_reg_300_reg(15),
      O => \icmp_ln73_fu_420_p20_carry__0_i_3_n_1\
    );
\icmp_ln73_fu_420_p20_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(13),
      I1 => t_V_4_reg_300_reg(14),
      I2 => t_V_4_reg_300_reg(12),
      O => \icmp_ln73_fu_420_p20_carry__0_i_4_n_1\
    );
\icmp_ln73_fu_420_p20_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln73_fu_420_p20_carry__0_n_1\,
      CO(3) => \NLW_icmp_ln73_fu_420_p20_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp1_exit_iter0_state5,
      CO(1) => \icmp_ln73_fu_420_p20_carry__1_n_3\,
      CO(0) => \icmp_ln73_fu_420_p20_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln73_fu_420_p20_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln73_fu_420_p20_carry__1_i_1_n_1\,
      S(1) => \icmp_ln73_fu_420_p20_carry__1_i_2_n_1\,
      S(0) => \icmp_ln73_fu_420_p20_carry__1_i_3_n_1\
    );
\icmp_ln73_fu_420_p20_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_4_reg_300_reg(31),
      I1 => t_V_4_reg_300_reg(30),
      O => \icmp_ln73_fu_420_p20_carry__1_i_1_n_1\
    );
\icmp_ln73_fu_420_p20_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(28),
      I1 => t_V_4_reg_300_reg(29),
      I2 => t_V_4_reg_300_reg(27),
      O => \icmp_ln73_fu_420_p20_carry__1_i_2_n_1\
    );
\icmp_ln73_fu_420_p20_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(25),
      I1 => t_V_4_reg_300_reg(26),
      I2 => t_V_4_reg_300_reg(24),
      O => \icmp_ln73_fu_420_p20_carry__1_i_3_n_1\
    );
icmp_ln73_fu_420_p20_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_4_reg_300_reg(11),
      I1 => t_V_4_reg_300_reg(9),
      I2 => t_V_4_reg_300_reg(10),
      O => icmp_ln73_fu_420_p20_carry_i_1_n_1
    );
icmp_ln73_fu_420_p20_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_4_reg_300_reg(8),
      I1 => t_V_4_reg_300_reg(7),
      I2 => t_V_4_reg_300_reg(6),
      O => icmp_ln73_fu_420_p20_carry_i_2_n_1
    );
icmp_ln73_fu_420_p20_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(4),
      I1 => t_V_4_reg_300_reg(5),
      I2 => t_V_4_reg_300_reg(3),
      O => icmp_ln73_fu_420_p20_carry_i_3_n_1
    );
icmp_ln73_fu_420_p20_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_4_reg_300_reg(0),
      I1 => t_V_4_reg_300_reg(1),
      I2 => t_V_4_reg_300_reg(2),
      O => icmp_ln73_fu_420_p20_carry_i_4_n_1
    );
\icmp_ln73_reg_508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_139,
      Q => \icmp_ln73_reg_508_reg_n_1_[0]\,
      R => '0'
    );
\p_Val2_s_reg_336[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_1,
      I1 => \icmp_ln73_reg_508_reg_n_1_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \p_Val2_s_reg_336[23]_i_4_n_1\
    );
\p_Val2_s_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      Q => p_Val2_s_reg_336(0),
      R => '0'
    );
\p_Val2_s_reg_336_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      Q => p_Val2_s_reg_336(10),
      R => '0'
    );
\p_Val2_s_reg_336_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      Q => p_Val2_s_reg_336(11),
      R => '0'
    );
\p_Val2_s_reg_336_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      Q => p_Val2_s_reg_336(12),
      R => '0'
    );
\p_Val2_s_reg_336_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      Q => p_Val2_s_reg_336(13),
      R => '0'
    );
\p_Val2_s_reg_336_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      Q => p_Val2_s_reg_336(14),
      R => '0'
    );
\p_Val2_s_reg_336_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      Q => p_Val2_s_reg_336(15),
      R => '0'
    );
\p_Val2_s_reg_336_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_39,
      Q => p_Val2_s_reg_336(16),
      R => '0'
    );
\p_Val2_s_reg_336_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_38,
      Q => p_Val2_s_reg_336(17),
      R => '0'
    );
\p_Val2_s_reg_336_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      Q => p_Val2_s_reg_336(18),
      R => '0'
    );
\p_Val2_s_reg_336_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      Q => p_Val2_s_reg_336(19),
      R => '0'
    );
\p_Val2_s_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      Q => p_Val2_s_reg_336(1),
      R => '0'
    );
\p_Val2_s_reg_336_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      Q => p_Val2_s_reg_336(20),
      R => '0'
    );
\p_Val2_s_reg_336_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      Q => p_Val2_s_reg_336(21),
      R => '0'
    );
\p_Val2_s_reg_336_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      Q => p_Val2_s_reg_336(22),
      R => '0'
    );
\p_Val2_s_reg_336_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      Q => p_Val2_s_reg_336(23),
      R => '0'
    );
\p_Val2_s_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      Q => p_Val2_s_reg_336(2),
      R => '0'
    );
\p_Val2_s_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      Q => p_Val2_s_reg_336(3),
      R => '0'
    );
\p_Val2_s_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      Q => p_Val2_s_reg_336(4),
      R => '0'
    );
\p_Val2_s_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      Q => p_Val2_s_reg_336(5),
      R => '0'
    );
\p_Val2_s_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      Q => p_Val2_s_reg_336(6),
      R => '0'
    );
\p_Val2_s_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      Q => p_Val2_s_reg_336(7),
      R => '0'
    );
\p_Val2_s_reg_336_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      Q => p_Val2_s_reg_336(8),
      R => '0'
    );
\p_Val2_s_reg_336_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_200,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      Q => p_Val2_s_reg_336(9),
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_0_hls_inst_0_regslice_both_35
     port map (
      CO(0) => ap_condition_pp1_exit_iter0_state5,
      D(23) => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      D(22) => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      D(21) => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      D(20) => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      D(19) => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      D(18) => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      D(17) => regslice_both_AXI_video_strm_V_data_V_U_n_38,
      D(16) => regslice_both_AXI_video_strm_V_data_V_U_n_39,
      D(15) => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      D(14) => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      D(13) => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D(12) => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      D(11) => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D(10) => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      D(9) => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      D(8) => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      D(7) => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      D(6) => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      D(5) => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      D(4) => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      D(3) => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      D(2) => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      D(1) => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      D(0) => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      E(0) => eol_2_i_reg_372,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_pp1_stage0,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => \^ss\(0),
      \SRL_SIG_reg[0][7]\ => ap_enable_reg_pp1_iter1_reg_n_1,
      \SRL_SIG_reg[0][7]_0\ => \icmp_ln73_reg_508_reg_n_1_[0]\,
      \ap_CS_fsm_reg[3]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      \ap_CS_fsm_reg[4]\ => regslice_both_AXI_video_strm_V_data_V_U_n_86,
      \ap_CS_fsm_reg[4]_0\(0) => icmp_ln71_fu_409_p2,
      \ap_CS_fsm_reg[4]_1\ => regslice_both_AXI_video_strm_V_last_V_U_n_2,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => regslice_both_AXI_video_strm_V_data_V_U_n_1,
      ap_enable_reg_pp1_iter0_reg_0(1 downto 0) => ap_NS_fsm(5 downto 4),
      ap_enable_reg_pp1_iter0_reg_1(0) => ap_condition_200,
      ap_enable_reg_pp1_iter0_reg_2 => regslice_both_AXI_video_strm_V_data_V_U_n_141,
      ap_enable_reg_pp1_iter1_reg => ce,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      \axi_data_V_1_i_reg_289_reg[15]\(7 downto 0) => p_0_in(7 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      \axi_data_V_1_i_reg_289_reg[23]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      \axi_data_V_1_i_reg_289_reg[23]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      \axi_data_V_1_i_reg_289_reg[23]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      \axi_data_V_1_i_reg_289_reg[23]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      \axi_data_V_1_i_reg_289_reg[23]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      \axi_data_V_1_i_reg_289_reg[23]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      \axi_data_V_1_i_reg_289_reg[23]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      \axi_data_V_1_i_reg_289_reg[23]_0\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      \axi_data_V_1_i_reg_289_reg[23]_0\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      \axi_data_V_1_i_reg_289_reg[23]_0\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      \axi_data_V_1_i_reg_289_reg[23]_0\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      \axi_data_V_1_i_reg_289_reg[23]_0\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_119,
      \axi_data_V_1_i_reg_289_reg[23]_0\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      \axi_data_V_1_i_reg_289_reg[23]_0\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      \axi_data_V_1_i_reg_289_reg[23]_0\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_122,
      \axi_data_V_1_i_reg_289_reg[23]_0\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_123,
      \axi_data_V_1_i_reg_289_reg[23]_0\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_124,
      \axi_data_V_1_i_reg_289_reg[23]_0\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_125,
      \axi_data_V_1_i_reg_289_reg[23]_0\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_126,
      \axi_data_V_1_i_reg_289_reg[23]_0\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_127,
      \axi_data_V_1_i_reg_289_reg[23]_0\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_128,
      \axi_data_V_1_i_reg_289_reg[23]_0\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_129,
      \axi_data_V_1_i_reg_289_reg[23]_0\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_130,
      \axi_data_V_1_i_reg_289_reg[23]_0\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_131,
      \axi_data_V_1_i_reg_289_reg[23]_0\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_132,
      \axi_data_V_1_i_reg_289_reg[23]_0\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_133,
      \axi_data_V_1_i_reg_289_reg[23]_0\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_134,
      \axi_data_V_1_i_reg_289_reg[23]_0\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_135,
      \axi_data_V_1_i_reg_289_reg[23]_0\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_136,
      \axi_data_V_1_i_reg_289_reg[23]_0\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_137,
      \axi_data_V_1_i_reg_289_reg[23]_0\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_138,
      \axi_data_V_1_i_reg_289_reg[23]_1\(23 downto 0) => p_Val2_s_reg_336(23 downto 0),
      \axi_data_V_1_i_reg_289_reg[23]_2\(23 downto 0) => axi_data_V_0_i_reg_257(23 downto 0),
      \axi_data_V_1_i_reg_289_reg[7]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      \axi_data_V_1_i_reg_289_reg[7]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      \axi_data_V_1_i_reg_289_reg[7]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      \axi_data_V_1_i_reg_289_reg[7]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      \axi_data_V_1_i_reg_289_reg[7]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      \axi_data_V_1_i_reg_289_reg[7]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      \axi_data_V_1_i_reg_289_reg[7]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      \axi_data_V_1_i_reg_289_reg[7]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      \axi_data_V_3_i_reg_360_reg[0]\ => \eol_2_i_reg_372_reg_n_1_[0]\,
      \axi_data_V_3_i_reg_360_reg[23]\(23 downto 0) => axi_data_V_1_i_reg_289(23 downto 0),
      axi_last_V_0_i_reg_247 => axi_last_V_0_i_reg_247,
      \axi_last_V_2_i_reg_323_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      \eol_0_i_reg_311_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      \eol_0_i_reg_311_reg[0]_0\ => \eol_0_i_reg_311_reg_n_1_[0]\,
      \eol_reg_278_reg[0]\ => \axi_last_V_2_i_reg_323_reg_n_1_[0]\,
      \icmp_ln73_reg_508_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_139,
      \ireg_reg[32]\(24) => video_in_TVALID,
      \ireg_reg[32]\(23 downto 0) => video_in_TDATA(23 downto 0),
      \odata_int_reg[32]\(24) => video_in_TVALID_int,
      \odata_int_reg[32]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      \odata_int_reg[32]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      \odata_int_reg[32]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      \odata_int_reg[32]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      \odata_int_reg[32]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      \odata_int_reg[32]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      \odata_int_reg[32]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      \odata_int_reg[32]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      \odata_int_reg[32]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      \odata_int_reg[32]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \odata_int_reg[32]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \odata_int_reg[32]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      \odata_int_reg[32]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \odata_int_reg[32]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      \odata_int_reg[32]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      \odata_int_reg[32]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      \odata_int_reg[32]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      \odata_int_reg[32]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      \odata_int_reg[32]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      \odata_int_reg[32]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      \odata_int_reg[32]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      \odata_int_reg[32]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      \odata_int_reg[32]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      \odata_int_reg[32]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      \odata_int_reg[32]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      \odata_int_reg[32]_1\(0) => ap_NS_fsm215_out,
      \odata_int_reg[32]_2\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      p_1_in3_in => p_1_in3_in,
      \p_Val2_s_reg_336_reg[23]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      \p_Val2_s_reg_336_reg[23]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      \p_Val2_s_reg_336_reg[23]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      \p_Val2_s_reg_336_reg[23]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      \p_Val2_s_reg_336_reg[23]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      \p_Val2_s_reg_336_reg[23]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      \p_Val2_s_reg_336_reg[23]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      \p_Val2_s_reg_336_reg[23]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      \p_Val2_s_reg_336_reg[23]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      \p_Val2_s_reg_336_reg[23]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      \p_Val2_s_reg_336_reg[23]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      \p_Val2_s_reg_336_reg[23]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      \p_Val2_s_reg_336_reg[23]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      \p_Val2_s_reg_336_reg[23]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      \p_Val2_s_reg_336_reg[23]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      \p_Val2_s_reg_336_reg[23]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      \p_Val2_s_reg_336_reg[23]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      \p_Val2_s_reg_336_reg[23]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      \p_Val2_s_reg_336_reg[23]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      \p_Val2_s_reg_336_reg[23]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      \p_Val2_s_reg_336_reg[23]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      \p_Val2_s_reg_336_reg[23]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      \p_Val2_s_reg_336_reg[23]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      \p_Val2_s_reg_336_reg[23]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      sof_1_i_fu_176 => sof_1_i_fu_176,
      sof_1_i_fu_1760 => sof_1_i_fu_1760,
      t_V_4_reg_300 => t_V_4_reg_300,
      \tmp_2_reg_531_reg[7]\ => regslice_both_AXI_video_strm_V_last_V_U_n_1,
      \tmp_2_reg_531_reg[7]_0\ => \p_Val2_s_reg_336[23]_i_4_n_1\,
      video_in_TREADY => video_in_TREADY
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_0_hls_inst_0_regslice_both__parameterized3_36\
     port map (
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_pp1_stage0,
      SR(0) => \^ss\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => regslice_both_AXI_video_strm_V_last_V_U_n_2,
      ap_rst_n => ap_rst_n,
      \axi_last_V_2_i_reg_323_reg[0]\ => \axi_last_V_2_i_reg_323_reg_n_1_[0]\,
      \axi_last_V_2_i_reg_323_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_86,
      \axi_last_V_2_i_reg_323_reg[0]_1\ => \axi_last_V_2_i_reg_323[0]_i_3_n_1\,
      \axi_last_V_2_i_reg_323_reg[0]_2\ => \p_Val2_s_reg_336[23]_i_4_n_1\,
      \eol_0_i_reg_311_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \eol_2_i_reg_372_reg[0]\ => \eol_0_i_reg_311_reg_n_1_[0]\,
      eol_reg_278 => eol_reg_278,
      \eol_reg_278_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      \odata_int_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      \odata_int_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      sof_1_i_fu_176 => sof_1_i_fu_176,
      \sof_1_i_fu_176_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_1,
      \tmp_2_reg_531_reg[7]\ => \icmp_ln73_reg_508_reg_n_1_[0]\,
      \tmp_2_reg_531_reg[7]_0\ => ap_enable_reg_pp1_iter1_reg_n_1,
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TLAST_int => video_in_TLAST_int,
      video_in_TVALID => video_in_TVALID
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_0_hls_inst_0_regslice_both__parameterized3_37\
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(0) => ap_CS_fsm_state2,
      SR(0) => \^ss\(0),
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[2]\(0) => video_in_TVALID_int,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
\sof_1_i_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_141,
      Q => sof_1_i_fu_176,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070077770000"
    )
        port map (
      I0 => icmp_ln71_fu_409_p2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I3 => ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_CvtColor_1_U0_full_n,
      O => start_once_reg_i_1_n_1
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_1,
      Q => \^start_once_reg\,
      R => \^ss\(0)
    );
\t_V_4_reg_300[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_4_reg_300_reg(0),
      O => \t_V_4_reg_300[0]_i_4_n_1\
    );
\t_V_4_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[0]_i_3_n_8\,
      Q => t_V_4_reg_300_reg(0),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_4_reg_300_reg[0]_i_3_n_1\,
      CO(2) => \t_V_4_reg_300_reg[0]_i_3_n_2\,
      CO(1) => \t_V_4_reg_300_reg[0]_i_3_n_3\,
      CO(0) => \t_V_4_reg_300_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_4_reg_300_reg[0]_i_3_n_5\,
      O(2) => \t_V_4_reg_300_reg[0]_i_3_n_6\,
      O(1) => \t_V_4_reg_300_reg[0]_i_3_n_7\,
      O(0) => \t_V_4_reg_300_reg[0]_i_3_n_8\,
      S(3 downto 1) => t_V_4_reg_300_reg(3 downto 1),
      S(0) => \t_V_4_reg_300[0]_i_4_n_1\
    );
\t_V_4_reg_300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[8]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(10),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[8]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(11),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[12]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(12),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[8]_i_1_n_1\,
      CO(3) => \t_V_4_reg_300_reg[12]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[12]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[12]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[12]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[12]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[12]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[12]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(15 downto 12)
    );
\t_V_4_reg_300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[12]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(13),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[12]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(14),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[12]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(15),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[16]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(16),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[12]_i_1_n_1\,
      CO(3) => \t_V_4_reg_300_reg[16]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[16]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[16]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[16]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[16]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[16]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[16]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(19 downto 16)
    );
\t_V_4_reg_300_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[16]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(17),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[16]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(18),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[16]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(19),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[0]_i_3_n_7\,
      Q => t_V_4_reg_300_reg(1),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[20]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(20),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[16]_i_1_n_1\,
      CO(3) => \t_V_4_reg_300_reg[20]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[20]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[20]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[20]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[20]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[20]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[20]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(23 downto 20)
    );
\t_V_4_reg_300_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[20]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(21),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[20]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(22),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[20]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(23),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[24]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(24),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[20]_i_1_n_1\,
      CO(3) => \t_V_4_reg_300_reg[24]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[24]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[24]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[24]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[24]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[24]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[24]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(27 downto 24)
    );
\t_V_4_reg_300_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[24]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(25),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[24]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(26),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[24]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(27),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[28]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(28),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[24]_i_1_n_1\,
      CO(3) => \NLW_t_V_4_reg_300_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_4_reg_300_reg[28]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[28]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[28]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[28]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[28]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[28]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(31 downto 28)
    );
\t_V_4_reg_300_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[28]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(29),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[0]_i_3_n_6\,
      Q => t_V_4_reg_300_reg(2),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[28]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(30),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[28]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(31),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[0]_i_3_n_5\,
      Q => t_V_4_reg_300_reg(3),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[4]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(4),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[0]_i_3_n_1\,
      CO(3) => \t_V_4_reg_300_reg[4]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[4]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[4]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[4]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[4]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[4]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[4]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(7 downto 4)
    );
\t_V_4_reg_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[4]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(5),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[4]_i_1_n_6\,
      Q => t_V_4_reg_300_reg(6),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[4]_i_1_n_5\,
      Q => t_V_4_reg_300_reg(7),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[8]_i_1_n_8\,
      Q => t_V_4_reg_300_reg(8),
      R => t_V_4_reg_300
    );
\t_V_4_reg_300_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_4_reg_300_reg[4]_i_1_n_1\,
      CO(3) => \t_V_4_reg_300_reg[8]_i_1_n_1\,
      CO(2) => \t_V_4_reg_300_reg[8]_i_1_n_2\,
      CO(1) => \t_V_4_reg_300_reg[8]_i_1_n_3\,
      CO(0) => \t_V_4_reg_300_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_4_reg_300_reg[8]_i_1_n_5\,
      O(2) => \t_V_4_reg_300_reg[8]_i_1_n_6\,
      O(1) => \t_V_4_reg_300_reg[8]_i_1_n_7\,
      O(0) => \t_V_4_reg_300_reg[8]_i_1_n_8\,
      S(3 downto 0) => t_V_4_reg_300_reg(11 downto 8)
    );
\t_V_4_reg_300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1760,
      D => \t_V_4_reg_300_reg[8]_i_1_n_7\,
      Q => t_V_4_reg_300_reg(9),
      R => t_V_4_reg_300
    );
\t_V_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(0),
      Q => t_V_reg_267(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(10),
      Q => t_V_reg_267(10),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(11),
      Q => t_V_reg_267(11),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(12),
      Q => t_V_reg_267(12),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(13),
      Q => t_V_reg_267(13),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(14),
      Q => t_V_reg_267(14),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(15),
      Q => t_V_reg_267(15),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(16),
      Q => t_V_reg_267(16),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(17),
      Q => t_V_reg_267(17),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(18),
      Q => t_V_reg_267(18),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(19),
      Q => t_V_reg_267(19),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(1),
      Q => t_V_reg_267(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(20),
      Q => t_V_reg_267(20),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(21),
      Q => t_V_reg_267(21),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(22),
      Q => t_V_reg_267(22),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(23),
      Q => t_V_reg_267(23),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(24),
      Q => t_V_reg_267(24),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(25),
      Q => t_V_reg_267(25),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(26),
      Q => t_V_reg_267(26),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(27),
      Q => t_V_reg_267(27),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(28),
      Q => t_V_reg_267(28),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(29),
      Q => t_V_reg_267(29),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(2),
      Q => t_V_reg_267(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(30),
      Q => t_V_reg_267(30),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(31),
      Q => t_V_reg_267(31),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(3),
      Q => t_V_reg_267(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(4),
      Q => t_V_reg_267(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(5),
      Q => t_V_reg_267(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(6),
      Q => t_V_reg_267(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(7),
      Q => t_V_reg_267(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(8),
      Q => t_V_reg_267(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_503(9),
      Q => t_V_reg_267(9),
      R => ap_CS_fsm_state3
    );
\tmp_1_reg_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(0),
      Q => \tmp_1_reg_526_reg[7]_0\(0),
      R => '0'
    );
\tmp_1_reg_526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(1),
      Q => \tmp_1_reg_526_reg[7]_0\(1),
      R => '0'
    );
\tmp_1_reg_526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(2),
      Q => \tmp_1_reg_526_reg[7]_0\(2),
      R => '0'
    );
\tmp_1_reg_526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(3),
      Q => \tmp_1_reg_526_reg[7]_0\(3),
      R => '0'
    );
\tmp_1_reg_526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(4),
      Q => \tmp_1_reg_526_reg[7]_0\(4),
      R => '0'
    );
\tmp_1_reg_526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(5),
      Q => \tmp_1_reg_526_reg[7]_0\(5),
      R => '0'
    );
\tmp_1_reg_526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(6),
      Q => \tmp_1_reg_526_reg[7]_0\(6),
      R => '0'
    );
\tmp_1_reg_526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => p_0_in(7),
      Q => \tmp_1_reg_526_reg[7]_0\(7),
      R => '0'
    );
\tmp_2_reg_531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      Q => \tmp_2_reg_531_reg[7]_0\(0),
      R => '0'
    );
\tmp_2_reg_531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      Q => \tmp_2_reg_531_reg[7]_0\(1),
      R => '0'
    );
\tmp_2_reg_531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      Q => \tmp_2_reg_531_reg[7]_0\(2),
      R => '0'
    );
\tmp_2_reg_531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      Q => \tmp_2_reg_531_reg[7]_0\(3),
      R => '0'
    );
\tmp_2_reg_531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      Q => \tmp_2_reg_531_reg[7]_0\(4),
      R => '0'
    );
\tmp_2_reg_531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      Q => \tmp_2_reg_531_reg[7]_0\(5),
      R => '0'
    );
\tmp_2_reg_531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      Q => \tmp_2_reg_531_reg[7]_0\(6),
      R => '0'
    );
\tmp_2_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      Q => \tmp_2_reg_531_reg[7]_0\(7),
      R => '0'
    );
\tmp_data_V_reg_479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      Q => tmp_data_V_reg_479(0),
      R => '0'
    );
\tmp_data_V_reg_479_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => tmp_data_V_reg_479(10),
      R => '0'
    );
\tmp_data_V_reg_479_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => tmp_data_V_reg_479(11),
      R => '0'
    );
\tmp_data_V_reg_479_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => tmp_data_V_reg_479(12),
      R => '0'
    );
\tmp_data_V_reg_479_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => tmp_data_V_reg_479(13),
      R => '0'
    );
\tmp_data_V_reg_479_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => tmp_data_V_reg_479(14),
      R => '0'
    );
\tmp_data_V_reg_479_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      Q => tmp_data_V_reg_479(15),
      R => '0'
    );
\tmp_data_V_reg_479_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      Q => tmp_data_V_reg_479(16),
      R => '0'
    );
\tmp_data_V_reg_479_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      Q => tmp_data_V_reg_479(17),
      R => '0'
    );
\tmp_data_V_reg_479_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      Q => tmp_data_V_reg_479(18),
      R => '0'
    );
\tmp_data_V_reg_479_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      Q => tmp_data_V_reg_479(19),
      R => '0'
    );
\tmp_data_V_reg_479_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      Q => tmp_data_V_reg_479(1),
      R => '0'
    );
\tmp_data_V_reg_479_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      Q => tmp_data_V_reg_479(20),
      R => '0'
    );
\tmp_data_V_reg_479_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      Q => tmp_data_V_reg_479(21),
      R => '0'
    );
\tmp_data_V_reg_479_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      Q => tmp_data_V_reg_479(22),
      R => '0'
    );
\tmp_data_V_reg_479_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => tmp_data_V_reg_479(23),
      R => '0'
    );
\tmp_data_V_reg_479_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      Q => tmp_data_V_reg_479(2),
      R => '0'
    );
\tmp_data_V_reg_479_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      Q => tmp_data_V_reg_479(3),
      R => '0'
    );
\tmp_data_V_reg_479_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      Q => tmp_data_V_reg_479(4),
      R => '0'
    );
\tmp_data_V_reg_479_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      Q => tmp_data_V_reg_479(5),
      R => '0'
    );
\tmp_data_V_reg_479_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => tmp_data_V_reg_479(6),
      R => '0'
    );
\tmp_data_V_reg_479_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => tmp_data_V_reg_479(7),
      R => '0'
    );
\tmp_data_V_reg_479_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => tmp_data_V_reg_479(8),
      R => '0'
    );
\tmp_data_V_reg_479_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => tmp_data_V_reg_479(9),
      R => '0'
    );
\tmp_last_V_reg_487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm215_out,
      D => video_in_TLAST_int,
      Q => tmp_last_V_reg_487,
      R => '0'
    );
\tmp_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      Q => \tmp_reg_521_reg[7]_0\(0),
      R => '0'
    );
\tmp_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      Q => \tmp_reg_521_reg[7]_0\(1),
      R => '0'
    );
\tmp_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      Q => \tmp_reg_521_reg[7]_0\(2),
      R => '0'
    );
\tmp_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      Q => \tmp_reg_521_reg[7]_0\(3),
      R => '0'
    );
\tmp_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      Q => \tmp_reg_521_reg[7]_0\(4),
      R => '0'
    );
\tmp_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      Q => \tmp_reg_521_reg[7]_0\(5),
      R => '0'
    );
\tmp_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      Q => \tmp_reg_521_reg[7]_0\(6),
      R => '0'
    );
\tmp_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_140,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      Q => \tmp_reg_521_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_CvtColor_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ce : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_7_reg_402_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    img_0_cols_V_c15_empty_n : in STD_LOGIC;
    img_0_rows_V_c14_empty_n : in STD_LOGIC;
    start_for_CvtColor_1_U0_empty_n : in STD_LOGIC;
    start_for_GaussianBlur_U0_full_n : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_CvtColor_1 : entity is "CvtColor_1";
end bd_0_hls_inst_0_CvtColor_1;

architecture STRUCTURE of bd_0_hls_inst_0_CvtColor_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][1]_i_2_n_1\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_1\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_1\ : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm5_carry_i_1_n_1 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_2_n_1 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_3_n_1 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_4_n_1 : STD_LOGIC;
  signal ap_NS_fsm5_carry_n_4 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_1 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_1 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_10 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_11 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_12 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_13 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_14 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_15 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_16 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_17 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_18 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_19 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_2 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_20 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_21 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_22 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_23 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_24 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_25 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_26 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_27 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_28 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_29 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_3 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_4 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_5 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_6 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_7 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_8 : STD_LOGIC;
  signal filter_mac_muladdcud_U21_n_9 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_1 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_12 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_13 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_14 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_2 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_3 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_4 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_5 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_6 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_7 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_8 : STD_LOGIC;
  signal filter_mac_muladddEe_U22_n_9 : STD_LOGIC;
  signal i_0_i_reg_201 : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[0]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[1]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[2]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[3]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[4]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[5]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[6]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[7]\ : STD_LOGIC;
  signal \i_0_i_reg_201_reg_n_1_[8]\ : STD_LOGIC;
  signal i_fu_232_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_363 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_363[8]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_i_1_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_i_2_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_i_3_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_i_4_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_i_5_n_1 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_n_3 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p20_carry_n_4 : STD_LOGIC;
  signal icmp_ln1968_fu_242_p2 : STD_LOGIC;
  signal icmp_ln1968_reg_368 : STD_LOGIC;
  signal icmp_ln1968_reg_3680 : STD_LOGIC;
  signal \icmp_ln1968_reg_368[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln1968_reg_368_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln1968_reg_368_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln1968_reg_368_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal j_0_i_reg_212 : STD_LOGIC;
  signal j_0_i_reg_2120 : STD_LOGIC;
  signal \j_0_i_reg_212[9]_i_4_n_1\ : STD_LOGIC;
  signal j_0_i_reg_212_reg : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \j_0_i_reg_212_reg_n_1_[0]\ : STD_LOGIC;
  signal \j_0_i_reg_212_reg_n_1_[1]\ : STD_LOGIC;
  signal \j_0_i_reg_212_reg_n_1_[2]\ : STD_LOGIC;
  signal \j_0_i_reg_212_reg_n_1_[3]\ : STD_LOGIC;
  signal \j_0_i_reg_212_reg_n_1_[4]\ : STD_LOGIC;
  signal \j_0_i_reg_212_reg_n_1_[5]\ : STD_LOGIC;
  signal j_fu_247_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mul_ln703_1_reg_3920 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_107 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_108 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_109 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_110 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_111 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_112 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_113 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_114 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_115 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_116 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_117 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_118 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_119 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_120 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_121 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_122 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_123 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_124 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_125 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_126 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_127 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_128 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_129 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_130 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_131 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_132 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_133 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_134 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_135 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_136 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_137 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_138 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_139 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_140 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_141 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_142 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_143 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_144 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_145 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_146 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_147 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_148 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_149 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_150 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_151 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_152 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_153 : STD_LOGIC;
  signal mul_ln703_1_reg_392_reg_n_154 : STD_LOGIC;
  signal p_Val2_7_reg_402 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_7_reg_4020 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_1\ : STD_LOGIC;
  signal tmp_32_fu_289_p3 : STD_LOGIC;
  signal tmp_35_reg_3770 : STD_LOGIC;
  signal tmp_reg_407 : STD_LOGIC;
  signal NLW_ap_NS_fsm5_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ap_NS_fsm5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1967_fu_227_p20_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1967_fu_227_p20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln703_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_1_reg_392_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln703_1_reg_392_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln703_1_reg_392_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln703_1_reg_392_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair76";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i_reg_363[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_reg_363[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_reg_363[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_reg_363[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_reg_363[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i_reg_363[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \icmp_ln1968_reg_368[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \j_0_i_reg_212[9]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair63";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_1\ <= \^ap_cs_fsm_reg[0]_1\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B00FFFFFFFF0F00"
    )
        port map (
      I0 => \SRL_SIG[0][1]_i_2_n_1\,
      I1 => p_Val2_7_reg_402(1),
      I2 => p_Val2_7_reg_402(7),
      I3 => tmp_32_fu_289_p3,
      I4 => p_Val2_7_reg_402(0),
      I5 => tmp_reg_407,
      O => \p_Val2_7_reg_402_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF30FF30FF30"
    )
        port map (
      I0 => \SRL_SIG[0][1]_i_2_n_1\,
      I1 => p_Val2_7_reg_402(7),
      I2 => tmp_32_fu_289_p3,
      I3 => p_Val2_7_reg_402(1),
      I4 => tmp_reg_407,
      I5 => p_Val2_7_reg_402(0),
      O => \p_Val2_7_reg_402_reg[7]_0\(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_7_reg_402(6),
      I1 => p_Val2_7_reg_402(4),
      I2 => p_Val2_7_reg_402(5),
      I3 => p_Val2_7_reg_402(3),
      I4 => p_Val2_7_reg_402(2),
      O => \SRL_SIG[0][1]_i_2_n_1\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F004B00FFFF"
    )
        port map (
      I0 => \SRL_SIG[0][3]_i_2_n_1\,
      I1 => p_Val2_7_reg_402(3),
      I2 => p_Val2_7_reg_402(7),
      I3 => tmp_32_fu_289_p3,
      I4 => p_Val2_7_reg_402(2),
      I5 => \SRL_SIG[0][3]_i_3_n_1\,
      O => \p_Val2_7_reg_402_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3060FFFF30FF30"
    )
        port map (
      I0 => \SRL_SIG[0][3]_i_2_n_1\,
      I1 => p_Val2_7_reg_402(7),
      I2 => tmp_32_fu_289_p3,
      I3 => p_Val2_7_reg_402(3),
      I4 => \SRL_SIG[0][3]_i_3_n_1\,
      I5 => p_Val2_7_reg_402(2),
      O => \p_Val2_7_reg_402_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_Val2_7_reg_402(5),
      I1 => p_Val2_7_reg_402(4),
      I2 => p_Val2_7_reg_402(6),
      O => \SRL_SIG[0][3]_i_2_n_1\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_Val2_7_reg_402(0),
      I1 => tmp_reg_407,
      I2 => p_Val2_7_reg_402(1),
      O => \SRL_SIG[0][3]_i_3_n_1\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F008700FFFF"
    )
        port map (
      I0 => p_Val2_7_reg_402(5),
      I1 => p_Val2_7_reg_402(6),
      I2 => p_Val2_7_reg_402(7),
      I3 => tmp_32_fu_289_p3,
      I4 => p_Val2_7_reg_402(4),
      I5 => \SRL_SIG[0][7]_i_4_n_1\,
      O => \p_Val2_7_reg_402_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3090FFFF30FF30"
    )
        port map (
      I0 => p_Val2_7_reg_402(6),
      I1 => p_Val2_7_reg_402(7),
      I2 => tmp_32_fu_289_p3,
      I3 => p_Val2_7_reg_402(5),
      I4 => \SRL_SIG[0][7]_i_4_n_1\,
      I5 => p_Val2_7_reg_402(4),
      O => \p_Val2_7_reg_402_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F48FF4F4F4F4F4F4"
    )
        port map (
      I0 => p_Val2_7_reg_402(7),
      I1 => tmp_32_fu_289_p3,
      I2 => p_Val2_7_reg_402(6),
      I3 => \SRL_SIG[0][7]_i_4_n_1\,
      I4 => p_Val2_7_reg_402(5),
      I5 => p_Val2_7_reg_402(4),
      O => \p_Val2_7_reg_402_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => filter_mac_muladddEe_U22_n_13,
      I1 => img_1_data_stream_0_full_n,
      I2 => icmp_ln1968_reg_368_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4_reg_n_1,
      O => ce
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA6AAA"
    )
        port map (
      I0 => p_Val2_7_reg_402(7),
      I1 => p_Val2_7_reg_402(6),
      I2 => p_Val2_7_reg_402(4),
      I3 => p_Val2_7_reg_402(5),
      I4 => \SRL_SIG[0][7]_i_4_n_1\,
      I5 => tmp_32_fu_289_p3,
      O => \p_Val2_7_reg_402_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_7_reg_402(3),
      I1 => p_Val2_7_reg_402(2),
      I2 => p_Val2_7_reg_402(1),
      I3 => tmp_reg_407,
      I4 => p_Val2_7_reg_402(0),
      O => \SRL_SIG[0][7]_i_4_n_1\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => img_0_cols_V_c15_empty_n,
      I4 => img_0_rows_V_c14_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^ap_cs_fsm_reg[0]_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_0_rows_V_c14_empty_n,
      I2 => img_0_cols_V_c15_empty_n,
      I3 => start_for_CvtColor_1_U0_empty_n,
      I4 => start_for_GaussianBlur_U0_full_n,
      I5 => \^start_once_reg\,
      O => \^ap_cs_fsm_reg[0]_1\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2_n_1\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAFFEFFFEF"
    )
        port map (
      I0 => filter_mac_muladddEe_U22_n_12,
      I1 => icmp_ln1968_fu_242_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter4_reg_n_1,
      O => \ap_CS_fsm[3]_i_2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
ap_NS_fsm5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ap_NS_fsm5_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => icmp_ln1968_fu_242_p2,
      CO(0) => ap_NS_fsm5_carry_n_4,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ap_NS_fsm5_carry_i_1_n_1,
      DI(0) => ap_NS_fsm5_carry_i_2_n_1,
      O(3 downto 0) => NLW_ap_NS_fsm5_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ap_NS_fsm5_carry_i_3_n_1,
      S(0) => ap_NS_fsm5_carry_i_4_n_1
    );
ap_NS_fsm5_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_0_i_reg_212_reg(9),
      O => ap_NS_fsm5_carry_i_1_n_1
    );
ap_NS_fsm5_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_0_i_reg_212_reg(7),
      O => ap_NS_fsm5_carry_i_2_n_1
    );
ap_NS_fsm5_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_0_i_reg_212_reg(9),
      I1 => j_0_i_reg_212_reg(8),
      O => ap_NS_fsm5_carry_i_3_n_1
    );
ap_NS_fsm5_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_0_i_reg_212_reg(7),
      I1 => j_0_i_reg_212_reg(6),
      O => ap_NS_fsm5_carry_i_4_n_1
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0000000"
    )
        port map (
      I0 => icmp_ln1968_reg_3680,
      I1 => icmp_ln1968_fu_242_p2,
      I2 => ap_rst_n,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter0_i_1_n_1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_1,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C088C000"
    )
        port map (
      I0 => icmp_ln1968_fu_242_p2,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => filter_mac_muladddEe_U22_n_12,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter1_i_1_n_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => filter_mac_muladddEe_U22_n_12,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_1\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_1\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => filter_mac_muladddEe_U22_n_12,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_1
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_1,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000F0F070000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter4_reg_n_1,
      I4 => filter_mac_muladddEe_U22_n_12,
      I5 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter4_i_1_n_1
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_1,
      Q => ap_enable_reg_pp0_iter4_reg_n_1,
      R => '0'
    );
filter_mac_muladdcud_U21: entity work.bd_0_hls_inst_0_filter_mac_muladdcud
     port map (
      P(28) => filter_mac_muladdcud_U21_n_1,
      P(27) => filter_mac_muladdcud_U21_n_2,
      P(26) => filter_mac_muladdcud_U21_n_3,
      P(25) => filter_mac_muladdcud_U21_n_4,
      P(24) => filter_mac_muladdcud_U21_n_5,
      P(23) => filter_mac_muladdcud_U21_n_6,
      P(22) => filter_mac_muladdcud_U21_n_7,
      P(21) => filter_mac_muladdcud_U21_n_8,
      P(20) => filter_mac_muladdcud_U21_n_9,
      P(19) => filter_mac_muladdcud_U21_n_10,
      P(18) => filter_mac_muladdcud_U21_n_11,
      P(17) => filter_mac_muladdcud_U21_n_12,
      P(16) => filter_mac_muladdcud_U21_n_13,
      P(15) => filter_mac_muladdcud_U21_n_14,
      P(14) => filter_mac_muladdcud_U21_n_15,
      P(13) => filter_mac_muladdcud_U21_n_16,
      P(12) => filter_mac_muladdcud_U21_n_17,
      P(11) => filter_mac_muladdcud_U21_n_18,
      P(10) => filter_mac_muladdcud_U21_n_19,
      P(9) => filter_mac_muladdcud_U21_n_20,
      P(8) => filter_mac_muladdcud_U21_n_21,
      P(7) => filter_mac_muladdcud_U21_n_22,
      P(6) => filter_mac_muladdcud_U21_n_23,
      P(5) => filter_mac_muladdcud_U21_n_24,
      P(4) => filter_mac_muladdcud_U21_n_25,
      P(3) => filter_mac_muladdcud_U21_n_26,
      P(2) => filter_mac_muladdcud_U21_n_27,
      P(1) => filter_mac_muladdcud_U21_n_28,
      P(0) => filter_mac_muladdcud_U21_n_29,
      PCOUT(47) => mul_ln703_1_reg_392_reg_n_107,
      PCOUT(46) => mul_ln703_1_reg_392_reg_n_108,
      PCOUT(45) => mul_ln703_1_reg_392_reg_n_109,
      PCOUT(44) => mul_ln703_1_reg_392_reg_n_110,
      PCOUT(43) => mul_ln703_1_reg_392_reg_n_111,
      PCOUT(42) => mul_ln703_1_reg_392_reg_n_112,
      PCOUT(41) => mul_ln703_1_reg_392_reg_n_113,
      PCOUT(40) => mul_ln703_1_reg_392_reg_n_114,
      PCOUT(39) => mul_ln703_1_reg_392_reg_n_115,
      PCOUT(38) => mul_ln703_1_reg_392_reg_n_116,
      PCOUT(37) => mul_ln703_1_reg_392_reg_n_117,
      PCOUT(36) => mul_ln703_1_reg_392_reg_n_118,
      PCOUT(35) => mul_ln703_1_reg_392_reg_n_119,
      PCOUT(34) => mul_ln703_1_reg_392_reg_n_120,
      PCOUT(33) => mul_ln703_1_reg_392_reg_n_121,
      PCOUT(32) => mul_ln703_1_reg_392_reg_n_122,
      PCOUT(31) => mul_ln703_1_reg_392_reg_n_123,
      PCOUT(30) => mul_ln703_1_reg_392_reg_n_124,
      PCOUT(29) => mul_ln703_1_reg_392_reg_n_125,
      PCOUT(28) => mul_ln703_1_reg_392_reg_n_126,
      PCOUT(27) => mul_ln703_1_reg_392_reg_n_127,
      PCOUT(26) => mul_ln703_1_reg_392_reg_n_128,
      PCOUT(25) => mul_ln703_1_reg_392_reg_n_129,
      PCOUT(24) => mul_ln703_1_reg_392_reg_n_130,
      PCOUT(23) => mul_ln703_1_reg_392_reg_n_131,
      PCOUT(22) => mul_ln703_1_reg_392_reg_n_132,
      PCOUT(21) => mul_ln703_1_reg_392_reg_n_133,
      PCOUT(20) => mul_ln703_1_reg_392_reg_n_134,
      PCOUT(19) => mul_ln703_1_reg_392_reg_n_135,
      PCOUT(18) => mul_ln703_1_reg_392_reg_n_136,
      PCOUT(17) => mul_ln703_1_reg_392_reg_n_137,
      PCOUT(16) => mul_ln703_1_reg_392_reg_n_138,
      PCOUT(15) => mul_ln703_1_reg_392_reg_n_139,
      PCOUT(14) => mul_ln703_1_reg_392_reg_n_140,
      PCOUT(13) => mul_ln703_1_reg_392_reg_n_141,
      PCOUT(12) => mul_ln703_1_reg_392_reg_n_142,
      PCOUT(11) => mul_ln703_1_reg_392_reg_n_143,
      PCOUT(10) => mul_ln703_1_reg_392_reg_n_144,
      PCOUT(9) => mul_ln703_1_reg_392_reg_n_145,
      PCOUT(8) => mul_ln703_1_reg_392_reg_n_146,
      PCOUT(7) => mul_ln703_1_reg_392_reg_n_147,
      PCOUT(6) => mul_ln703_1_reg_392_reg_n_148,
      PCOUT(5) => mul_ln703_1_reg_392_reg_n_149,
      PCOUT(4) => mul_ln703_1_reg_392_reg_n_150,
      PCOUT(3) => mul_ln703_1_reg_392_reg_n_151,
      PCOUT(2) => mul_ln703_1_reg_392_reg_n_152,
      PCOUT(1) => mul_ln703_1_reg_392_reg_n_153,
      PCOUT(0) => mul_ln703_1_reg_392_reg_n_154,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      \^p\(7 downto 0) => p(7 downto 0),
      tmp_35_reg_3770 => tmp_35_reg_3770
    );
filter_mac_muladddEe_U22: entity work.bd_0_hls_inst_0_filter_mac_muladddEe
     port map (
      P(8) => filter_mac_muladddEe_U22_n_1,
      P(7) => filter_mac_muladddEe_U22_n_2,
      P(6) => filter_mac_muladddEe_U22_n_3,
      P(5) => filter_mac_muladddEe_U22_n_4,
      P(4) => filter_mac_muladddEe_U22_n_5,
      P(3) => filter_mac_muladddEe_U22_n_6,
      P(2) => filter_mac_muladddEe_U22_n_7,
      P(1) => filter_mac_muladddEe_U22_n_8,
      P(0) => filter_mac_muladddEe_U22_n_9,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \SRL_SIG_reg[1][0]\ => ap_enable_reg_pp0_iter1_reg_n_1,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln1968_reg_368 => icmp_ln1968_reg_368,
      icmp_ln1968_reg_368_pp0_iter2_reg => icmp_ln1968_reg_368_pp0_iter2_reg,
      \icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\ => filter_mac_muladddEe_U22_n_14,
      icmp_ln1968_reg_368_pp0_iter3_reg => icmp_ln1968_reg_368_pp0_iter3_reg,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      internal_empty_n_reg => filter_mac_muladddEe_U22_n_13,
      internal_full_n_reg => filter_mac_muladddEe_U22_n_12,
      \^p\(7 downto 0) => p_0(7 downto 0),
      p_0(28) => filter_mac_muladdcud_U21_n_1,
      p_0(27) => filter_mac_muladdcud_U21_n_2,
      p_0(26) => filter_mac_muladdcud_U21_n_3,
      p_0(25) => filter_mac_muladdcud_U21_n_4,
      p_0(24) => filter_mac_muladdcud_U21_n_5,
      p_0(23) => filter_mac_muladdcud_U21_n_6,
      p_0(22) => filter_mac_muladdcud_U21_n_7,
      p_0(21) => filter_mac_muladdcud_U21_n_8,
      p_0(20) => filter_mac_muladdcud_U21_n_9,
      p_0(19) => filter_mac_muladdcud_U21_n_10,
      p_0(18) => filter_mac_muladdcud_U21_n_11,
      p_0(17) => filter_mac_muladdcud_U21_n_12,
      p_0(16) => filter_mac_muladdcud_U21_n_13,
      p_0(15) => filter_mac_muladdcud_U21_n_14,
      p_0(14) => filter_mac_muladdcud_U21_n_15,
      p_0(13) => filter_mac_muladdcud_U21_n_16,
      p_0(12) => filter_mac_muladdcud_U21_n_17,
      p_0(11) => filter_mac_muladdcud_U21_n_18,
      p_0(10) => filter_mac_muladdcud_U21_n_19,
      p_0(9) => filter_mac_muladdcud_U21_n_20,
      p_0(8) => filter_mac_muladdcud_U21_n_21,
      p_0(7) => filter_mac_muladdcud_U21_n_22,
      p_0(6) => filter_mac_muladdcud_U21_n_23,
      p_0(5) => filter_mac_muladdcud_U21_n_24,
      p_0(4) => filter_mac_muladdcud_U21_n_25,
      p_0(3) => filter_mac_muladdcud_U21_n_26,
      p_0(2) => filter_mac_muladdcud_U21_n_27,
      p_0(1) => filter_mac_muladdcud_U21_n_28,
      p_0(0) => filter_mac_muladdcud_U21_n_29,
      \ret_V_1_reg_397_reg[29]\ => ap_enable_reg_pp0_iter4_reg_n_1,
      tmp_32_fu_289_p3 => tmp_32_fu_289_p3,
      tmp_35_reg_3770 => tmp_35_reg_3770
    );
\i_0_i_reg_201[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_1\,
      I1 => ap_CS_fsm_state8,
      O => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(0),
      Q => \i_0_i_reg_201_reg_n_1_[0]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(1),
      Q => \i_0_i_reg_201_reg_n_1_[1]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(2),
      Q => \i_0_i_reg_201_reg_n_1_[2]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(3),
      Q => \i_0_i_reg_201_reg_n_1_[3]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(4),
      Q => \i_0_i_reg_201_reg_n_1_[4]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(5),
      Q => \i_0_i_reg_201_reg_n_1_[5]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(6),
      Q => \i_0_i_reg_201_reg_n_1_[6]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(7),
      Q => \i_0_i_reg_201_reg_n_1_[7]\,
      R => i_0_i_reg_201
    );
\i_0_i_reg_201_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_363(8),
      Q => \i_0_i_reg_201_reg_n_1_[8]\,
      R => i_0_i_reg_201
    );
\i_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[0]\,
      O => i_fu_232_p2(0)
    );
\i_reg_363[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[0]\,
      I1 => \i_0_i_reg_201_reg_n_1_[1]\,
      O => i_fu_232_p2(1)
    );
\i_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[2]\,
      I1 => \i_0_i_reg_201_reg_n_1_[1]\,
      I2 => \i_0_i_reg_201_reg_n_1_[0]\,
      O => i_fu_232_p2(2)
    );
\i_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[3]\,
      I1 => \i_0_i_reg_201_reg_n_1_[0]\,
      I2 => \i_0_i_reg_201_reg_n_1_[1]\,
      I3 => \i_0_i_reg_201_reg_n_1_[2]\,
      O => i_fu_232_p2(3)
    );
\i_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[4]\,
      I1 => \i_0_i_reg_201_reg_n_1_[2]\,
      I2 => \i_0_i_reg_201_reg_n_1_[1]\,
      I3 => \i_0_i_reg_201_reg_n_1_[0]\,
      I4 => \i_0_i_reg_201_reg_n_1_[3]\,
      O => i_fu_232_p2(4)
    );
\i_reg_363[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[5]\,
      I1 => \i_0_i_reg_201_reg_n_1_[3]\,
      I2 => \i_0_i_reg_201_reg_n_1_[0]\,
      I3 => \i_0_i_reg_201_reg_n_1_[1]\,
      I4 => \i_0_i_reg_201_reg_n_1_[2]\,
      I5 => \i_0_i_reg_201_reg_n_1_[4]\,
      O => i_fu_232_p2(5)
    );
\i_reg_363[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[6]\,
      I1 => \i_reg_363[8]_i_2_n_1\,
      O => i_fu_232_p2(6)
    );
\i_reg_363[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[7]\,
      I1 => \i_reg_363[8]_i_2_n_1\,
      I2 => \i_0_i_reg_201_reg_n_1_[6]\,
      O => i_fu_232_p2(7)
    );
\i_reg_363[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[8]\,
      I1 => \i_0_i_reg_201_reg_n_1_[6]\,
      I2 => \i_0_i_reg_201_reg_n_1_[7]\,
      I3 => \i_reg_363[8]_i_2_n_1\,
      O => i_fu_232_p2(8)
    );
\i_reg_363[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[3]\,
      I1 => \i_0_i_reg_201_reg_n_1_[0]\,
      I2 => \i_0_i_reg_201_reg_n_1_[1]\,
      I3 => \i_0_i_reg_201_reg_n_1_[2]\,
      I4 => \i_0_i_reg_201_reg_n_1_[4]\,
      I5 => \i_0_i_reg_201_reg_n_1_[5]\,
      O => \i_reg_363[8]_i_2_n_1\
    );
\i_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(0),
      Q => i_reg_363(0),
      R => '0'
    );
\i_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(1),
      Q => i_reg_363(1),
      R => '0'
    );
\i_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(2),
      Q => i_reg_363(2),
      R => '0'
    );
\i_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(3),
      Q => i_reg_363(3),
      R => '0'
    );
\i_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(4),
      Q => i_reg_363(4),
      R => '0'
    );
\i_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(5),
      Q => i_reg_363(5),
      R => '0'
    );
\i_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(6),
      Q => i_reg_363(6),
      R => '0'
    );
\i_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(7),
      Q => i_reg_363(7),
      R => '0'
    );
\i_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_232_p2(8),
      Q => i_reg_363(8),
      R => '0'
    );
icmp_ln1967_fu_227_p20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln1967_fu_227_p20_carry_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => icmp_ln1967_fu_227_p20_carry_n_3,
      CO(0) => icmp_ln1967_fu_227_p20_carry_n_4,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln1967_fu_227_p20_carry_i_1_n_1,
      DI(1) => icmp_ln1967_fu_227_p20_carry_i_2_n_1,
      DI(0) => icmp_ln1967_fu_227_p20_carry_i_3_n_1,
      O(3 downto 0) => NLW_icmp_ln1967_fu_227_p20_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \i_0_i_reg_201_reg_n_1_[8]\,
      S(1) => icmp_ln1967_fu_227_p20_carry_i_4_n_1,
      S(0) => icmp_ln1967_fu_227_p20_carry_i_5_n_1
    );
icmp_ln1967_fu_227_p20_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[8]\,
      O => icmp_ln1967_fu_227_p20_carry_i_1_n_1
    );
icmp_ln1967_fu_227_p20_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[7]\,
      I1 => \i_0_i_reg_201_reg_n_1_[6]\,
      O => icmp_ln1967_fu_227_p20_carry_i_2_n_1
    );
icmp_ln1967_fu_227_p20_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[5]\,
      O => icmp_ln1967_fu_227_p20_carry_i_3_n_1
    );
icmp_ln1967_fu_227_p20_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[6]\,
      I1 => \i_0_i_reg_201_reg_n_1_[7]\,
      O => icmp_ln1967_fu_227_p20_carry_i_4_n_1
    );
icmp_ln1967_fu_227_p20_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_0_i_reg_201_reg_n_1_[5]\,
      I1 => \i_0_i_reg_201_reg_n_1_[4]\,
      O => icmp_ln1967_fu_227_p20_carry_i_5_n_1
    );
\icmp_ln1968_reg_368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1968_fu_242_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => filter_mac_muladddEe_U22_n_12,
      I3 => icmp_ln1968_reg_368,
      O => \icmp_ln1968_reg_368[0]_i_1_n_1\
    );
\icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1968_reg_368,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => filter_mac_muladddEe_U22_n_12,
      I3 => icmp_ln1968_reg_368_pp0_iter1_reg,
      O => \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1\
    );
\icmp_ln1968_reg_368_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1968_reg_368_pp0_iter1_reg[0]_i_1_n_1\,
      Q => icmp_ln1968_reg_368_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln1968_reg_368_pp0_iter1_reg,
      I1 => filter_mac_muladddEe_U22_n_12,
      I2 => icmp_ln1968_reg_368_pp0_iter2_reg,
      O => \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1\
    );
\icmp_ln1968_reg_368_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1968_reg_368_pp0_iter2_reg[0]_i_1_n_1\,
      Q => icmp_ln1968_reg_368_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln1968_reg_368_pp0_iter2_reg,
      I1 => filter_mac_muladddEe_U22_n_12,
      I2 => icmp_ln1968_reg_368_pp0_iter3_reg,
      O => \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1\
    );
\icmp_ln1968_reg_368_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1968_reg_368_pp0_iter3_reg[0]_i_1_n_1\,
      Q => icmp_ln1968_reg_368_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1968_reg_368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1968_reg_368[0]_i_1_n_1\,
      Q => icmp_ln1968_reg_368,
      R => '0'
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => start_for_CvtColor_1_U0_empty_n,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => internal_empty_n_reg
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => filter_mac_muladddEe_U22_n_12,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => icmp_ln1968_reg_368,
      O => \ap_CS_fsm_reg[2]_0\
    );
\j_0_i_reg_212[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[0]\,
      O => j_fu_247_p2(0)
    );
\j_0_i_reg_212[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[0]\,
      I1 => \j_0_i_reg_212_reg_n_1_[1]\,
      O => j_fu_247_p2(1)
    );
\j_0_i_reg_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[2]\,
      I1 => \j_0_i_reg_212_reg_n_1_[1]\,
      I2 => \j_0_i_reg_212_reg_n_1_[0]\,
      O => j_fu_247_p2(2)
    );
\j_0_i_reg_212[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[3]\,
      I1 => \j_0_i_reg_212_reg_n_1_[0]\,
      I2 => \j_0_i_reg_212_reg_n_1_[1]\,
      I3 => \j_0_i_reg_212_reg_n_1_[2]\,
      O => j_fu_247_p2(3)
    );
\j_0_i_reg_212[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[4]\,
      I1 => \j_0_i_reg_212_reg_n_1_[2]\,
      I2 => \j_0_i_reg_212_reg_n_1_[1]\,
      I3 => \j_0_i_reg_212_reg_n_1_[0]\,
      I4 => \j_0_i_reg_212_reg_n_1_[3]\,
      O => j_fu_247_p2(4)
    );
\j_0_i_reg_212[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[5]\,
      I1 => \j_0_i_reg_212_reg_n_1_[3]\,
      I2 => \j_0_i_reg_212_reg_n_1_[0]\,
      I3 => \j_0_i_reg_212_reg_n_1_[1]\,
      I4 => \j_0_i_reg_212_reg_n_1_[2]\,
      I5 => \j_0_i_reg_212_reg_n_1_[4]\,
      O => j_fu_247_p2(5)
    );
\j_0_i_reg_212[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_0_i_reg_212_reg(6),
      I1 => \j_0_i_reg_212[9]_i_4_n_1\,
      O => j_fu_247_p2(6)
    );
\j_0_i_reg_212[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_0_i_reg_212_reg(7),
      I1 => \j_0_i_reg_212[9]_i_4_n_1\,
      I2 => j_0_i_reg_212_reg(6),
      O => j_fu_247_p2(7)
    );
\j_0_i_reg_212[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_0_i_reg_212_reg(8),
      I1 => j_0_i_reg_212_reg(7),
      I2 => j_0_i_reg_212_reg(6),
      I3 => \j_0_i_reg_212[9]_i_4_n_1\,
      O => j_fu_247_p2(8)
    );
\j_0_i_reg_212[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => filter_mac_muladddEe_U22_n_12,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln1968_fu_242_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => j_0_i_reg_212
    );
\j_0_i_reg_212[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => filter_mac_muladddEe_U22_n_12,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln1968_fu_242_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_0_i_reg_2120
    );
\j_0_i_reg_212[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_0_i_reg_212_reg(9),
      I1 => \j_0_i_reg_212[9]_i_4_n_1\,
      I2 => j_0_i_reg_212_reg(6),
      I3 => j_0_i_reg_212_reg(7),
      I4 => j_0_i_reg_212_reg(8),
      O => j_fu_247_p2(9)
    );
\j_0_i_reg_212[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_0_i_reg_212_reg_n_1_[5]\,
      I1 => \j_0_i_reg_212_reg_n_1_[3]\,
      I2 => \j_0_i_reg_212_reg_n_1_[0]\,
      I3 => \j_0_i_reg_212_reg_n_1_[1]\,
      I4 => \j_0_i_reg_212_reg_n_1_[2]\,
      I5 => \j_0_i_reg_212_reg_n_1_[4]\,
      O => \j_0_i_reg_212[9]_i_4_n_1\
    );
\j_0_i_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(0),
      Q => \j_0_i_reg_212_reg_n_1_[0]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(1),
      Q => \j_0_i_reg_212_reg_n_1_[1]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(2),
      Q => \j_0_i_reg_212_reg_n_1_[2]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(3),
      Q => \j_0_i_reg_212_reg_n_1_[3]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(4),
      Q => \j_0_i_reg_212_reg_n_1_[4]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(5),
      Q => \j_0_i_reg_212_reg_n_1_[5]\,
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(6),
      Q => j_0_i_reg_212_reg(6),
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(7),
      Q => j_0_i_reg_212_reg(7),
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(8),
      Q => j_0_i_reg_212_reg(8),
      R => j_0_i_reg_212
    );
\j_0_i_reg_212_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_reg_2120,
      D => j_fu_247_p2(9),
      Q => j_0_i_reg_212_reg(9),
      R => j_0_i_reg_212
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF7FFF7F0080"
    )
        port map (
      I0 => icmp_ln1968_reg_3680,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => icmp_ln1968_reg_368,
      I3 => ce_0,
      I4 => \mOutPtr_reg[1]\(1),
      I5 => \mOutPtr_reg[1]\(0),
      O => D(0)
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF7FFF7F0080"
    )
        port map (
      I0 => icmp_ln1968_reg_3680,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => icmp_ln1968_reg_368,
      I3 => ce_0,
      I4 => \mOutPtr_reg[1]_0\(1),
      I5 => \mOutPtr_reg[1]_0\(0),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => ce_0,
      I1 => icmp_ln1968_reg_368,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => filter_mac_muladddEe_U22_n_12,
      O => E(0)
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_1\,
      I1 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF7FFF7F0080"
    )
        port map (
      I0 => icmp_ln1968_reg_3680,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => icmp_ln1968_reg_368,
      I3 => ce_0,
      I4 => \mOutPtr_reg[1]_1\(1),
      I5 => \mOutPtr_reg[1]_1\(0),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => filter_mac_muladddEe_U22_n_12,
      O => icmp_ln1968_reg_3680
    );
mul_ln703_1_reg_392_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000100110010001011010000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln703_1_reg_392_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln703_1_reg_392_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln703_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln703_1_reg_392_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => tmp_35_reg_3770,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln703_1_reg_3920,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln703_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln703_1_reg_392_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_mul_ln703_1_reg_392_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_mul_ln703_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln703_1_reg_392_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln703_1_reg_392_reg_n_107,
      PCOUT(46) => mul_ln703_1_reg_392_reg_n_108,
      PCOUT(45) => mul_ln703_1_reg_392_reg_n_109,
      PCOUT(44) => mul_ln703_1_reg_392_reg_n_110,
      PCOUT(43) => mul_ln703_1_reg_392_reg_n_111,
      PCOUT(42) => mul_ln703_1_reg_392_reg_n_112,
      PCOUT(41) => mul_ln703_1_reg_392_reg_n_113,
      PCOUT(40) => mul_ln703_1_reg_392_reg_n_114,
      PCOUT(39) => mul_ln703_1_reg_392_reg_n_115,
      PCOUT(38) => mul_ln703_1_reg_392_reg_n_116,
      PCOUT(37) => mul_ln703_1_reg_392_reg_n_117,
      PCOUT(36) => mul_ln703_1_reg_392_reg_n_118,
      PCOUT(35) => mul_ln703_1_reg_392_reg_n_119,
      PCOUT(34) => mul_ln703_1_reg_392_reg_n_120,
      PCOUT(33) => mul_ln703_1_reg_392_reg_n_121,
      PCOUT(32) => mul_ln703_1_reg_392_reg_n_122,
      PCOUT(31) => mul_ln703_1_reg_392_reg_n_123,
      PCOUT(30) => mul_ln703_1_reg_392_reg_n_124,
      PCOUT(29) => mul_ln703_1_reg_392_reg_n_125,
      PCOUT(28) => mul_ln703_1_reg_392_reg_n_126,
      PCOUT(27) => mul_ln703_1_reg_392_reg_n_127,
      PCOUT(26) => mul_ln703_1_reg_392_reg_n_128,
      PCOUT(25) => mul_ln703_1_reg_392_reg_n_129,
      PCOUT(24) => mul_ln703_1_reg_392_reg_n_130,
      PCOUT(23) => mul_ln703_1_reg_392_reg_n_131,
      PCOUT(22) => mul_ln703_1_reg_392_reg_n_132,
      PCOUT(21) => mul_ln703_1_reg_392_reg_n_133,
      PCOUT(20) => mul_ln703_1_reg_392_reg_n_134,
      PCOUT(19) => mul_ln703_1_reg_392_reg_n_135,
      PCOUT(18) => mul_ln703_1_reg_392_reg_n_136,
      PCOUT(17) => mul_ln703_1_reg_392_reg_n_137,
      PCOUT(16) => mul_ln703_1_reg_392_reg_n_138,
      PCOUT(15) => mul_ln703_1_reg_392_reg_n_139,
      PCOUT(14) => mul_ln703_1_reg_392_reg_n_140,
      PCOUT(13) => mul_ln703_1_reg_392_reg_n_141,
      PCOUT(12) => mul_ln703_1_reg_392_reg_n_142,
      PCOUT(11) => mul_ln703_1_reg_392_reg_n_143,
      PCOUT(10) => mul_ln703_1_reg_392_reg_n_144,
      PCOUT(9) => mul_ln703_1_reg_392_reg_n_145,
      PCOUT(8) => mul_ln703_1_reg_392_reg_n_146,
      PCOUT(7) => mul_ln703_1_reg_392_reg_n_147,
      PCOUT(6) => mul_ln703_1_reg_392_reg_n_148,
      PCOUT(5) => mul_ln703_1_reg_392_reg_n_149,
      PCOUT(4) => mul_ln703_1_reg_392_reg_n_150,
      PCOUT(3) => mul_ln703_1_reg_392_reg_n_151,
      PCOUT(2) => mul_ln703_1_reg_392_reg_n_152,
      PCOUT(1) => mul_ln703_1_reg_392_reg_n_153,
      PCOUT(0) => mul_ln703_1_reg_392_reg_n_154,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln703_1_reg_392_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln703_1_reg_392_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1968_reg_368_pp0_iter1_reg,
      I1 => filter_mac_muladddEe_U22_n_12,
      O => mul_ln703_1_reg_3920
    );
\p_Val2_7_reg_402[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1968_reg_368_pp0_iter2_reg,
      I1 => filter_mac_muladddEe_U22_n_12,
      O => p_Val2_7_reg_4020
    );
\p_Val2_7_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_8,
      Q => p_Val2_7_reg_402(0),
      R => '0'
    );
\p_Val2_7_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_7,
      Q => p_Val2_7_reg_402(1),
      R => '0'
    );
\p_Val2_7_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_6,
      Q => p_Val2_7_reg_402(2),
      R => '0'
    );
\p_Val2_7_reg_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_5,
      Q => p_Val2_7_reg_402(3),
      R => '0'
    );
\p_Val2_7_reg_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_4,
      Q => p_Val2_7_reg_402(4),
      R => '0'
    );
\p_Val2_7_reg_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_3,
      Q => p_Val2_7_reg_402(5),
      R => '0'
    );
\p_Val2_7_reg_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_2,
      Q => p_Val2_7_reg_402(6),
      R => '0'
    );
\p_Val2_7_reg_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_1,
      Q => p_Val2_7_reg_402(7),
      R => '0'
    );
\ret_V_1_reg_397_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => filter_mac_muladddEe_U22_n_14,
      Q => tmp_32_fu_289_p3,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0B0B0"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \^start_once_reg\,
      I3 => start_for_GaussianBlur_U0_full_n,
      I4 => start_for_CvtColor_1_U0_empty_n,
      O => \start_once_reg_i_1__0_n_1\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_1\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\tmp_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4020,
      D => filter_mac_muladddEe_U22_n_9,
      Q => tmp_reg_407,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Filter2D is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \p_Val2_4_reg_2528_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_Filter2D_fu_40_ap_start_reg_reg : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_2_data_stream_0_full_n : in STD_LOGIC;
    start_for_GaussianBlur_U0_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Filter2D : entity is "Filter2D";
end bd_0_hls_inst_0_Filter2D;

architecture STRUCTURE of bd_0_hls_inst_0_Filter2D is
  signal B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln703_10_fu_1654_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal add_ln703_12_fu_1689_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal add_ln703_12_reg_2513 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal add_ln703_12_reg_25130 : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[21]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[21]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[21]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[3]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln703_12_reg_2513[7]_i_9_n_1\ : STD_LOGIC;
  signal add_ln703_15_fu_1698_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal add_ln703_15_reg_2518 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \add_ln703_15_reg_2518[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_15_reg_2518_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln703_17_reg_25030 : STD_LOGIC;
  signal add_ln703_22_fu_1709_p2 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal add_ln703_22_reg_2523 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \add_ln703_22_reg_2523[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[18]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[18]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln703_22_reg_2523_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln703_2_reg_2468 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal add_ln703_2_reg_24680 : STD_LOGIC;
  signal add_ln703_3_reg_2473 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add_ln703_6_reg_2478_reg_n_100 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_101 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_102 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_103 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_104 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_105 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_106 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_87 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_88 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_89 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_90 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_91 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_92 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_93 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_94 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_95 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_96 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_97 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_98 : STD_LOGIC;
  signal add_ln703_6_reg_2478_reg_n_99 : STD_LOGIC;
  signal and_ln118_reg_2360 : STD_LOGIC;
  signal and_ln118_reg_23600 : STD_LOGIC;
  signal \and_ln118_reg_2360[0]_i_2_n_1\ : STD_LOGIC;
  signal \and_ln118_reg_2360[0]_i_3_n_1\ : STD_LOGIC;
  signal and_ln118_reg_2360_pp0_iter1_reg : STD_LOGIC;
  signal and_ln118_reg_2360_pp0_iter1_reg0 : STD_LOGIC;
  signal and_ln512_fu_1055_p2 : STD_LOGIC;
  signal and_ln512_reg_2383 : STD_LOGIC;
  signal \and_ln512_reg_2383[0]_i_2_n_1\ : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter1_reg : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter2_reg : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter3_reg : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter4_reg : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter5_reg : STD_LOGIC;
  signal and_ln512_reg_2383_pp0_iter6_reg : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_n_1 : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal ce1 : STD_LOGIC;
  signal ce113_out : STD_LOGIC;
  signal din0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din5 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal filter_ama_addmulxdS_U60_n_1 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_10 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_11 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_12 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_13 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_14 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_15 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_16 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_17 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_18 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_2 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_3 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_4 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_5 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_6 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_7 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_8 : STD_LOGIC;
  signal filter_ama_addmulxdS_U60_n_9 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_20 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_21 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_22 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_23 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_24 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_25 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_26 : STD_LOGIC;
  signal filter_mac_muladdlbW_U44_n_27 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_1 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_10 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_11 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_12 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_13 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_14 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_15 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_16 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_17 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_18 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_19 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_2 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_20 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_21 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_22 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_23 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_24 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_25 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_26 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_27 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_28 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_29 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_3 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_30 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_31 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_32 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_33 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_34 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_35 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_36 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_37 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_38 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_39 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_4 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_40 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_41 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_42 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_43 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_44 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_45 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_46 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_47 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_48 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_5 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_6 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_7 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_8 : STD_LOGIC;
  signal filter_mac_muladdmb6_U46_n_9 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_1 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_10 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_11 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_12 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_13 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_14 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_15 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_16 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_17 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_18 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_19 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_2 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_20 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_3 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_4 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_5 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_6 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_7 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_8 : STD_LOGIC;
  signal filter_mac_muladdncg_U56_n_9 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_20 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_21 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_22 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_23 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_24 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_25 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_26 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_27 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_28 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_29 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_30 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_31 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_32 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_33 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_34 : STD_LOGIC;
  signal filter_mac_muladdocq_U50_n_35 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_1 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_10 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_11 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_12 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_13 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_14 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_15 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_16 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_17 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_18 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_19 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_2 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_3 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_4 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_5 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_6 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_7 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_8 : STD_LOGIC;
  signal filter_mac_muladdtde_U54_n_9 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_1 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_10 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_11 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_12 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_13 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_14 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_15 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_16 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_17 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_18 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_19 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_2 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_20 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_21 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_3 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_4 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_5 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_6 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_7 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_8 : STD_LOGIC;
  signal filter_mac_muladdudo_U55_n_9 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_1 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_10 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_11 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_12 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_13 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_14 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_15 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_16 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_17 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_18 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_19 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_2 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_20 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_3 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_4 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_5 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_6 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_7 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_8 : STD_LOGIC;
  signal filter_mac_muladdvdy_U57_n_9 : STD_LOGIC;
  signal grp_fu_1899_p2_i_1_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_2_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_3_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_4_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_5_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_6_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_7_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_i_8_n_1 : STD_LOGIC;
  signal grp_fu_1899_p2_n_100 : STD_LOGIC;
  signal grp_fu_1899_p2_n_101 : STD_LOGIC;
  signal grp_fu_1899_p2_n_102 : STD_LOGIC;
  signal grp_fu_1899_p2_n_103 : STD_LOGIC;
  signal grp_fu_1899_p2_n_104 : STD_LOGIC;
  signal grp_fu_1899_p2_n_105 : STD_LOGIC;
  signal grp_fu_1899_p2_n_106 : STD_LOGIC;
  signal grp_fu_1899_p2_n_90 : STD_LOGIC;
  signal grp_fu_1899_p2_n_91 : STD_LOGIC;
  signal grp_fu_1899_p2_n_92 : STD_LOGIC;
  signal grp_fu_1899_p2_n_93 : STD_LOGIC;
  signal grp_fu_1899_p2_n_94 : STD_LOGIC;
  signal grp_fu_1899_p2_n_95 : STD_LOGIC;
  signal grp_fu_1899_p2_n_96 : STD_LOGIC;
  signal grp_fu_1899_p2_n_97 : STD_LOGIC;
  signal grp_fu_1899_p2_n_98 : STD_LOGIC;
  signal grp_fu_1899_p2_n_99 : STD_LOGIC;
  signal grp_fu_1899_p3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal grp_fu_1907_p3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal grp_fu_1924_p2_i_1_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_2_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_3_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_4_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_5_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_6_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_7_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_8_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_i_9_n_1 : STD_LOGIC;
  signal grp_fu_1924_p2_n_100 : STD_LOGIC;
  signal grp_fu_1924_p2_n_101 : STD_LOGIC;
  signal grp_fu_1924_p2_n_102 : STD_LOGIC;
  signal grp_fu_1924_p2_n_103 : STD_LOGIC;
  signal grp_fu_1924_p2_n_104 : STD_LOGIC;
  signal grp_fu_1924_p2_n_105 : STD_LOGIC;
  signal grp_fu_1924_p2_n_106 : STD_LOGIC;
  signal grp_fu_1924_p2_n_90 : STD_LOGIC;
  signal grp_fu_1924_p2_n_91 : STD_LOGIC;
  signal grp_fu_1924_p2_n_92 : STD_LOGIC;
  signal grp_fu_1924_p2_n_93 : STD_LOGIC;
  signal grp_fu_1924_p2_n_94 : STD_LOGIC;
  signal grp_fu_1924_p2_n_95 : STD_LOGIC;
  signal grp_fu_1924_p2_n_96 : STD_LOGIC;
  signal grp_fu_1924_p2_n_97 : STD_LOGIC;
  signal grp_fu_1924_p2_n_98 : STD_LOGIC;
  signal grp_fu_1924_p2_n_99 : STD_LOGIC;
  signal grp_fu_1932_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_1940_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_1948_p2_n_100 : STD_LOGIC;
  signal grp_fu_1948_p2_n_101 : STD_LOGIC;
  signal grp_fu_1948_p2_n_102 : STD_LOGIC;
  signal grp_fu_1948_p2_n_103 : STD_LOGIC;
  signal grp_fu_1948_p2_n_104 : STD_LOGIC;
  signal grp_fu_1948_p2_n_105 : STD_LOGIC;
  signal grp_fu_1948_p2_n_106 : STD_LOGIC;
  signal grp_fu_1948_p2_n_90 : STD_LOGIC;
  signal grp_fu_1948_p2_n_91 : STD_LOGIC;
  signal grp_fu_1948_p2_n_92 : STD_LOGIC;
  signal grp_fu_1948_p2_n_93 : STD_LOGIC;
  signal grp_fu_1948_p2_n_94 : STD_LOGIC;
  signal grp_fu_1948_p2_n_95 : STD_LOGIC;
  signal grp_fu_1948_p2_n_96 : STD_LOGIC;
  signal grp_fu_1948_p2_n_97 : STD_LOGIC;
  signal grp_fu_1948_p2_n_98 : STD_LOGIC;
  signal grp_fu_1948_p2_n_99 : STD_LOGIC;
  signal grp_fu_1948_p3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal grp_fu_1962_p2_i_1_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_2_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_3_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_4_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_5_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_6_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_7_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_i_8_n_1 : STD_LOGIC;
  signal grp_fu_1962_p2_n_100 : STD_LOGIC;
  signal grp_fu_1962_p2_n_101 : STD_LOGIC;
  signal grp_fu_1962_p2_n_102 : STD_LOGIC;
  signal grp_fu_1962_p2_n_103 : STD_LOGIC;
  signal grp_fu_1962_p2_n_104 : STD_LOGIC;
  signal grp_fu_1962_p2_n_105 : STD_LOGIC;
  signal grp_fu_1962_p2_n_106 : STD_LOGIC;
  signal grp_fu_1962_p2_n_90 : STD_LOGIC;
  signal grp_fu_1962_p2_n_91 : STD_LOGIC;
  signal grp_fu_1962_p2_n_92 : STD_LOGIC;
  signal grp_fu_1962_p2_n_93 : STD_LOGIC;
  signal grp_fu_1962_p2_n_94 : STD_LOGIC;
  signal grp_fu_1962_p2_n_95 : STD_LOGIC;
  signal grp_fu_1962_p2_n_96 : STD_LOGIC;
  signal grp_fu_1962_p2_n_97 : STD_LOGIC;
  signal grp_fu_1962_p2_n_98 : STD_LOGIC;
  signal grp_fu_1962_p2_n_99 : STD_LOGIC;
  signal grp_fu_1962_p3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal grp_fu_1982_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2024_p3 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal grp_fu_2033_p3 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal i_V_fu_466_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_2286 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_2286[6]_i_2_n_1\ : STD_LOGIC;
  signal \i_V_reg_2286[8]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln444_fu_910_p2 : STD_LOGIC;
  signal \icmp_ln444_reg_2351[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln444_reg_2351[0]_i_4_n_1\ : STD_LOGIC;
  signal icmp_ln444_reg_2351_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln444_reg_2351_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln444_reg_2351_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln444_reg_2351_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln879_1_reg_2309[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln879_1_reg_2309_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln879_2_reg_2313[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln879_2_reg_2313_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln879_reg_2305[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln879_reg_2305_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln887_fu_472_p2 : STD_LOGIC;
  signal icmp_ln887_reg_2291 : STD_LOGIC;
  signal icmp_ln899_1_reg_2317 : STD_LOGIC;
  signal \icmp_ln899_1_reg_2317[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln899_fu_484_p2 : STD_LOGIC;
  signal \icmp_ln899_reg_2300[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_2300[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_2300_reg_n_1_[0]\ : STD_LOGIC;
  signal j_V_fu_916_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal k_buf_0_val_5_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_6_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_6_addr_reg_23990 : STD_LOGIC;
  signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_8_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_13 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_14 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_15 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_41 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_42 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_43 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_44 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_45 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_46 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_47 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_48 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_49 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_50 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_51 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_52 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_53 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_54 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_55 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_56 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_57 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_58 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_59 : STD_LOGIC;
  signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_9_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_13 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_14 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_15 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_51 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_52 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_53 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_8 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_9 : STD_LOGIC;
  signal k_buf_0_val_9_addr_reg_2422 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mul_ln1118_10_reg_24880 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_2_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_3_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_4_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_5_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_6_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_7_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_8_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_i_9_n_1 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_107 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_108 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_109 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_110 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_111 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_112 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_113 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_114 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_115 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_116 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_117 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_118 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_119 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_120 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_121 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_122 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_123 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_124 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_125 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_126 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_127 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_128 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_129 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_130 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_131 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_132 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_133 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_134 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_135 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_136 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_137 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_138 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_139 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_140 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_141 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_142 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_143 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_144 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_145 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_146 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_147 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_148 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_149 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_150 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_151 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_152 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_153 : STD_LOGIC;
  signal mul_ln1118_10_reg_2488_reg_n_154 : STD_LOGIC;
  signal mul_ln1118_13_reg_2493 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal mul_ln1118_14_reg_2498_reg_i_1_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_2_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_3_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_4_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_5_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_6_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_7_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_i_8_n_1 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_100 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_101 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_102 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_103 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_104 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_105 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_106 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_88 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_89 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_90 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_91 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_92 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_93 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_94 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_95 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_96 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_97 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_98 : STD_LOGIC;
  signal mul_ln1118_14_reg_2498_reg_n_99 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_107 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_108 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_109 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_110 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_111 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_112 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_113 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_114 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_115 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_116 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_117 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_118 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_119 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_120 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_121 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_122 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_123 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_124 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_125 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_126 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_127 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_128 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_129 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_130 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_131 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_132 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_133 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_134 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_135 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_136 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_137 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_138 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_139 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_140 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_141 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_142 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_143 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_144 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_145 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_146 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_147 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_148 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_149 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_150 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_151 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_152 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_153 : STD_LOGIC;
  signal mul_ln703_2_reg_2508_reg_n_154 : STD_LOGIC;
  signal or_ln457_fu_1050_p2 : STD_LOGIC;
  signal or_ln457_reg_2374 : STD_LOGIC;
  signal \or_ln457_reg_2374[0]_i_2_n_1\ : STD_LOGIC;
  signal or_ln457_reg_2374_pp0_iter1_reg : STD_LOGIC;
  signal p_Val2_1_fu_1835_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_1_fu_1835_p4_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_Val2_2_fu_1857_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_Val2_4_reg_2528 : STD_LOGIC;
  signal p_Val2_4_reg_25280 : STD_LOGIC;
  signal \p_Val2_4_reg_2528[0]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[1]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[2]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[4]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[5]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[6]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_reg_2528[7]_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__2_n_4\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__3_n_4\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry__4_n_4\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1829_p2__0_carry_n_4\ : STD_LOGIC;
  signal \p_i_10__1_n_1\ : STD_LOGIC;
  signal \p_i_10__1_n_2\ : STD_LOGIC;
  signal \p_i_10__1_n_3\ : STD_LOGIC;
  signal \p_i_10__1_n_4\ : STD_LOGIC;
  signal \p_i_10__1_n_5\ : STD_LOGIC;
  signal \p_i_10__1_n_6\ : STD_LOGIC;
  signal \p_i_10__1_n_7\ : STD_LOGIC;
  signal \p_i_10__1_n_8\ : STD_LOGIC;
  signal \p_i_11__1_n_1\ : STD_LOGIC;
  signal \p_i_11__1_n_2\ : STD_LOGIC;
  signal \p_i_11__1_n_3\ : STD_LOGIC;
  signal \p_i_11__1_n_4\ : STD_LOGIC;
  signal \p_i_11__1_n_5\ : STD_LOGIC;
  signal \p_i_11__1_n_6\ : STD_LOGIC;
  signal \p_i_11__1_n_7\ : STD_LOGIC;
  signal \p_i_11__1_n_8\ : STD_LOGIC;
  signal \p_i_12__1_n_1\ : STD_LOGIC;
  signal \p_i_12__1_n_2\ : STD_LOGIC;
  signal \p_i_12__1_n_3\ : STD_LOGIC;
  signal \p_i_12__1_n_4\ : STD_LOGIC;
  signal \p_i_12__1_n_5\ : STD_LOGIC;
  signal \p_i_12__1_n_6\ : STD_LOGIC;
  signal \p_i_12__1_n_7\ : STD_LOGIC;
  signal \p_i_12__1_n_8\ : STD_LOGIC;
  signal \p_i_13__1_n_1\ : STD_LOGIC;
  signal \p_i_13__1_n_2\ : STD_LOGIC;
  signal \p_i_13__1_n_3\ : STD_LOGIC;
  signal \p_i_13__1_n_4\ : STD_LOGIC;
  signal \p_i_13__1_n_5\ : STD_LOGIC;
  signal \p_i_13__1_n_6\ : STD_LOGIC;
  signal \p_i_13__1_n_7\ : STD_LOGIC;
  signal \p_i_13__1_n_8\ : STD_LOGIC;
  signal \p_i_14__1_n_1\ : STD_LOGIC;
  signal \p_i_15__1_n_1\ : STD_LOGIC;
  signal \p_i_16__1_n_1\ : STD_LOGIC;
  signal \p_i_17__1_n_1\ : STD_LOGIC;
  signal \p_i_18__0_n_1\ : STD_LOGIC;
  signal \p_i_19__0_n_1\ : STD_LOGIC;
  signal \p_i_20__0_n_1\ : STD_LOGIC;
  signal \p_i_21__0_n_1\ : STD_LOGIC;
  signal \p_i_22__0_n_1\ : STD_LOGIC;
  signal \p_i_23__0_n_1\ : STD_LOGIC;
  signal \p_i_24__0_n_1\ : STD_LOGIC;
  signal \p_i_25__0_n_1\ : STD_LOGIC;
  signal \p_i_26__0_n_1\ : STD_LOGIC;
  signal \p_i_27__0_n_1\ : STD_LOGIC;
  signal p_i_28_n_1 : STD_LOGIC;
  signal p_i_29_n_1 : STD_LOGIC;
  signal p_i_30_n_1 : STD_LOGIC;
  signal \p_i_9__2_n_3\ : STD_LOGIC;
  signal \p_i_9__2_n_4\ : STD_LOGIC;
  signal \p_i_9__2_n_6\ : STD_LOGIC;
  signal \p_i_9__2_n_7\ : STD_LOGIC;
  signal \p_i_9__2_n_8\ : STD_LOGIC;
  signal right_border_buf_0_10_fu_290 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_11_fu_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_12_fu_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_13_fu_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_13_fu_302[7]_i_2_n_1\ : STD_LOGIC;
  signal right_border_buf_0_14_fu_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_6_fu_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_7_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_8_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_9_fu_286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_10_fu_210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_10_fu_2100 : STD_LOGIC;
  signal src_kernel_win_0_va_11_fu_214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_12_fu_218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_13_fu_222 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_14_fu_226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_15_fu_230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_15_fu_2300 : STD_LOGIC;
  signal src_kernel_win_0_va_16_fu_2340 : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_16_fu_234_reg_n_1_[7]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_17_fu_238_reg_n_1_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_18_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_19_fu_246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_1_fu_174_reg_n_1_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_20_fu_1340_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_2433 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_fu_1362_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_2439 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_fu_1384_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_reg_2445 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_reg_2451 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_24_fu_1428_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2457_reg_n_1_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_5_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_fu_194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_fu_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[0]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[1]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[2]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[3]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[4]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[5]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[6]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_fu_170_reg_n_1_[7]\ : STD_LOGIC;
  signal t_V_3_reg_445 : STD_LOGIC;
  signal t_V_3_reg_4450 : STD_LOGIC;
  signal \t_V_3_reg_445[9]_i_4_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_445_reg_n_1_[0]\ : STD_LOGIC;
  signal \t_V_3_reg_445_reg_n_1_[1]\ : STD_LOGIC;
  signal t_V_reg_434 : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[0]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[1]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[2]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[3]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[4]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[5]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[6]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[7]\ : STD_LOGIC;
  signal \t_V_reg_434_reg_n_1_[8]\ : STD_LOGIC;
  signal tmp_27_fu_1845_p3 : STD_LOGIC;
  signal tmp_8_reg_2417 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_reg_24170 : STD_LOGIC;
  signal \tmp_8_reg_2417[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_9_reg_2428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln458_fu_1046_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal trunc_ln458_reg_2369 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal we015_out : STD_LOGIC;
  signal we09_out : STD_LOGIC;
  signal we1 : STD_LOGIC;
  signal we111_out : STD_LOGIC;
  signal x_reg_2364 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \x_reg_2364[4]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_2364[4]_i_3_n_1\ : STD_LOGIC;
  signal \x_reg_2364[5]_i_1_n_1\ : STD_LOGIC;
  signal \x_reg_2364[5]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_2364[5]_i_3_n_1\ : STD_LOGIC;
  signal \x_reg_2364[5]_i_4_n_1\ : STD_LOGIC;
  signal \x_reg_2364[7]_i_1_n_1\ : STD_LOGIC;
  signal \x_reg_2364[9]_i_2_n_1\ : STD_LOGIC;
  signal xor_ln457_fu_478_p2 : STD_LOGIC;
  signal xor_ln457_reg_2295 : STD_LOGIC;
  signal xor_ln493_1_fu_764_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xor_ln493_1_reg_2326 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \xor_ln493_1_reg_2326[2]_i_1_n_1\ : STD_LOGIC;
  signal xor_ln493_2_fu_786_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_2_reg_2331 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \xor_ln493_2_reg_2331[1]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln493_2_reg_2331[2]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln493_2_reg_2331[2]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln493_2_reg_2331[2]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln493_2_reg_2331[2]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln493_2_reg_2331[2]_i_6_n_1\ : STD_LOGIC;
  signal xor_ln493_3_fu_824_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_3_reg_2336 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xor_ln493_4_fu_862_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_4_reg_2341 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_5_fu_900_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_5_reg_2346 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal xor_ln493_reg_2392 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_add_ln703_15_reg_2518_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln703_22_reg_2523_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln703_22_reg_2523_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln703_6_reg_2478_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln703_6_reg_2478_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln703_6_reg_2478_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln703_6_reg_2478_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln703_6_reg_2478_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln703_6_reg_2478_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_grp_fu_1899_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1899_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_grp_fu_1899_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_grp_fu_1899_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_grp_fu_1899_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_grp_fu_1899_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_grp_fu_1924_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1924_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_grp_fu_1924_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_grp_fu_1924_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_grp_fu_1924_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_grp_fu_1924_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_grp_fu_1948_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1948_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_grp_fu_1948_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_grp_fu_1948_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_grp_fu_1948_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_grp_fu_1948_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_grp_fu_1962_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_grp_fu_1962_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_grp_fu_1962_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_grp_fu_1962_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_grp_fu_1962_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_grp_fu_1962_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln1118_10_reg_2488_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_10_reg_2488_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1118_10_reg_2488_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1118_10_reg_2488_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1118_10_reg_2488_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln1118_13_reg_2493_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_13_reg_2493_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1118_13_reg_2493_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1118_13_reg_2493_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1118_13_reg_2493_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_mul_ln1118_13_reg_2493_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln1118_14_reg_2498_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1118_14_reg_2498_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1118_14_reg_2498_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1118_14_reg_2498_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1118_14_reg_2498_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_mul_ln1118_14_reg_2498_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln703_2_reg_2508_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln703_2_reg_2508_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln703_2_reg_2508_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln703_2_reg_2508_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln703_2_reg_2508_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_s_fu_1829_p2__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_9__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_9__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln703_6_reg_2478_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln118_reg_2360[0]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \and_ln118_reg_2360[0]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \and_ln512_reg_2383[0]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair141";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS of grp_fu_1899_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of grp_fu_1924_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of grp_fu_1948_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of grp_fu_1962_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \i_V_reg_2286[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_V_reg_2286[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_V_reg_2286[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_V_reg_2286[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_V_reg_2286[6]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_V_reg_2286[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_V_reg_2286[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \icmp_ln444_reg_2351[0]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \icmp_ln444_reg_2351[0]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \icmp_ln887_reg_2291[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \icmp_ln899_reg_2300[0]_i_2\ : label is "soft_lutpair131";
  attribute METHODOLOGY_DRC_VIOS of mul_ln1118_10_reg_2488_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mul_ln1118_13_reg_2493_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mul_ln1118_14_reg_2498_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \or_ln457_reg_2374[0]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_Val2_4_reg_2528[7]_i_3\ : label is "soft_lutpair135";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_1\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_3\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_4\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_5\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_6\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_7\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__0_i_8\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_1\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_2\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_3\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_4\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_5\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_6\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_7\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__1_i_8\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_1\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_2\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_3\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_4\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_5\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_6\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_7\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__2_i_8\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__3_i_2\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__3_i_3\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__3_i_4\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__3_i_7\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry__3_i_8\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_1\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_2\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_4\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_5\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_6\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_s_fu_1829_p2__0_carry_i_7\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t_V_3_reg_445[9]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \trunc_ln458_reg_2369[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \x_reg_2364[4]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \x_reg_2364[4]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \x_reg_2364[5]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \x_reg_2364[5]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \xor_ln457_reg_2295[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \xor_ln493_1_reg_2326[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \xor_ln493_2_reg_2331[1]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \xor_ln493_2_reg_2331[2]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \xor_ln493_2_reg_2331[2]_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \xor_ln493_3_reg_2336[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \xor_ln493_3_reg_2336[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \xor_ln493_4_reg_2341[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \xor_ln493_4_reg_2341[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \xor_ln493_5_reg_2346[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \xor_ln493_5_reg_2346[2]_i_1\ : label is "soft_lutpair137";
begin
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => and_ln512_reg_2383_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7_reg_n_1,
      I3 => ap_block_pp0_stage0_subdone0_in,
      O => ce
    );
\add_ln703_12_reg_2513[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_11,
      I1 => filter_mac_muladdudo_U55_n_13,
      O => \add_ln703_12_reg_2513[11]_i_10_n_1\
    );
\add_ln703_12_reg_2513[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_9,
      I1 => add_ln703_10_fu_1654_p2(11),
      O => \add_ln703_12_reg_2513[11]_i_2_n_1\
    );
\add_ln703_12_reg_2513[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_10,
      I1 => add_ln703_10_fu_1654_p2(10),
      O => \add_ln703_12_reg_2513[11]_i_3_n_1\
    );
\add_ln703_12_reg_2513[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_11,
      I1 => add_ln703_10_fu_1654_p2(9),
      O => \add_ln703_12_reg_2513[11]_i_4_n_1\
    );
\add_ln703_12_reg_2513[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_12,
      I1 => add_ln703_10_fu_1654_p2(8),
      O => \add_ln703_12_reg_2513[11]_i_5_n_1\
    );
\add_ln703_12_reg_2513[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_8,
      I1 => filter_mac_muladdudo_U55_n_10,
      O => \add_ln703_12_reg_2513[11]_i_7_n_1\
    );
\add_ln703_12_reg_2513[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_9,
      I1 => filter_mac_muladdudo_U55_n_11,
      O => \add_ln703_12_reg_2513[11]_i_8_n_1\
    );
\add_ln703_12_reg_2513[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_10,
      I1 => filter_mac_muladdudo_U55_n_12,
      O => \add_ln703_12_reg_2513[11]_i_9_n_1\
    );
\add_ln703_12_reg_2513[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_7,
      I1 => filter_mac_muladdudo_U55_n_9,
      O => \add_ln703_12_reg_2513[15]_i_10_n_1\
    );
\add_ln703_12_reg_2513[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_5,
      I1 => add_ln703_10_fu_1654_p2(15),
      O => \add_ln703_12_reg_2513[15]_i_2_n_1\
    );
\add_ln703_12_reg_2513[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_6,
      I1 => add_ln703_10_fu_1654_p2(14),
      O => \add_ln703_12_reg_2513[15]_i_3_n_1\
    );
\add_ln703_12_reg_2513[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_7,
      I1 => add_ln703_10_fu_1654_p2(13),
      O => \add_ln703_12_reg_2513[15]_i_4_n_1\
    );
\add_ln703_12_reg_2513[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_8,
      I1 => add_ln703_10_fu_1654_p2(12),
      O => \add_ln703_12_reg_2513[15]_i_5_n_1\
    );
\add_ln703_12_reg_2513[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_4,
      I1 => filter_mac_muladdudo_U55_n_6,
      O => \add_ln703_12_reg_2513[15]_i_7_n_1\
    );
\add_ln703_12_reg_2513[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_5,
      I1 => filter_mac_muladdudo_U55_n_7,
      O => \add_ln703_12_reg_2513[15]_i_8_n_1\
    );
\add_ln703_12_reg_2513[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_6,
      I1 => filter_mac_muladdudo_U55_n_8,
      O => \add_ln703_12_reg_2513[15]_i_9_n_1\
    );
\add_ln703_12_reg_2513[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_1,
      I1 => add_ln703_10_fu_1654_p2(19),
      O => \add_ln703_12_reg_2513[19]_i_2_n_1\
    );
\add_ln703_12_reg_2513[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_2,
      I1 => add_ln703_10_fu_1654_p2(18),
      O => \add_ln703_12_reg_2513[19]_i_3_n_1\
    );
\add_ln703_12_reg_2513[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_3,
      I1 => add_ln703_10_fu_1654_p2(17),
      O => \add_ln703_12_reg_2513[19]_i_4_n_1\
    );
\add_ln703_12_reg_2513[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_4,
      I1 => add_ln703_10_fu_1654_p2(16),
      O => \add_ln703_12_reg_2513[19]_i_5_n_1\
    );
\add_ln703_12_reg_2513[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => and_ln512_reg_2383_pp0_iter4_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => add_ln703_12_reg_25130
    );
\add_ln703_12_reg_2513[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_1,
      I1 => filter_mac_muladdudo_U55_n_3,
      O => \add_ln703_12_reg_2513[21]_i_5_n_1\
    );
\add_ln703_12_reg_2513[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_2,
      I1 => filter_mac_muladdudo_U55_n_4,
      O => \add_ln703_12_reg_2513[21]_i_6_n_1\
    );
\add_ln703_12_reg_2513[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_3,
      I1 => filter_mac_muladdudo_U55_n_5,
      O => \add_ln703_12_reg_2513[21]_i_7_n_1\
    );
\add_ln703_12_reg_2513[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_19,
      I1 => filter_mac_muladdudo_U55_n_21,
      O => \add_ln703_12_reg_2513[3]_i_10_n_1\
    );
\add_ln703_12_reg_2513[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_17,
      I1 => add_ln703_10_fu_1654_p2(3),
      O => \add_ln703_12_reg_2513[3]_i_2_n_1\
    );
\add_ln703_12_reg_2513[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_18,
      I1 => add_ln703_10_fu_1654_p2(2),
      O => \add_ln703_12_reg_2513[3]_i_3_n_1\
    );
\add_ln703_12_reg_2513[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_19,
      I1 => add_ln703_10_fu_1654_p2(1),
      O => \add_ln703_12_reg_2513[3]_i_4_n_1\
    );
\add_ln703_12_reg_2513[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_20,
      I1 => add_ln703_10_fu_1654_p2(0),
      O => \add_ln703_12_reg_2513[3]_i_5_n_1\
    );
\add_ln703_12_reg_2513[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_16,
      I1 => filter_mac_muladdudo_U55_n_18,
      O => \add_ln703_12_reg_2513[3]_i_7_n_1\
    );
\add_ln703_12_reg_2513[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_17,
      I1 => filter_mac_muladdudo_U55_n_19,
      O => \add_ln703_12_reg_2513[3]_i_8_n_1\
    );
\add_ln703_12_reg_2513[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_18,
      I1 => filter_mac_muladdudo_U55_n_20,
      O => \add_ln703_12_reg_2513[3]_i_9_n_1\
    );
\add_ln703_12_reg_2513[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_15,
      I1 => filter_mac_muladdudo_U55_n_17,
      O => \add_ln703_12_reg_2513[7]_i_10_n_1\
    );
\add_ln703_12_reg_2513[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_13,
      I1 => add_ln703_10_fu_1654_p2(7),
      O => \add_ln703_12_reg_2513[7]_i_2_n_1\
    );
\add_ln703_12_reg_2513[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_14,
      I1 => add_ln703_10_fu_1654_p2(6),
      O => \add_ln703_12_reg_2513[7]_i_3_n_1\
    );
\add_ln703_12_reg_2513[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_15,
      I1 => add_ln703_10_fu_1654_p2(5),
      O => \add_ln703_12_reg_2513[7]_i_4_n_1\
    );
\add_ln703_12_reg_2513[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdncg_U56_n_16,
      I1 => add_ln703_10_fu_1654_p2(4),
      O => \add_ln703_12_reg_2513[7]_i_5_n_1\
    );
\add_ln703_12_reg_2513[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_12,
      I1 => filter_mac_muladdudo_U55_n_14,
      O => \add_ln703_12_reg_2513[7]_i_7_n_1\
    );
\add_ln703_12_reg_2513[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_13,
      I1 => filter_mac_muladdudo_U55_n_15,
      O => \add_ln703_12_reg_2513[7]_i_8_n_1\
    );
\add_ln703_12_reg_2513[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_mac_muladdtde_U54_n_14,
      I1 => filter_mac_muladdudo_U55_n_16,
      O => \add_ln703_12_reg_2513[7]_i_9_n_1\
    );
\add_ln703_12_reg_2513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(0),
      Q => add_ln703_12_reg_2513(0),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(10),
      Q => add_ln703_12_reg_2513(10),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(11),
      Q => add_ln703_12_reg_2513(11),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(12),
      Q => add_ln703_12_reg_2513(12),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(13),
      Q => add_ln703_12_reg_2513(13),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(14),
      Q => add_ln703_12_reg_2513(14),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(15),
      Q => add_ln703_12_reg_2513(15),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(16),
      Q => add_ln703_12_reg_2513(16),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(17),
      Q => add_ln703_12_reg_2513(17),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(18),
      Q => add_ln703_12_reg_2513(18),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(19),
      Q => add_ln703_12_reg_2513(19),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(1),
      Q => add_ln703_12_reg_2513(1),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(20),
      Q => add_ln703_12_reg_2513(20),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(21),
      Q => add_ln703_12_reg_2513(21),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(2),
      Q => add_ln703_12_reg_2513(2),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(3),
      Q => add_ln703_12_reg_2513(3),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(4),
      Q => add_ln703_12_reg_2513(4),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(5),
      Q => add_ln703_12_reg_2513(5),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(6),
      Q => add_ln703_12_reg_2513(6),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(7),
      Q => add_ln703_12_reg_2513(7),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(8),
      Q => add_ln703_12_reg_2513(8),
      R => '0'
    );
\add_ln703_12_reg_2513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_12_fu_1689_p2(9),
      Q => add_ln703_12_reg_2513(9),
      R => '0'
    );
\add_ln703_15_reg_2518[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(11),
      I1 => filter_mac_muladdvdy_U57_n_9,
      O => \add_ln703_15_reg_2518[11]_i_2_n_1\
    );
\add_ln703_15_reg_2518[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(10),
      I1 => filter_mac_muladdvdy_U57_n_10,
      O => \add_ln703_15_reg_2518[11]_i_3_n_1\
    );
\add_ln703_15_reg_2518[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(9),
      I1 => filter_mac_muladdvdy_U57_n_11,
      O => \add_ln703_15_reg_2518[11]_i_4_n_1\
    );
\add_ln703_15_reg_2518[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(8),
      I1 => filter_mac_muladdvdy_U57_n_12,
      O => \add_ln703_15_reg_2518[11]_i_5_n_1\
    );
\add_ln703_15_reg_2518[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(15),
      I1 => filter_mac_muladdvdy_U57_n_5,
      O => \add_ln703_15_reg_2518[15]_i_2_n_1\
    );
\add_ln703_15_reg_2518[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(14),
      I1 => filter_mac_muladdvdy_U57_n_6,
      O => \add_ln703_15_reg_2518[15]_i_3_n_1\
    );
\add_ln703_15_reg_2518[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(13),
      I1 => filter_mac_muladdvdy_U57_n_7,
      O => \add_ln703_15_reg_2518[15]_i_4_n_1\
    );
\add_ln703_15_reg_2518[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(12),
      I1 => filter_mac_muladdvdy_U57_n_8,
      O => \add_ln703_15_reg_2518[15]_i_5_n_1\
    );
\add_ln703_15_reg_2518[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(18),
      I1 => filter_mac_muladdvdy_U57_n_2,
      O => \add_ln703_15_reg_2518[19]_i_2_n_1\
    );
\add_ln703_15_reg_2518[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(17),
      I1 => filter_mac_muladdvdy_U57_n_3,
      O => \add_ln703_15_reg_2518[19]_i_3_n_1\
    );
\add_ln703_15_reg_2518[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(16),
      I1 => filter_mac_muladdvdy_U57_n_4,
      O => \add_ln703_15_reg_2518[19]_i_4_n_1\
    );
\add_ln703_15_reg_2518[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(3),
      I1 => filter_mac_muladdvdy_U57_n_17,
      O => \add_ln703_15_reg_2518[3]_i_2_n_1\
    );
\add_ln703_15_reg_2518[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(2),
      I1 => filter_mac_muladdvdy_U57_n_18,
      O => \add_ln703_15_reg_2518[3]_i_3_n_1\
    );
\add_ln703_15_reg_2518[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(1),
      I1 => filter_mac_muladdvdy_U57_n_19,
      O => \add_ln703_15_reg_2518[3]_i_4_n_1\
    );
\add_ln703_15_reg_2518[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(0),
      I1 => filter_mac_muladdvdy_U57_n_20,
      O => \add_ln703_15_reg_2518[3]_i_5_n_1\
    );
\add_ln703_15_reg_2518[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(7),
      I1 => filter_mac_muladdvdy_U57_n_13,
      O => \add_ln703_15_reg_2518[7]_i_2_n_1\
    );
\add_ln703_15_reg_2518[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(6),
      I1 => filter_mac_muladdvdy_U57_n_14,
      O => \add_ln703_15_reg_2518[7]_i_3_n_1\
    );
\add_ln703_15_reg_2518[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(5),
      I1 => filter_mac_muladdvdy_U57_n_15,
      O => \add_ln703_15_reg_2518[7]_i_4_n_1\
    );
\add_ln703_15_reg_2518[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_2033_p3(4),
      I1 => filter_mac_muladdvdy_U57_n_16,
      O => \add_ln703_15_reg_2518[7]_i_5_n_1\
    );
\add_ln703_15_reg_2518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(0),
      Q => add_ln703_15_reg_2518(0),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(10),
      Q => add_ln703_15_reg_2518(10),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(11),
      Q => add_ln703_15_reg_2518(11),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_15_reg_2518_reg[7]_i_1_n_1\,
      CO(3) => \add_ln703_15_reg_2518_reg[11]_i_1_n_1\,
      CO(2) => \add_ln703_15_reg_2518_reg[11]_i_1_n_2\,
      CO(1) => \add_ln703_15_reg_2518_reg[11]_i_1_n_3\,
      CO(0) => \add_ln703_15_reg_2518_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_2033_p3(11 downto 8),
      O(3 downto 0) => add_ln703_15_fu_1698_p2(11 downto 8),
      S(3) => \add_ln703_15_reg_2518[11]_i_2_n_1\,
      S(2) => \add_ln703_15_reg_2518[11]_i_3_n_1\,
      S(1) => \add_ln703_15_reg_2518[11]_i_4_n_1\,
      S(0) => \add_ln703_15_reg_2518[11]_i_5_n_1\
    );
\add_ln703_15_reg_2518_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(12),
      Q => add_ln703_15_reg_2518(12),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(13),
      Q => add_ln703_15_reg_2518(13),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(14),
      Q => add_ln703_15_reg_2518(14),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(15),
      Q => add_ln703_15_reg_2518(15),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_15_reg_2518_reg[11]_i_1_n_1\,
      CO(3) => \add_ln703_15_reg_2518_reg[15]_i_1_n_1\,
      CO(2) => \add_ln703_15_reg_2518_reg[15]_i_1_n_2\,
      CO(1) => \add_ln703_15_reg_2518_reg[15]_i_1_n_3\,
      CO(0) => \add_ln703_15_reg_2518_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_2033_p3(15 downto 12),
      O(3 downto 0) => add_ln703_15_fu_1698_p2(15 downto 12),
      S(3) => \add_ln703_15_reg_2518[15]_i_2_n_1\,
      S(2) => \add_ln703_15_reg_2518[15]_i_3_n_1\,
      S(1) => \add_ln703_15_reg_2518[15]_i_4_n_1\,
      S(0) => \add_ln703_15_reg_2518[15]_i_5_n_1\
    );
\add_ln703_15_reg_2518_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(16),
      Q => add_ln703_15_reg_2518(16),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(17),
      Q => add_ln703_15_reg_2518(17),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(18),
      Q => add_ln703_15_reg_2518(18),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(19),
      Q => add_ln703_15_reg_2518(19),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_15_reg_2518_reg[15]_i_1_n_1\,
      CO(3) => \NLW_add_ln703_15_reg_2518_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln703_15_reg_2518_reg[19]_i_1_n_2\,
      CO(1) => \add_ln703_15_reg_2518_reg[19]_i_1_n_3\,
      CO(0) => \add_ln703_15_reg_2518_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => grp_fu_2033_p3(18 downto 16),
      O(3 downto 0) => add_ln703_15_fu_1698_p2(19 downto 16),
      S(3) => filter_mac_muladdvdy_U57_n_1,
      S(2) => \add_ln703_15_reg_2518[19]_i_2_n_1\,
      S(1) => \add_ln703_15_reg_2518[19]_i_3_n_1\,
      S(0) => \add_ln703_15_reg_2518[19]_i_4_n_1\
    );
\add_ln703_15_reg_2518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(1),
      Q => add_ln703_15_reg_2518(1),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(2),
      Q => add_ln703_15_reg_2518(2),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(3),
      Q => add_ln703_15_reg_2518(3),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln703_15_reg_2518_reg[3]_i_1_n_1\,
      CO(2) => \add_ln703_15_reg_2518_reg[3]_i_1_n_2\,
      CO(1) => \add_ln703_15_reg_2518_reg[3]_i_1_n_3\,
      CO(0) => \add_ln703_15_reg_2518_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_2033_p3(3 downto 0),
      O(3 downto 0) => add_ln703_15_fu_1698_p2(3 downto 0),
      S(3) => \add_ln703_15_reg_2518[3]_i_2_n_1\,
      S(2) => \add_ln703_15_reg_2518[3]_i_3_n_1\,
      S(1) => \add_ln703_15_reg_2518[3]_i_4_n_1\,
      S(0) => \add_ln703_15_reg_2518[3]_i_5_n_1\
    );
\add_ln703_15_reg_2518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(4),
      Q => add_ln703_15_reg_2518(4),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(5),
      Q => add_ln703_15_reg_2518(5),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(6),
      Q => add_ln703_15_reg_2518(6),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(7),
      Q => add_ln703_15_reg_2518(7),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_15_reg_2518_reg[3]_i_1_n_1\,
      CO(3) => \add_ln703_15_reg_2518_reg[7]_i_1_n_1\,
      CO(2) => \add_ln703_15_reg_2518_reg[7]_i_1_n_2\,
      CO(1) => \add_ln703_15_reg_2518_reg[7]_i_1_n_3\,
      CO(0) => \add_ln703_15_reg_2518_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_2033_p3(7 downto 4),
      O(3 downto 0) => add_ln703_15_fu_1698_p2(7 downto 4),
      S(3) => \add_ln703_15_reg_2518[7]_i_2_n_1\,
      S(2) => \add_ln703_15_reg_2518[7]_i_3_n_1\,
      S(1) => \add_ln703_15_reg_2518[7]_i_4_n_1\,
      S(0) => \add_ln703_15_reg_2518[7]_i_5_n_1\
    );
\add_ln703_15_reg_2518_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(8),
      Q => add_ln703_15_reg_2518(8),
      R => '0'
    );
\add_ln703_15_reg_2518_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_15_fu_1698_p2(9),
      Q => add_ln703_15_reg_2518(9),
      R => '0'
    );
\add_ln703_22_reg_2523[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_7,
      I1 => grp_fu_2024_p3(11),
      O => \add_ln703_22_reg_2523[11]_i_2_n_1\
    );
\add_ln703_22_reg_2523[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_8,
      I1 => grp_fu_2024_p3(10),
      O => \add_ln703_22_reg_2523[11]_i_3_n_1\
    );
\add_ln703_22_reg_2523[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_9,
      I1 => grp_fu_2024_p3(9),
      O => \add_ln703_22_reg_2523[11]_i_4_n_1\
    );
\add_ln703_22_reg_2523[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_10,
      I1 => grp_fu_2024_p3(8),
      O => \add_ln703_22_reg_2523[11]_i_5_n_1\
    );
\add_ln703_22_reg_2523[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_3,
      I1 => grp_fu_2024_p3(15),
      O => \add_ln703_22_reg_2523[15]_i_2_n_1\
    );
\add_ln703_22_reg_2523[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_4,
      I1 => grp_fu_2024_p3(14),
      O => \add_ln703_22_reg_2523[15]_i_3_n_1\
    );
\add_ln703_22_reg_2523[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_5,
      I1 => grp_fu_2024_p3(13),
      O => \add_ln703_22_reg_2523[15]_i_4_n_1\
    );
\add_ln703_22_reg_2523[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_6,
      I1 => grp_fu_2024_p3(12),
      O => \add_ln703_22_reg_2523[15]_i_5_n_1\
    );
\add_ln703_22_reg_2523[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_1,
      I1 => grp_fu_2024_p3(17),
      O => \add_ln703_22_reg_2523[18]_i_2_n_1\
    );
\add_ln703_22_reg_2523[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_2,
      I1 => grp_fu_2024_p3(16),
      O => \add_ln703_22_reg_2523[18]_i_3_n_1\
    );
\add_ln703_22_reg_2523[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_15,
      I1 => grp_fu_2024_p3(3),
      O => \add_ln703_22_reg_2523[3]_i_2_n_1\
    );
\add_ln703_22_reg_2523[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_16,
      I1 => grp_fu_2024_p3(2),
      O => \add_ln703_22_reg_2523[3]_i_3_n_1\
    );
\add_ln703_22_reg_2523[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_17,
      I1 => grp_fu_2024_p3(1),
      O => \add_ln703_22_reg_2523[3]_i_4_n_1\
    );
\add_ln703_22_reg_2523[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_18,
      I1 => grp_fu_2024_p3(0),
      O => \add_ln703_22_reg_2523[3]_i_5_n_1\
    );
\add_ln703_22_reg_2523[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_11,
      I1 => grp_fu_2024_p3(7),
      O => \add_ln703_22_reg_2523[7]_i_2_n_1\
    );
\add_ln703_22_reg_2523[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_12,
      I1 => grp_fu_2024_p3(6),
      O => \add_ln703_22_reg_2523[7]_i_3_n_1\
    );
\add_ln703_22_reg_2523[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_13,
      I1 => grp_fu_2024_p3(5),
      O => \add_ln703_22_reg_2523[7]_i_4_n_1\
    );
\add_ln703_22_reg_2523[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => filter_ama_addmulxdS_U60_n_14,
      I1 => grp_fu_2024_p3(4),
      O => \add_ln703_22_reg_2523[7]_i_5_n_1\
    );
\add_ln703_22_reg_2523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(0),
      Q => add_ln703_22_reg_2523(0),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(10),
      Q => add_ln703_22_reg_2523(10),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(11),
      Q => add_ln703_22_reg_2523(11),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_22_reg_2523_reg[7]_i_1_n_1\,
      CO(3) => \add_ln703_22_reg_2523_reg[11]_i_1_n_1\,
      CO(2) => \add_ln703_22_reg_2523_reg[11]_i_1_n_2\,
      CO(1) => \add_ln703_22_reg_2523_reg[11]_i_1_n_3\,
      CO(0) => \add_ln703_22_reg_2523_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => filter_ama_addmulxdS_U60_n_7,
      DI(2) => filter_ama_addmulxdS_U60_n_8,
      DI(1) => filter_ama_addmulxdS_U60_n_9,
      DI(0) => filter_ama_addmulxdS_U60_n_10,
      O(3 downto 0) => add_ln703_22_fu_1709_p2(11 downto 8),
      S(3) => \add_ln703_22_reg_2523[11]_i_2_n_1\,
      S(2) => \add_ln703_22_reg_2523[11]_i_3_n_1\,
      S(1) => \add_ln703_22_reg_2523[11]_i_4_n_1\,
      S(0) => \add_ln703_22_reg_2523[11]_i_5_n_1\
    );
\add_ln703_22_reg_2523_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(12),
      Q => add_ln703_22_reg_2523(12),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(13),
      Q => add_ln703_22_reg_2523(13),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(14),
      Q => add_ln703_22_reg_2523(14),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(15),
      Q => add_ln703_22_reg_2523(15),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_22_reg_2523_reg[11]_i_1_n_1\,
      CO(3) => \add_ln703_22_reg_2523_reg[15]_i_1_n_1\,
      CO(2) => \add_ln703_22_reg_2523_reg[15]_i_1_n_2\,
      CO(1) => \add_ln703_22_reg_2523_reg[15]_i_1_n_3\,
      CO(0) => \add_ln703_22_reg_2523_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => filter_ama_addmulxdS_U60_n_3,
      DI(2) => filter_ama_addmulxdS_U60_n_4,
      DI(1) => filter_ama_addmulxdS_U60_n_5,
      DI(0) => filter_ama_addmulxdS_U60_n_6,
      O(3 downto 0) => add_ln703_22_fu_1709_p2(15 downto 12),
      S(3) => \add_ln703_22_reg_2523[15]_i_2_n_1\,
      S(2) => \add_ln703_22_reg_2523[15]_i_3_n_1\,
      S(1) => \add_ln703_22_reg_2523[15]_i_4_n_1\,
      S(0) => \add_ln703_22_reg_2523[15]_i_5_n_1\
    );
\add_ln703_22_reg_2523_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(16),
      Q => add_ln703_22_reg_2523(16),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(17),
      Q => add_ln703_22_reg_2523(17),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(18),
      Q => add_ln703_22_reg_2523(18),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_22_reg_2523_reg[15]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln703_22_reg_2523_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln703_22_reg_2523_reg[18]_i_1_n_3\,
      CO(0) => \add_ln703_22_reg_2523_reg[18]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => filter_ama_addmulxdS_U60_n_1,
      DI(0) => filter_ama_addmulxdS_U60_n_2,
      O(3) => \NLW_add_ln703_22_reg_2523_reg[18]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln703_22_fu_1709_p2(18 downto 16),
      S(3) => '0',
      S(2) => grp_fu_2024_p3(18),
      S(1) => \add_ln703_22_reg_2523[18]_i_2_n_1\,
      S(0) => \add_ln703_22_reg_2523[18]_i_3_n_1\
    );
\add_ln703_22_reg_2523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(1),
      Q => add_ln703_22_reg_2523(1),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(2),
      Q => add_ln703_22_reg_2523(2),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(3),
      Q => add_ln703_22_reg_2523(3),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln703_22_reg_2523_reg[3]_i_1_n_1\,
      CO(2) => \add_ln703_22_reg_2523_reg[3]_i_1_n_2\,
      CO(1) => \add_ln703_22_reg_2523_reg[3]_i_1_n_3\,
      CO(0) => \add_ln703_22_reg_2523_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => filter_ama_addmulxdS_U60_n_15,
      DI(2) => filter_ama_addmulxdS_U60_n_16,
      DI(1) => filter_ama_addmulxdS_U60_n_17,
      DI(0) => filter_ama_addmulxdS_U60_n_18,
      O(3 downto 0) => add_ln703_22_fu_1709_p2(3 downto 0),
      S(3) => \add_ln703_22_reg_2523[3]_i_2_n_1\,
      S(2) => \add_ln703_22_reg_2523[3]_i_3_n_1\,
      S(1) => \add_ln703_22_reg_2523[3]_i_4_n_1\,
      S(0) => \add_ln703_22_reg_2523[3]_i_5_n_1\
    );
\add_ln703_22_reg_2523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(4),
      Q => add_ln703_22_reg_2523(4),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(5),
      Q => add_ln703_22_reg_2523(5),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(6),
      Q => add_ln703_22_reg_2523(6),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(7),
      Q => add_ln703_22_reg_2523(7),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln703_22_reg_2523_reg[3]_i_1_n_1\,
      CO(3) => \add_ln703_22_reg_2523_reg[7]_i_1_n_1\,
      CO(2) => \add_ln703_22_reg_2523_reg[7]_i_1_n_2\,
      CO(1) => \add_ln703_22_reg_2523_reg[7]_i_1_n_3\,
      CO(0) => \add_ln703_22_reg_2523_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => filter_ama_addmulxdS_U60_n_11,
      DI(2) => filter_ama_addmulxdS_U60_n_12,
      DI(1) => filter_ama_addmulxdS_U60_n_13,
      DI(0) => filter_ama_addmulxdS_U60_n_14,
      O(3 downto 0) => add_ln703_22_fu_1709_p2(7 downto 4),
      S(3) => \add_ln703_22_reg_2523[7]_i_2_n_1\,
      S(2) => \add_ln703_22_reg_2523[7]_i_3_n_1\,
      S(1) => \add_ln703_22_reg_2523[7]_i_4_n_1\,
      S(0) => \add_ln703_22_reg_2523[7]_i_5_n_1\
    );
\add_ln703_22_reg_2523_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(8),
      Q => add_ln703_22_reg_2523(8),
      R => '0'
    );
\add_ln703_22_reg_2523_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln703_12_reg_25130,
      D => add_ln703_22_fu_1709_p2(9),
      Q => add_ln703_22_reg_2523(9),
      R => '0'
    );
add_ln703_6_reg_2478_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln703_6_reg_2478_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => grp_fu_1940_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln703_6_reg_2478_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln703_6_reg_2478_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln703_6_reg_2478_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln703_17_reg_25030,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln703_6_reg_2478_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_ln703_6_reg_2478_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln703_6_reg_2478_reg_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln703_6_reg_2478_reg_n_87,
      P(18) => add_ln703_6_reg_2478_reg_n_88,
      P(17) => add_ln703_6_reg_2478_reg_n_89,
      P(16) => add_ln703_6_reg_2478_reg_n_90,
      P(15) => add_ln703_6_reg_2478_reg_n_91,
      P(14) => add_ln703_6_reg_2478_reg_n_92,
      P(13) => add_ln703_6_reg_2478_reg_n_93,
      P(12) => add_ln703_6_reg_2478_reg_n_94,
      P(11) => add_ln703_6_reg_2478_reg_n_95,
      P(10) => add_ln703_6_reg_2478_reg_n_96,
      P(9) => add_ln703_6_reg_2478_reg_n_97,
      P(8) => add_ln703_6_reg_2478_reg_n_98,
      P(7) => add_ln703_6_reg_2478_reg_n_99,
      P(6) => add_ln703_6_reg_2478_reg_n_100,
      P(5) => add_ln703_6_reg_2478_reg_n_101,
      P(4) => add_ln703_6_reg_2478_reg_n_102,
      P(3) => add_ln703_6_reg_2478_reg_n_103,
      P(2) => add_ln703_6_reg_2478_reg_n_104,
      P(1) => add_ln703_6_reg_2478_reg_n_105,
      P(0) => add_ln703_6_reg_2478_reg_n_106,
      PATTERNBDETECT => NLW_add_ln703_6_reg_2478_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln703_6_reg_2478_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => filter_mac_muladdmb6_U46_n_1,
      PCIN(46) => filter_mac_muladdmb6_U46_n_2,
      PCIN(45) => filter_mac_muladdmb6_U46_n_3,
      PCIN(44) => filter_mac_muladdmb6_U46_n_4,
      PCIN(43) => filter_mac_muladdmb6_U46_n_5,
      PCIN(42) => filter_mac_muladdmb6_U46_n_6,
      PCIN(41) => filter_mac_muladdmb6_U46_n_7,
      PCIN(40) => filter_mac_muladdmb6_U46_n_8,
      PCIN(39) => filter_mac_muladdmb6_U46_n_9,
      PCIN(38) => filter_mac_muladdmb6_U46_n_10,
      PCIN(37) => filter_mac_muladdmb6_U46_n_11,
      PCIN(36) => filter_mac_muladdmb6_U46_n_12,
      PCIN(35) => filter_mac_muladdmb6_U46_n_13,
      PCIN(34) => filter_mac_muladdmb6_U46_n_14,
      PCIN(33) => filter_mac_muladdmb6_U46_n_15,
      PCIN(32) => filter_mac_muladdmb6_U46_n_16,
      PCIN(31) => filter_mac_muladdmb6_U46_n_17,
      PCIN(30) => filter_mac_muladdmb6_U46_n_18,
      PCIN(29) => filter_mac_muladdmb6_U46_n_19,
      PCIN(28) => filter_mac_muladdmb6_U46_n_20,
      PCIN(27) => filter_mac_muladdmb6_U46_n_21,
      PCIN(26) => filter_mac_muladdmb6_U46_n_22,
      PCIN(25) => filter_mac_muladdmb6_U46_n_23,
      PCIN(24) => filter_mac_muladdmb6_U46_n_24,
      PCIN(23) => filter_mac_muladdmb6_U46_n_25,
      PCIN(22) => filter_mac_muladdmb6_U46_n_26,
      PCIN(21) => filter_mac_muladdmb6_U46_n_27,
      PCIN(20) => filter_mac_muladdmb6_U46_n_28,
      PCIN(19) => filter_mac_muladdmb6_U46_n_29,
      PCIN(18) => filter_mac_muladdmb6_U46_n_30,
      PCIN(17) => filter_mac_muladdmb6_U46_n_31,
      PCIN(16) => filter_mac_muladdmb6_U46_n_32,
      PCIN(15) => filter_mac_muladdmb6_U46_n_33,
      PCIN(14) => filter_mac_muladdmb6_U46_n_34,
      PCIN(13) => filter_mac_muladdmb6_U46_n_35,
      PCIN(12) => filter_mac_muladdmb6_U46_n_36,
      PCIN(11) => filter_mac_muladdmb6_U46_n_37,
      PCIN(10) => filter_mac_muladdmb6_U46_n_38,
      PCIN(9) => filter_mac_muladdmb6_U46_n_39,
      PCIN(8) => filter_mac_muladdmb6_U46_n_40,
      PCIN(7) => filter_mac_muladdmb6_U46_n_41,
      PCIN(6) => filter_mac_muladdmb6_U46_n_42,
      PCIN(5) => filter_mac_muladdmb6_U46_n_43,
      PCIN(4) => filter_mac_muladdmb6_U46_n_44,
      PCIN(3) => filter_mac_muladdmb6_U46_n_45,
      PCIN(2) => filter_mac_muladdmb6_U46_n_46,
      PCIN(1) => filter_mac_muladdmb6_U46_n_47,
      PCIN(0) => filter_mac_muladdmb6_U46_n_48,
      PCOUT(47 downto 0) => NLW_add_ln703_6_reg_2478_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln703_6_reg_2478_reg_UNDERFLOW_UNCONNECTED
    );
add_ln703_6_reg_2478_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(7),
      O => grp_fu_1940_p1(7)
    );
add_ln703_6_reg_2478_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(6),
      O => grp_fu_1940_p1(6)
    );
add_ln703_6_reg_2478_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(5),
      O => grp_fu_1940_p1(5)
    );
add_ln703_6_reg_2478_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(4),
      O => grp_fu_1940_p1(4)
    );
add_ln703_6_reg_2478_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(3),
      O => grp_fu_1940_p1(3)
    );
add_ln703_6_reg_2478_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(2),
      O => grp_fu_1940_p1(2)
    );
add_ln703_6_reg_2478_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(1),
      O => grp_fu_1940_p1(1)
    );
add_ln703_6_reg_2478_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_12_fu_218(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_13_fu_222(0),
      O => grp_fu_1940_p1(0)
    );
\and_ln118_reg_2360[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln444_fu_910_p2,
      O => and_ln118_reg_23600
    );
\and_ln118_reg_2360[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1511FEFF"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I4 => sel0(7),
      O => \and_ln118_reg_2360[0]_i_2_n_1\
    );
\and_ln118_reg_2360[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[1]\,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      O => \and_ln118_reg_2360[0]_i_3_n_1\
    );
\and_ln118_reg_2360_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_2360_pp0_iter1_reg0,
      D => and_ln118_reg_2360,
      Q => and_ln118_reg_2360_pp0_iter1_reg,
      R => '0'
    );
\and_ln118_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => \and_ln118_reg_2360[0]_i_2_n_1\,
      Q => and_ln118_reg_2360,
      R => '0'
    );
\and_ln512_reg_2383[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \and_ln512_reg_2383[0]_i_2_n_1\,
      O => and_ln512_fu_1055_p2
    );
\and_ln512_reg_2383[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(4),
      I2 => sel0(6),
      I3 => sel0(5),
      O => \and_ln512_reg_2383[0]_i_2_n_1\
    );
\and_ln512_reg_2383_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_2360_pp0_iter1_reg0,
      D => and_ln512_reg_2383,
      Q => and_ln512_reg_2383_pp0_iter1_reg,
      R => '0'
    );
\and_ln512_reg_2383_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => and_ln512_reg_2383_pp0_iter1_reg,
      Q => and_ln512_reg_2383_pp0_iter2_reg,
      R => '0'
    );
\and_ln512_reg_2383_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => and_ln512_reg_2383_pp0_iter2_reg,
      Q => and_ln512_reg_2383_pp0_iter3_reg,
      R => '0'
    );
\and_ln512_reg_2383_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => and_ln512_reg_2383_pp0_iter3_reg,
      Q => and_ln512_reg_2383_pp0_iter4_reg,
      R => '0'
    );
\and_ln512_reg_2383_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => and_ln512_reg_2383_pp0_iter4_reg,
      Q => and_ln512_reg_2383_pp0_iter5_reg,
      R => '0'
    );
\and_ln512_reg_2383_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => and_ln512_reg_2383_pp0_iter5_reg,
      Q => and_ln512_reg_2383_pp0_iter6_reg,
      R => '0'
    );
\and_ln512_reg_2383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => and_ln512_fu_1055_p2,
      Q => and_ln512_reg_2383,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I2 => ap_CS_fsm_state2,
      I3 => \ap_CS_fsm[0]_i_2__0_n_1\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555CCCC00C0"
    )
        port map (
      I0 => start_for_GaussianBlur_U0_empty_n,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I4 => \ap_CS_fsm[1]_i_2__1_n_1\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[3]\,
      I1 => \t_V_reg_434_reg_n_1_[4]\,
      I2 => \t_V_reg_434_reg_n_1_[2]\,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      I4 => \t_V_reg_434_reg_n_1_[0]\,
      I5 => xor_ln457_fu_478_p2,
      O => \ap_CS_fsm[0]_i_2__0_n_1\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFF10115555"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[1]_i_2__1_n_1\,
      I2 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => Q(1),
      I5 => start_for_GaussianBlur_U0_empty_n,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => xor_ln457_fu_478_p2,
      I2 => \i_V_reg_2286[6]_i_2_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      I4 => \t_V_reg_434_reg_n_1_[4]\,
      I5 => \t_V_reg_434_reg_n_1_[3]\,
      O => \ap_CS_fsm[1]_i_2__1_n_1\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      I1 => \ap_CS_fsm[3]_i_2__0_n_1\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__0_n_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F7F7F7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_n_1,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ce113_out,
      O => \ap_CS_fsm[3]_i_2__0_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F007F000000"
    )
        port map (
      I0 => icmp_ln444_fu_910_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => ap_rst_n,
      I4 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_1\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_1\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_1\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_1\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => ap_block_pp0_stage0_subdone0_in,
      I4 => ap_enable_reg_pp0_iter7_reg_n_1,
      O => ap_enable_reg_pp0_iter7_i_1_n_1
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_i_1_n_1,
      Q => ap_enable_reg_pp0_iter7_reg_n_1,
      R => '0'
    );
filter_ama_addmulxdS_U60: entity work.bd_0_hls_inst_0_filter_ama_addmulxdS
     port map (
      PCOUT(47) => mul_ln703_2_reg_2508_reg_n_107,
      PCOUT(46) => mul_ln703_2_reg_2508_reg_n_108,
      PCOUT(45) => mul_ln703_2_reg_2508_reg_n_109,
      PCOUT(44) => mul_ln703_2_reg_2508_reg_n_110,
      PCOUT(43) => mul_ln703_2_reg_2508_reg_n_111,
      PCOUT(42) => mul_ln703_2_reg_2508_reg_n_112,
      PCOUT(41) => mul_ln703_2_reg_2508_reg_n_113,
      PCOUT(40) => mul_ln703_2_reg_2508_reg_n_114,
      PCOUT(39) => mul_ln703_2_reg_2508_reg_n_115,
      PCOUT(38) => mul_ln703_2_reg_2508_reg_n_116,
      PCOUT(37) => mul_ln703_2_reg_2508_reg_n_117,
      PCOUT(36) => mul_ln703_2_reg_2508_reg_n_118,
      PCOUT(35) => mul_ln703_2_reg_2508_reg_n_119,
      PCOUT(34) => mul_ln703_2_reg_2508_reg_n_120,
      PCOUT(33) => mul_ln703_2_reg_2508_reg_n_121,
      PCOUT(32) => mul_ln703_2_reg_2508_reg_n_122,
      PCOUT(31) => mul_ln703_2_reg_2508_reg_n_123,
      PCOUT(30) => mul_ln703_2_reg_2508_reg_n_124,
      PCOUT(29) => mul_ln703_2_reg_2508_reg_n_125,
      PCOUT(28) => mul_ln703_2_reg_2508_reg_n_126,
      PCOUT(27) => mul_ln703_2_reg_2508_reg_n_127,
      PCOUT(26) => mul_ln703_2_reg_2508_reg_n_128,
      PCOUT(25) => mul_ln703_2_reg_2508_reg_n_129,
      PCOUT(24) => mul_ln703_2_reg_2508_reg_n_130,
      PCOUT(23) => mul_ln703_2_reg_2508_reg_n_131,
      PCOUT(22) => mul_ln703_2_reg_2508_reg_n_132,
      PCOUT(21) => mul_ln703_2_reg_2508_reg_n_133,
      PCOUT(20) => mul_ln703_2_reg_2508_reg_n_134,
      PCOUT(19) => mul_ln703_2_reg_2508_reg_n_135,
      PCOUT(18) => mul_ln703_2_reg_2508_reg_n_136,
      PCOUT(17) => mul_ln703_2_reg_2508_reg_n_137,
      PCOUT(16) => mul_ln703_2_reg_2508_reg_n_138,
      PCOUT(15) => mul_ln703_2_reg_2508_reg_n_139,
      PCOUT(14) => mul_ln703_2_reg_2508_reg_n_140,
      PCOUT(13) => mul_ln703_2_reg_2508_reg_n_141,
      PCOUT(12) => mul_ln703_2_reg_2508_reg_n_142,
      PCOUT(11) => mul_ln703_2_reg_2508_reg_n_143,
      PCOUT(10) => mul_ln703_2_reg_2508_reg_n_144,
      PCOUT(9) => mul_ln703_2_reg_2508_reg_n_145,
      PCOUT(8) => mul_ln703_2_reg_2508_reg_n_146,
      PCOUT(7) => mul_ln703_2_reg_2508_reg_n_147,
      PCOUT(6) => mul_ln703_2_reg_2508_reg_n_148,
      PCOUT(5) => mul_ln703_2_reg_2508_reg_n_149,
      PCOUT(4) => mul_ln703_2_reg_2508_reg_n_150,
      PCOUT(3) => mul_ln703_2_reg_2508_reg_n_151,
      PCOUT(2) => mul_ln703_2_reg_2508_reg_n_152,
      PCOUT(1) => mul_ln703_2_reg_2508_reg_n_153,
      PCOUT(0) => mul_ln703_2_reg_2508_reg_n_154,
      Q(7 downto 0) => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      p(7) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[7]\,
      p(6) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[6]\,
      p(5) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[5]\,
      p(4) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[4]\,
      p(3) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[3]\,
      p(2) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[2]\,
      p(1) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[1]\,
      p(0) => \src_kernel_win_0_va_1_fu_174_reg_n_1_[0]\,
      p_0_in(17) => filter_ama_addmulxdS_U60_n_1,
      p_0_in(16) => filter_ama_addmulxdS_U60_n_2,
      p_0_in(15) => filter_ama_addmulxdS_U60_n_3,
      p_0_in(14) => filter_ama_addmulxdS_U60_n_4,
      p_0_in(13) => filter_ama_addmulxdS_U60_n_5,
      p_0_in(12) => filter_ama_addmulxdS_U60_n_6,
      p_0_in(11) => filter_ama_addmulxdS_U60_n_7,
      p_0_in(10) => filter_ama_addmulxdS_U60_n_8,
      p_0_in(9) => filter_ama_addmulxdS_U60_n_9,
      p_0_in(8) => filter_ama_addmulxdS_U60_n_10,
      p_0_in(7) => filter_ama_addmulxdS_U60_n_11,
      p_0_in(6) => filter_ama_addmulxdS_U60_n_12,
      p_0_in(5) => filter_ama_addmulxdS_U60_n_13,
      p_0_in(4) => filter_ama_addmulxdS_U60_n_14,
      p_0_in(3) => filter_ama_addmulxdS_U60_n_15,
      p_0_in(2) => filter_ama_addmulxdS_U60_n_16,
      p_0_in(1) => filter_ama_addmulxdS_U60_n_17,
      p_0_in(0) => filter_ama_addmulxdS_U60_n_18,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdjbC_U42: entity work.bd_0_hls_inst_0_filter_mac_muladdjbC
     port map (
      P(16 downto 0) => grp_fu_1899_p3(16 downto 0),
      Q(7 downto 0) => src_kernel_win_0_va_18_fu_242(7 downto 0),
      and_ln512_reg_2383_pp0_iter1_reg => and_ln512_reg_2383_pp0_iter1_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln444_reg_2351_pp0_iter2_reg => icmp_ln444_reg_2351_pp0_iter2_reg,
      \^p\(16) => grp_fu_1899_p2_n_90,
      \^p\(15) => grp_fu_1899_p2_n_91,
      \^p\(14) => grp_fu_1899_p2_n_92,
      \^p\(13) => grp_fu_1899_p2_n_93,
      \^p\(12) => grp_fu_1899_p2_n_94,
      \^p\(11) => grp_fu_1899_p2_n_95,
      \^p\(10) => grp_fu_1899_p2_n_96,
      \^p\(9) => grp_fu_1899_p2_n_97,
      \^p\(8) => grp_fu_1899_p2_n_98,
      \^p\(7) => grp_fu_1899_p2_n_99,
      \^p\(6) => grp_fu_1899_p2_n_100,
      \^p\(5) => grp_fu_1899_p2_n_101,
      \^p\(4) => grp_fu_1899_p2_n_102,
      \^p\(3) => grp_fu_1899_p2_n_103,
      \^p\(2) => grp_fu_1899_p2_n_104,
      \^p\(1) => grp_fu_1899_p2_n_105,
      \^p\(0) => grp_fu_1899_p2_n_106,
      p_0(7 downto 0) => src_kernel_win_0_va_19_fu_246(7 downto 0)
    );
filter_mac_muladdjbC_U45: entity work.bd_0_hls_inst_0_filter_mac_muladdjbC_21
     port map (
      D(7 downto 0) => src_kernel_win_0_va_24_fu_1428_p3(7 downto 0),
      P(16) => grp_fu_1924_p2_n_90,
      P(15) => grp_fu_1924_p2_n_91,
      P(14) => grp_fu_1924_p2_n_92,
      P(13) => grp_fu_1924_p2_n_93,
      P(12) => grp_fu_1924_p2_n_94,
      P(11) => grp_fu_1924_p2_n_95,
      P(10) => grp_fu_1924_p2_n_96,
      P(9) => grp_fu_1924_p2_n_97,
      P(8) => grp_fu_1924_p2_n_98,
      P(7) => grp_fu_1924_p2_n_99,
      P(6) => grp_fu_1924_p2_n_100,
      P(5) => grp_fu_1924_p2_n_101,
      P(4) => grp_fu_1924_p2_n_102,
      P(3) => grp_fu_1924_p2_n_103,
      P(2) => grp_fu_1924_p2_n_104,
      P(1) => grp_fu_1924_p2_n_105,
      P(0) => grp_fu_1924_p2_n_106,
      add_ln703_2_reg_24680 => add_ln703_2_reg_24680,
      add_ln703_3_reg_2473(16 downto 0) => add_ln703_3_reg_2473(16 downto 0),
      and_ln512_reg_2383_pp0_iter2_reg => and_ln512_reg_2383_pp0_iter2_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3
    );
filter_mac_muladdkbM_U43: entity work.bd_0_hls_inst_0_filter_mac_muladdkbM
     port map (
      P(17 downto 0) => grp_fu_1907_p3(17 downto 0),
      Q(7) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[7]\,
      Q(6) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[6]\,
      Q(5) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[5]\,
      Q(4) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[4]\,
      Q(3) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[3]\,
      Q(2) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[2]\,
      Q(1) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[1]\,
      Q(0) => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[0]\,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln444_reg_2351_pp0_iter2_reg => icmp_ln444_reg_2351_pp0_iter2_reg,
      \^p\(16 downto 0) => grp_fu_1899_p3(16 downto 0),
      src_kernel_win_0_va_16_fu_2340 => src_kernel_win_0_va_16_fu_2340
    );
filter_mac_muladdlbW_U44: entity work.bd_0_hls_inst_0_filter_mac_muladdlbW
     port map (
      D(7 downto 0) => src_kernel_win_0_va_24_fu_1428_p3(7 downto 0),
      E(0) => src_kernel_win_0_va_16_fu_2340,
      P(18 downto 0) => add_ln703_2_reg_2468(18 downto 0),
      Q(3) => right_border_buf_0_s_fu_250(7),
      Q(2) => right_border_buf_0_s_fu_250(5),
      Q(1) => right_border_buf_0_s_fu_250(2),
      Q(0) => right_border_buf_0_s_fu_250(0),
      add_ln703_2_reg_24680 => add_ln703_2_reg_24680,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      \^p\(17 downto 0) => grp_fu_1907_p3(17 downto 0),
      \right_border_buf_0_5_fu_270_reg[0]\ => filter_mac_muladdlbW_U44_n_27,
      \right_border_buf_0_5_fu_270_reg[0]_0\(2 downto 0) => xor_ln493_reg_2392(2 downto 0),
      \right_border_buf_0_5_fu_270_reg[2]\ => filter_mac_muladdlbW_U44_n_25,
      \right_border_buf_0_5_fu_270_reg[5]\ => filter_mac_muladdlbW_U44_n_23,
      \right_border_buf_0_5_fu_270_reg[7]\ => filter_mac_muladdlbW_U44_n_21,
      \right_border_buf_0_5_fu_270_reg[7]_0\(3) => right_border_buf_0_5_fu_270(7),
      \right_border_buf_0_5_fu_270_reg[7]_0\(2) => right_border_buf_0_5_fu_270(5),
      \right_border_buf_0_5_fu_270_reg[7]_0\(1) => right_border_buf_0_5_fu_270(2),
      \right_border_buf_0_5_fu_270_reg[7]_0\(0) => right_border_buf_0_5_fu_270(0),
      \right_border_buf_0_5_fu_270_reg[7]_1\(3) => right_border_buf_0_6_fu_274(7),
      \right_border_buf_0_5_fu_270_reg[7]_1\(2) => right_border_buf_0_6_fu_274(5),
      \right_border_buf_0_5_fu_270_reg[7]_1\(1) => right_border_buf_0_6_fu_274(2),
      \right_border_buf_0_5_fu_270_reg[7]_1\(0) => right_border_buf_0_6_fu_274(0),
      \right_border_buf_0_5_fu_270_reg[7]_2\(3) => right_border_buf_0_7_fu_278(7),
      \right_border_buf_0_5_fu_270_reg[7]_2\(2) => right_border_buf_0_7_fu_278(5),
      \right_border_buf_0_5_fu_270_reg[7]_2\(1) => right_border_buf_0_7_fu_278(2),
      \right_border_buf_0_5_fu_270_reg[7]_2\(0) => right_border_buf_0_7_fu_278(0),
      \right_border_buf_0_s_fu_250_reg[0]\ => filter_mac_muladdlbW_U44_n_26,
      \right_border_buf_0_s_fu_250_reg[2]\ => filter_mac_muladdlbW_U44_n_24,
      \right_border_buf_0_s_fu_250_reg[5]\ => filter_mac_muladdlbW_U44_n_22,
      \right_border_buf_0_s_fu_250_reg[7]\ => filter_mac_muladdlbW_U44_n_20,
      \src_kernel_win_0_va_20_reg_2433_reg[7]\(3) => right_border_buf_0_1_fu_254(7),
      \src_kernel_win_0_va_20_reg_2433_reg[7]\(2) => right_border_buf_0_1_fu_254(5),
      \src_kernel_win_0_va_20_reg_2433_reg[7]\(1) => right_border_buf_0_1_fu_254(2),
      \src_kernel_win_0_va_20_reg_2433_reg[7]\(0) => right_border_buf_0_1_fu_254(0),
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(3) => right_border_buf_0_2_fu_258(7),
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(2) => right_border_buf_0_2_fu_258(5),
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(1) => right_border_buf_0_2_fu_258(2),
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\(0) => right_border_buf_0_2_fu_258(0)
    );
filter_mac_muladdlbW_U58: entity work.bd_0_hls_inst_0_filter_mac_muladdlbW_22
     port map (
      P(18 downto 0) => grp_fu_2024_p3(18 downto 0),
      Q(7 downto 0) => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \^p\(17 downto 0) => grp_fu_1962_p3(17 downto 0),
      p_0 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdmb6_U46: entity work.bd_0_hls_inst_0_filter_mac_muladdmb6
     port map (
      D(7 downto 0) => grp_fu_1932_p1(7 downto 0),
      PCOUT(47) => filter_mac_muladdmb6_U46_n_1,
      PCOUT(46) => filter_mac_muladdmb6_U46_n_2,
      PCOUT(45) => filter_mac_muladdmb6_U46_n_3,
      PCOUT(44) => filter_mac_muladdmb6_U46_n_4,
      PCOUT(43) => filter_mac_muladdmb6_U46_n_5,
      PCOUT(42) => filter_mac_muladdmb6_U46_n_6,
      PCOUT(41) => filter_mac_muladdmb6_U46_n_7,
      PCOUT(40) => filter_mac_muladdmb6_U46_n_8,
      PCOUT(39) => filter_mac_muladdmb6_U46_n_9,
      PCOUT(38) => filter_mac_muladdmb6_U46_n_10,
      PCOUT(37) => filter_mac_muladdmb6_U46_n_11,
      PCOUT(36) => filter_mac_muladdmb6_U46_n_12,
      PCOUT(35) => filter_mac_muladdmb6_U46_n_13,
      PCOUT(34) => filter_mac_muladdmb6_U46_n_14,
      PCOUT(33) => filter_mac_muladdmb6_U46_n_15,
      PCOUT(32) => filter_mac_muladdmb6_U46_n_16,
      PCOUT(31) => filter_mac_muladdmb6_U46_n_17,
      PCOUT(30) => filter_mac_muladdmb6_U46_n_18,
      PCOUT(29) => filter_mac_muladdmb6_U46_n_19,
      PCOUT(28) => filter_mac_muladdmb6_U46_n_20,
      PCOUT(27) => filter_mac_muladdmb6_U46_n_21,
      PCOUT(26) => filter_mac_muladdmb6_U46_n_22,
      PCOUT(25) => filter_mac_muladdmb6_U46_n_23,
      PCOUT(24) => filter_mac_muladdmb6_U46_n_24,
      PCOUT(23) => filter_mac_muladdmb6_U46_n_25,
      PCOUT(22) => filter_mac_muladdmb6_U46_n_26,
      PCOUT(21) => filter_mac_muladdmb6_U46_n_27,
      PCOUT(20) => filter_mac_muladdmb6_U46_n_28,
      PCOUT(19) => filter_mac_muladdmb6_U46_n_29,
      PCOUT(18) => filter_mac_muladdmb6_U46_n_30,
      PCOUT(17) => filter_mac_muladdmb6_U46_n_31,
      PCOUT(16) => filter_mac_muladdmb6_U46_n_32,
      PCOUT(15) => filter_mac_muladdmb6_U46_n_33,
      PCOUT(14) => filter_mac_muladdmb6_U46_n_34,
      PCOUT(13) => filter_mac_muladdmb6_U46_n_35,
      PCOUT(12) => filter_mac_muladdmb6_U46_n_36,
      PCOUT(11) => filter_mac_muladdmb6_U46_n_37,
      PCOUT(10) => filter_mac_muladdmb6_U46_n_38,
      PCOUT(9) => filter_mac_muladdmb6_U46_n_39,
      PCOUT(8) => filter_mac_muladdmb6_U46_n_40,
      PCOUT(7) => filter_mac_muladdmb6_U46_n_41,
      PCOUT(6) => filter_mac_muladdmb6_U46_n_42,
      PCOUT(5) => filter_mac_muladdmb6_U46_n_43,
      PCOUT(4) => filter_mac_muladdmb6_U46_n_44,
      PCOUT(3) => filter_mac_muladdmb6_U46_n_45,
      PCOUT(2) => filter_mac_muladdmb6_U46_n_46,
      PCOUT(1) => filter_mac_muladdmb6_U46_n_47,
      PCOUT(0) => filter_mac_muladdmb6_U46_n_48,
      Q(7 downto 0) => src_kernel_win_0_va_13_fu_222(7 downto 0),
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      p => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      p0(18) => \p_i_9__2_n_6\,
      p0(17) => \p_i_9__2_n_7\,
      p0(16) => \p_i_9__2_n_8\,
      p0(15) => \p_i_10__1_n_5\,
      p0(14) => \p_i_10__1_n_6\,
      p0(13) => \p_i_10__1_n_7\,
      p0(12) => \p_i_10__1_n_8\,
      p0(11) => \p_i_11__1_n_5\,
      p0(10) => \p_i_11__1_n_6\,
      p0(9) => \p_i_11__1_n_7\,
      p0(8) => \p_i_11__1_n_8\,
      p0(7) => \p_i_12__1_n_5\,
      p0(6) => \p_i_12__1_n_6\,
      p0(5) => \p_i_12__1_n_7\,
      p0(4) => \p_i_12__1_n_8\,
      p0(3) => \p_i_13__1_n_5\,
      p0(2) => \p_i_13__1_n_6\,
      p0(1) => \p_i_13__1_n_7\,
      p0(0) => \p_i_13__1_n_8\,
      p_0(7 downto 0) => src_kernel_win_0_va_14_fu_226(7 downto 0)
    );
filter_mac_muladdncg_U56: entity work.bd_0_hls_inst_0_filter_mac_muladdncg
     port map (
      D(21 downto 0) => add_ln703_12_fu_1689_p2(21 downto 0),
      O(0) => add_ln703_10_fu_1654_p2(20),
      P(19) => filter_mac_muladdncg_U56_n_1,
      P(18) => filter_mac_muladdncg_U56_n_2,
      P(17) => filter_mac_muladdncg_U56_n_3,
      P(16) => filter_mac_muladdncg_U56_n_4,
      P(15) => filter_mac_muladdncg_U56_n_5,
      P(14) => filter_mac_muladdncg_U56_n_6,
      P(13) => filter_mac_muladdncg_U56_n_7,
      P(12) => filter_mac_muladdncg_U56_n_8,
      P(11) => filter_mac_muladdncg_U56_n_9,
      P(10) => filter_mac_muladdncg_U56_n_10,
      P(9) => filter_mac_muladdncg_U56_n_11,
      P(8) => filter_mac_muladdncg_U56_n_12,
      P(7) => filter_mac_muladdncg_U56_n_13,
      P(6) => filter_mac_muladdncg_U56_n_14,
      P(5) => filter_mac_muladdncg_U56_n_15,
      P(4) => filter_mac_muladdncg_U56_n_16,
      P(3) => filter_mac_muladdncg_U56_n_17,
      P(2) => filter_mac_muladdncg_U56_n_18,
      P(1) => filter_mac_muladdncg_U56_n_19,
      P(0) => filter_mac_muladdncg_U56_n_20,
      PCOUT(47) => mul_ln1118_10_reg_2488_reg_n_107,
      PCOUT(46) => mul_ln1118_10_reg_2488_reg_n_108,
      PCOUT(45) => mul_ln1118_10_reg_2488_reg_n_109,
      PCOUT(44) => mul_ln1118_10_reg_2488_reg_n_110,
      PCOUT(43) => mul_ln1118_10_reg_2488_reg_n_111,
      PCOUT(42) => mul_ln1118_10_reg_2488_reg_n_112,
      PCOUT(41) => mul_ln1118_10_reg_2488_reg_n_113,
      PCOUT(40) => mul_ln1118_10_reg_2488_reg_n_114,
      PCOUT(39) => mul_ln1118_10_reg_2488_reg_n_115,
      PCOUT(38) => mul_ln1118_10_reg_2488_reg_n_116,
      PCOUT(37) => mul_ln1118_10_reg_2488_reg_n_117,
      PCOUT(36) => mul_ln1118_10_reg_2488_reg_n_118,
      PCOUT(35) => mul_ln1118_10_reg_2488_reg_n_119,
      PCOUT(34) => mul_ln1118_10_reg_2488_reg_n_120,
      PCOUT(33) => mul_ln1118_10_reg_2488_reg_n_121,
      PCOUT(32) => mul_ln1118_10_reg_2488_reg_n_122,
      PCOUT(31) => mul_ln1118_10_reg_2488_reg_n_123,
      PCOUT(30) => mul_ln1118_10_reg_2488_reg_n_124,
      PCOUT(29) => mul_ln1118_10_reg_2488_reg_n_125,
      PCOUT(28) => mul_ln1118_10_reg_2488_reg_n_126,
      PCOUT(27) => mul_ln1118_10_reg_2488_reg_n_127,
      PCOUT(26) => mul_ln1118_10_reg_2488_reg_n_128,
      PCOUT(25) => mul_ln1118_10_reg_2488_reg_n_129,
      PCOUT(24) => mul_ln1118_10_reg_2488_reg_n_130,
      PCOUT(23) => mul_ln1118_10_reg_2488_reg_n_131,
      PCOUT(22) => mul_ln1118_10_reg_2488_reg_n_132,
      PCOUT(21) => mul_ln1118_10_reg_2488_reg_n_133,
      PCOUT(20) => mul_ln1118_10_reg_2488_reg_n_134,
      PCOUT(19) => mul_ln1118_10_reg_2488_reg_n_135,
      PCOUT(18) => mul_ln1118_10_reg_2488_reg_n_136,
      PCOUT(17) => mul_ln1118_10_reg_2488_reg_n_137,
      PCOUT(16) => mul_ln1118_10_reg_2488_reg_n_138,
      PCOUT(15) => mul_ln1118_10_reg_2488_reg_n_139,
      PCOUT(14) => mul_ln1118_10_reg_2488_reg_n_140,
      PCOUT(13) => mul_ln1118_10_reg_2488_reg_n_141,
      PCOUT(12) => mul_ln1118_10_reg_2488_reg_n_142,
      PCOUT(11) => mul_ln1118_10_reg_2488_reg_n_143,
      PCOUT(10) => mul_ln1118_10_reg_2488_reg_n_144,
      PCOUT(9) => mul_ln1118_10_reg_2488_reg_n_145,
      PCOUT(8) => mul_ln1118_10_reg_2488_reg_n_146,
      PCOUT(7) => mul_ln1118_10_reg_2488_reg_n_147,
      PCOUT(6) => mul_ln1118_10_reg_2488_reg_n_148,
      PCOUT(5) => mul_ln1118_10_reg_2488_reg_n_149,
      PCOUT(4) => mul_ln1118_10_reg_2488_reg_n_150,
      PCOUT(3) => mul_ln1118_10_reg_2488_reg_n_151,
      PCOUT(2) => mul_ln1118_10_reg_2488_reg_n_152,
      PCOUT(1) => mul_ln1118_10_reg_2488_reg_n_153,
      PCOUT(0) => mul_ln1118_10_reg_2488_reg_n_154,
      Q(7) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7]\,
      Q(6) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6]\,
      Q(5) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5]\,
      Q(4) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4]\,
      Q(3) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3]\,
      Q(2) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2]\,
      Q(1) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1]\,
      Q(0) => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0]\,
      S(3) => \add_ln703_12_reg_2513[3]_i_2_n_1\,
      S(2) => \add_ln703_12_reg_2513[3]_i_3_n_1\,
      S(1) => \add_ln703_12_reg_2513[3]_i_4_n_1\,
      S(0) => \add_ln703_12_reg_2513[3]_i_5_n_1\,
      \add_ln703_12_reg_2513_reg[11]\(3) => \add_ln703_12_reg_2513[11]_i_2_n_1\,
      \add_ln703_12_reg_2513_reg[11]\(2) => \add_ln703_12_reg_2513[11]_i_3_n_1\,
      \add_ln703_12_reg_2513_reg[11]\(1) => \add_ln703_12_reg_2513[11]_i_4_n_1\,
      \add_ln703_12_reg_2513_reg[11]\(0) => \add_ln703_12_reg_2513[11]_i_5_n_1\,
      \add_ln703_12_reg_2513_reg[15]\(3) => \add_ln703_12_reg_2513[15]_i_2_n_1\,
      \add_ln703_12_reg_2513_reg[15]\(2) => \add_ln703_12_reg_2513[15]_i_3_n_1\,
      \add_ln703_12_reg_2513_reg[15]\(1) => \add_ln703_12_reg_2513[15]_i_4_n_1\,
      \add_ln703_12_reg_2513_reg[15]\(0) => \add_ln703_12_reg_2513[15]_i_5_n_1\,
      \add_ln703_12_reg_2513_reg[19]\(3) => \add_ln703_12_reg_2513[19]_i_2_n_1\,
      \add_ln703_12_reg_2513_reg[19]\(2) => \add_ln703_12_reg_2513[19]_i_3_n_1\,
      \add_ln703_12_reg_2513_reg[19]\(1) => \add_ln703_12_reg_2513[19]_i_4_n_1\,
      \add_ln703_12_reg_2513_reg[19]\(0) => \add_ln703_12_reg_2513[19]_i_5_n_1\,
      \add_ln703_12_reg_2513_reg[7]\(3) => \add_ln703_12_reg_2513[7]_i_2_n_1\,
      \add_ln703_12_reg_2513_reg[7]\(2) => \add_ln703_12_reg_2513[7]_i_3_n_1\,
      \add_ln703_12_reg_2513_reg[7]\(1) => \add_ln703_12_reg_2513[7]_i_4_n_1\,
      \add_ln703_12_reg_2513_reg[7]\(0) => \add_ln703_12_reg_2513[7]_i_5_n_1\,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdocq_U48: entity work.bd_0_hls_inst_0_filter_mac_muladdocq
     port map (
      P(17 downto 0) => grp_fu_1948_p3(17 downto 0),
      Q(7 downto 0) => src_kernel_win_0_va_10_fu_210(7 downto 0),
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \^p\(16) => grp_fu_1948_p2_n_90,
      \^p\(15) => grp_fu_1948_p2_n_91,
      \^p\(14) => grp_fu_1948_p2_n_92,
      \^p\(13) => grp_fu_1948_p2_n_93,
      \^p\(12) => grp_fu_1948_p2_n_94,
      \^p\(11) => grp_fu_1948_p2_n_95,
      \^p\(10) => grp_fu_1948_p2_n_96,
      \^p\(9) => grp_fu_1948_p2_n_97,
      \^p\(8) => grp_fu_1948_p2_n_98,
      \^p\(7) => grp_fu_1948_p2_n_99,
      \^p\(6) => grp_fu_1948_p2_n_100,
      \^p\(5) => grp_fu_1948_p2_n_101,
      \^p\(4) => grp_fu_1948_p2_n_102,
      \^p\(3) => grp_fu_1948_p2_n_103,
      \^p\(2) => grp_fu_1948_p2_n_104,
      \^p\(1) => grp_fu_1948_p2_n_105,
      \^p\(0) => grp_fu_1948_p2_n_106,
      p_0 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      p_1(7 downto 0) => src_kernel_win_0_va_11_fu_214(7 downto 0)
    );
filter_mac_muladdocq_U50: entity work.bd_0_hls_inst_0_filter_mac_muladdocq_23
     port map (
      D(7 downto 0) => src_kernel_win_0_va_22_fu_1384_p3(7 downto 0),
      P(16) => grp_fu_1962_p2_n_90,
      P(15) => grp_fu_1962_p2_n_91,
      P(14) => grp_fu_1962_p2_n_92,
      P(13) => grp_fu_1962_p2_n_93,
      P(12) => grp_fu_1962_p2_n_94,
      P(11) => grp_fu_1962_p2_n_95,
      P(10) => grp_fu_1962_p2_n_96,
      P(9) => grp_fu_1962_p2_n_97,
      P(8) => grp_fu_1962_p2_n_98,
      P(7) => grp_fu_1962_p2_n_99,
      P(6) => grp_fu_1962_p2_n_100,
      P(5) => grp_fu_1962_p2_n_101,
      P(4) => grp_fu_1962_p2_n_102,
      P(3) => grp_fu_1962_p2_n_103,
      P(2) => grp_fu_1962_p2_n_104,
      P(1) => grp_fu_1962_p2_n_105,
      P(0) => grp_fu_1962_p2_n_106,
      Q(7 downto 0) => right_border_buf_0_10_fu_290(7 downto 0),
      add_ln703_17_reg_25030 => add_ln703_17_reg_25030,
      and_ln512_reg_2383_pp0_iter3_reg => and_ln512_reg_2383_pp0_iter3_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      \^p\(17 downto 0) => grp_fu_1962_p3(17 downto 0),
      \right_border_buf_0_10_fu_290_reg[0]\ => filter_mac_muladdocq_U50_n_35,
      \right_border_buf_0_10_fu_290_reg[0]_0\(2 downto 0) => xor_ln493_reg_2392(2 downto 0),
      \right_border_buf_0_10_fu_290_reg[1]\ => filter_mac_muladdocq_U50_n_34,
      \right_border_buf_0_10_fu_290_reg[2]\ => filter_mac_muladdocq_U50_n_31,
      \right_border_buf_0_10_fu_290_reg[3]\ => filter_mac_muladdocq_U50_n_30,
      \right_border_buf_0_10_fu_290_reg[4]\ => filter_mac_muladdocq_U50_n_27,
      \right_border_buf_0_10_fu_290_reg[5]\ => filter_mac_muladdocq_U50_n_24,
      \right_border_buf_0_10_fu_290_reg[6]\ => filter_mac_muladdocq_U50_n_23,
      \right_border_buf_0_10_fu_290_reg[7]\ => filter_mac_muladdocq_U50_n_20,
      \right_border_buf_0_10_fu_290_reg[7]_0\(7 downto 0) => right_border_buf_0_11_fu_294(7 downto 0),
      \right_border_buf_0_10_fu_290_reg[7]_1\(7 downto 0) => right_border_buf_0_12_fu_298(7 downto 0),
      \right_border_buf_0_5_fu_270_reg[1]\ => filter_mac_muladdocq_U50_n_33,
      \right_border_buf_0_5_fu_270_reg[3]\ => filter_mac_muladdocq_U50_n_29,
      \right_border_buf_0_5_fu_270_reg[4]\ => filter_mac_muladdocq_U50_n_26,
      \right_border_buf_0_5_fu_270_reg[6]\ => filter_mac_muladdocq_U50_n_22,
      \right_border_buf_0_5_fu_270_reg[6]_0\(3) => right_border_buf_0_5_fu_270(6),
      \right_border_buf_0_5_fu_270_reg[6]_0\(2 downto 1) => right_border_buf_0_5_fu_270(4 downto 3),
      \right_border_buf_0_5_fu_270_reg[6]_0\(0) => right_border_buf_0_5_fu_270(1),
      \right_border_buf_0_5_fu_270_reg[6]_1\(3) => right_border_buf_0_6_fu_274(6),
      \right_border_buf_0_5_fu_270_reg[6]_1\(2 downto 1) => right_border_buf_0_6_fu_274(4 downto 3),
      \right_border_buf_0_5_fu_270_reg[6]_1\(0) => right_border_buf_0_6_fu_274(1),
      \right_border_buf_0_5_fu_270_reg[6]_2\(3) => right_border_buf_0_7_fu_278(6),
      \right_border_buf_0_5_fu_270_reg[6]_2\(2 downto 1) => right_border_buf_0_7_fu_278(4 downto 3),
      \right_border_buf_0_5_fu_270_reg[6]_2\(0) => right_border_buf_0_7_fu_278(1),
      \right_border_buf_0_s_fu_250_reg[1]\ => filter_mac_muladdocq_U50_n_32,
      \right_border_buf_0_s_fu_250_reg[3]\ => filter_mac_muladdocq_U50_n_28,
      \right_border_buf_0_s_fu_250_reg[4]\ => filter_mac_muladdocq_U50_n_25,
      \right_border_buf_0_s_fu_250_reg[6]\ => filter_mac_muladdocq_U50_n_21,
      \right_border_buf_0_s_fu_250_reg[6]_0\(3) => right_border_buf_0_s_fu_250(6),
      \right_border_buf_0_s_fu_250_reg[6]_0\(2 downto 1) => right_border_buf_0_s_fu_250(4 downto 3),
      \right_border_buf_0_s_fu_250_reg[6]_0\(0) => right_border_buf_0_s_fu_250(1),
      \right_border_buf_0_s_fu_250_reg[6]_1\(3) => right_border_buf_0_1_fu_254(6),
      \right_border_buf_0_s_fu_250_reg[6]_1\(2 downto 1) => right_border_buf_0_1_fu_254(4 downto 3),
      \right_border_buf_0_s_fu_250_reg[6]_1\(0) => right_border_buf_0_1_fu_254(1),
      \right_border_buf_0_s_fu_250_reg[6]_2\(3) => right_border_buf_0_2_fu_258(6),
      \right_border_buf_0_s_fu_250_reg[6]_2\(2 downto 1) => right_border_buf_0_2_fu_258(4 downto 3),
      \right_border_buf_0_s_fu_250_reg[6]_2\(0) => right_border_buf_0_2_fu_258(1)
    );
filter_mac_muladdtde_U54: entity work.bd_0_hls_inst_0_filter_mac_muladdtde
     port map (
      P(18) => filter_mac_muladdtde_U54_n_1,
      P(17) => filter_mac_muladdtde_U54_n_2,
      P(16) => filter_mac_muladdtde_U54_n_3,
      P(15) => filter_mac_muladdtde_U54_n_4,
      P(14) => filter_mac_muladdtde_U54_n_5,
      P(13) => filter_mac_muladdtde_U54_n_6,
      P(12) => filter_mac_muladdtde_U54_n_7,
      P(11) => filter_mac_muladdtde_U54_n_8,
      P(10) => filter_mac_muladdtde_U54_n_9,
      P(9) => filter_mac_muladdtde_U54_n_10,
      P(8) => filter_mac_muladdtde_U54_n_11,
      P(7) => filter_mac_muladdtde_U54_n_12,
      P(6) => filter_mac_muladdtde_U54_n_13,
      P(5) => filter_mac_muladdtde_U54_n_14,
      P(4) => filter_mac_muladdtde_U54_n_15,
      P(3) => filter_mac_muladdtde_U54_n_16,
      P(2) => filter_mac_muladdtde_U54_n_17,
      P(1) => filter_mac_muladdtde_U54_n_18,
      P(0) => filter_mac_muladdtde_U54_n_19,
      Q(7) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7]\,
      Q(6) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6]\,
      Q(5) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5]\,
      Q(4) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4]\,
      Q(3) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3]\,
      Q(2) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2]\,
      Q(1) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1]\,
      Q(0) => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0]\,
      S(3) => \add_ln703_12_reg_2513[3]_i_7_n_1\,
      S(2) => \add_ln703_12_reg_2513[3]_i_8_n_1\,
      S(1) => \add_ln703_12_reg_2513[3]_i_9_n_1\,
      S(0) => \add_ln703_12_reg_2513[3]_i_10_n_1\,
      add_ln703_10_fu_1654_p2(20 downto 0) => add_ln703_10_fu_1654_p2(20 downto 0),
      \add_ln703_12_reg_2513[11]_i_5\(3) => \add_ln703_12_reg_2513[11]_i_7_n_1\,
      \add_ln703_12_reg_2513[11]_i_5\(2) => \add_ln703_12_reg_2513[11]_i_8_n_1\,
      \add_ln703_12_reg_2513[11]_i_5\(1) => \add_ln703_12_reg_2513[11]_i_9_n_1\,
      \add_ln703_12_reg_2513[11]_i_5\(0) => \add_ln703_12_reg_2513[11]_i_10_n_1\,
      \add_ln703_12_reg_2513[15]_i_5\(3) => \add_ln703_12_reg_2513[15]_i_7_n_1\,
      \add_ln703_12_reg_2513[15]_i_5\(2) => \add_ln703_12_reg_2513[15]_i_8_n_1\,
      \add_ln703_12_reg_2513[15]_i_5\(1) => \add_ln703_12_reg_2513[15]_i_9_n_1\,
      \add_ln703_12_reg_2513[15]_i_5\(0) => \add_ln703_12_reg_2513[15]_i_10_n_1\,
      \add_ln703_12_reg_2513[19]_i_5\(3) => filter_mac_muladdudo_U55_n_2,
      \add_ln703_12_reg_2513[19]_i_5\(2) => \add_ln703_12_reg_2513[21]_i_5_n_1\,
      \add_ln703_12_reg_2513[19]_i_5\(1) => \add_ln703_12_reg_2513[21]_i_6_n_1\,
      \add_ln703_12_reg_2513[19]_i_5\(0) => \add_ln703_12_reg_2513[21]_i_7_n_1\,
      \add_ln703_12_reg_2513[7]_i_5\(3) => \add_ln703_12_reg_2513[7]_i_7_n_1\,
      \add_ln703_12_reg_2513[7]_i_5\(2) => \add_ln703_12_reg_2513[7]_i_8_n_1\,
      \add_ln703_12_reg_2513[7]_i_5\(1) => \add_ln703_12_reg_2513[7]_i_9_n_1\,
      \add_ln703_12_reg_2513[7]_i_5\(0) => \add_ln703_12_reg_2513[7]_i_10_n_1\,
      \add_ln703_12_reg_2513_reg[21]\(0) => filter_mac_muladdudo_U55_n_1,
      add_ln703_17_reg_25030 => add_ln703_17_reg_25030,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      \^p\(17 downto 0) => grp_fu_1948_p3(17 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdudo_U55: entity work.bd_0_hls_inst_0_filter_mac_muladdudo
     port map (
      P(20) => filter_mac_muladdudo_U55_n_1,
      P(19) => filter_mac_muladdudo_U55_n_2,
      P(18) => filter_mac_muladdudo_U55_n_3,
      P(17) => filter_mac_muladdudo_U55_n_4,
      P(16) => filter_mac_muladdudo_U55_n_5,
      P(15) => filter_mac_muladdudo_U55_n_6,
      P(14) => filter_mac_muladdudo_U55_n_7,
      P(13) => filter_mac_muladdudo_U55_n_8,
      P(12) => filter_mac_muladdudo_U55_n_9,
      P(11) => filter_mac_muladdudo_U55_n_10,
      P(10) => filter_mac_muladdudo_U55_n_11,
      P(9) => filter_mac_muladdudo_U55_n_12,
      P(8) => filter_mac_muladdudo_U55_n_13,
      P(7) => filter_mac_muladdudo_U55_n_14,
      P(6) => filter_mac_muladdudo_U55_n_15,
      P(5) => filter_mac_muladdudo_U55_n_16,
      P(4) => filter_mac_muladdudo_U55_n_17,
      P(3) => filter_mac_muladdudo_U55_n_18,
      P(2) => filter_mac_muladdudo_U55_n_19,
      P(1) => filter_mac_muladdudo_U55_n_20,
      P(0) => filter_mac_muladdudo_U55_n_21,
      Q(7 downto 0) => src_kernel_win_0_va_8_fu_202(7 downto 0),
      ap_clk => ap_clk,
      \^p\(19) => add_ln703_6_reg_2478_reg_n_87,
      \^p\(18) => add_ln703_6_reg_2478_reg_n_88,
      \^p\(17) => add_ln703_6_reg_2478_reg_n_89,
      \^p\(16) => add_ln703_6_reg_2478_reg_n_90,
      \^p\(15) => add_ln703_6_reg_2478_reg_n_91,
      \^p\(14) => add_ln703_6_reg_2478_reg_n_92,
      \^p\(13) => add_ln703_6_reg_2478_reg_n_93,
      \^p\(12) => add_ln703_6_reg_2478_reg_n_94,
      \^p\(11) => add_ln703_6_reg_2478_reg_n_95,
      \^p\(10) => add_ln703_6_reg_2478_reg_n_96,
      \^p\(9) => add_ln703_6_reg_2478_reg_n_97,
      \^p\(8) => add_ln703_6_reg_2478_reg_n_98,
      \^p\(7) => add_ln703_6_reg_2478_reg_n_99,
      \^p\(6) => add_ln703_6_reg_2478_reg_n_100,
      \^p\(5) => add_ln703_6_reg_2478_reg_n_101,
      \^p\(4) => add_ln703_6_reg_2478_reg_n_102,
      \^p\(3) => add_ln703_6_reg_2478_reg_n_103,
      \^p\(2) => add_ln703_6_reg_2478_reg_n_104,
      \^p\(1) => add_ln703_6_reg_2478_reg_n_105,
      \^p\(0) => add_ln703_6_reg_2478_reg_n_106,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdvdy_U57: entity work.bd_0_hls_inst_0_filter_mac_muladdvdy
     port map (
      P(19) => filter_mac_muladdvdy_U57_n_1,
      P(18) => filter_mac_muladdvdy_U57_n_2,
      P(17) => filter_mac_muladdvdy_U57_n_3,
      P(16) => filter_mac_muladdvdy_U57_n_4,
      P(15) => filter_mac_muladdvdy_U57_n_5,
      P(14) => filter_mac_muladdvdy_U57_n_6,
      P(13) => filter_mac_muladdvdy_U57_n_7,
      P(12) => filter_mac_muladdvdy_U57_n_8,
      P(11) => filter_mac_muladdvdy_U57_n_9,
      P(10) => filter_mac_muladdvdy_U57_n_10,
      P(9) => filter_mac_muladdvdy_U57_n_11,
      P(8) => filter_mac_muladdvdy_U57_n_12,
      P(7) => filter_mac_muladdvdy_U57_n_13,
      P(6) => filter_mac_muladdvdy_U57_n_14,
      P(5) => filter_mac_muladdvdy_U57_n_15,
      P(4) => filter_mac_muladdvdy_U57_n_16,
      P(3) => filter_mac_muladdvdy_U57_n_17,
      P(2) => filter_mac_muladdvdy_U57_n_18,
      P(1) => filter_mac_muladdvdy_U57_n_19,
      P(0) => filter_mac_muladdvdy_U57_n_20,
      Q(7 downto 0) => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      \^p\(18) => mul_ln1118_14_reg_2498_reg_n_88,
      \^p\(17) => mul_ln1118_14_reg_2498_reg_n_89,
      \^p\(16) => mul_ln1118_14_reg_2498_reg_n_90,
      \^p\(15) => mul_ln1118_14_reg_2498_reg_n_91,
      \^p\(14) => mul_ln1118_14_reg_2498_reg_n_92,
      \^p\(13) => mul_ln1118_14_reg_2498_reg_n_93,
      \^p\(12) => mul_ln1118_14_reg_2498_reg_n_94,
      \^p\(11) => mul_ln1118_14_reg_2498_reg_n_95,
      \^p\(10) => mul_ln1118_14_reg_2498_reg_n_96,
      \^p\(9) => mul_ln1118_14_reg_2498_reg_n_97,
      \^p\(8) => mul_ln1118_14_reg_2498_reg_n_98,
      \^p\(7) => mul_ln1118_14_reg_2498_reg_n_99,
      \^p\(6) => mul_ln1118_14_reg_2498_reg_n_100,
      \^p\(5) => mul_ln1118_14_reg_2498_reg_n_101,
      \^p\(4) => mul_ln1118_14_reg_2498_reg_n_102,
      \^p\(3) => mul_ln1118_14_reg_2498_reg_n_103,
      \^p\(2) => mul_ln1118_14_reg_2498_reg_n_104,
      \^p\(1) => mul_ln1118_14_reg_2498_reg_n_105,
      \^p\(0) => mul_ln1118_14_reg_2498_reg_n_106,
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
filter_mac_muladdwdI_U59: entity work.bd_0_hls_inst_0_filter_mac_muladdwdI
     port map (
      P(17 downto 0) => mul_ln1118_13_reg_2493(17 downto 0),
      Q(7 downto 0) => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      dout(18 downto 0) => grp_fu_2033_p3(18 downto 0),
      src_kernel_win_0_va_10_fu_2100 => src_kernel_win_0_va_10_fu_2100
    );
grp_Filter2D_fu_40_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => start_for_GaussianBlur_U0_empty_n,
      I1 => Q(0),
      I2 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I3 => ap_CS_fsm_state2,
      I4 => grp_Filter2D_fu_40_ap_start_reg_reg,
      O => internal_empty_n_reg_0
    );
grp_fu_1899_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => grp_fu_1899_p2_i_1_n_1,
      A(6) => grp_fu_1899_p2_i_2_n_1,
      A(5) => grp_fu_1899_p2_i_3_n_1,
      A(4) => grp_fu_1899_p2_i_4_n_1,
      A(3) => grp_fu_1899_p2_i_5_n_1,
      A(2) => grp_fu_1899_p2_i_6_n_1,
      A(1) => grp_fu_1899_p2_i_7_n_1,
      A(0) => grp_fu_1899_p2_i_8_n_1,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_grp_fu_1899_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_grp_fu_1899_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_grp_fu_1899_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_grp_fu_1899_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_grp_fu_1899_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_grp_fu_1899_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_grp_fu_1899_p2_P_UNCONNECTED(47 downto 17),
      P(16) => grp_fu_1899_p2_n_90,
      P(15) => grp_fu_1899_p2_n_91,
      P(14) => grp_fu_1899_p2_n_92,
      P(13) => grp_fu_1899_p2_n_93,
      P(12) => grp_fu_1899_p2_n_94,
      P(11) => grp_fu_1899_p2_n_95,
      P(10) => grp_fu_1899_p2_n_96,
      P(9) => grp_fu_1899_p2_n_97,
      P(8) => grp_fu_1899_p2_n_98,
      P(7) => grp_fu_1899_p2_n_99,
      P(6) => grp_fu_1899_p2_n_100,
      P(5) => grp_fu_1899_p2_n_101,
      P(4) => grp_fu_1899_p2_n_102,
      P(3) => grp_fu_1899_p2_n_103,
      P(2) => grp_fu_1899_p2_n_104,
      P(1) => grp_fu_1899_p2_n_105,
      P(0) => grp_fu_1899_p2_n_106,
      PATTERNBDETECT => NLW_grp_fu_1899_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_grp_fu_1899_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_grp_fu_1899_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_grp_fu_1899_p2_UNDERFLOW_UNCONNECTED
    );
grp_fu_1899_p2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[7]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(7),
      O => grp_fu_1899_p2_i_1_n_1
    );
grp_fu_1899_p2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[6]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(6),
      O => grp_fu_1899_p2_i_2_n_1
    );
grp_fu_1899_p2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[5]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(5),
      O => grp_fu_1899_p2_i_3_n_1
    );
grp_fu_1899_p2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[4]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(4),
      O => grp_fu_1899_p2_i_4_n_1
    );
grp_fu_1899_p2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[3]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(3),
      O => grp_fu_1899_p2_i_5_n_1
    );
grp_fu_1899_p2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[2]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(2),
      O => grp_fu_1899_p2_i_6_n_1
    );
grp_fu_1899_p2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[1]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(1),
      O => grp_fu_1899_p2_i_7_n_1
    );
grp_fu_1899_p2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_17_fu_238_reg_n_1_[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln444_reg_2351_pp0_iter2_reg,
      I3 => src_kernel_win_0_va_18_fu_242(0),
      O => grp_fu_1899_p2_i_8_n_1
    );
grp_fu_1924_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => grp_fu_1924_p2_i_1_n_1,
      A(6) => grp_fu_1924_p2_i_2_n_1,
      A(5) => grp_fu_1924_p2_i_3_n_1,
      A(4) => grp_fu_1924_p2_i_4_n_1,
      A(3) => grp_fu_1924_p2_i_5_n_1,
      A(2) => grp_fu_1924_p2_i_6_n_1,
      A(1) => grp_fu_1924_p2_i_7_n_1,
      A(0) => grp_fu_1924_p2_i_8_n_1,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_grp_fu_1924_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_grp_fu_1924_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_grp_fu_1924_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_grp_fu_1924_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_grp_fu_1924_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_grp_fu_1924_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_grp_fu_1924_p2_P_UNCONNECTED(47 downto 17),
      P(16) => grp_fu_1924_p2_n_90,
      P(15) => grp_fu_1924_p2_n_91,
      P(14) => grp_fu_1924_p2_n_92,
      P(13) => grp_fu_1924_p2_n_93,
      P(12) => grp_fu_1924_p2_n_94,
      P(11) => grp_fu_1924_p2_n_95,
      P(10) => grp_fu_1924_p2_n_96,
      P(9) => grp_fu_1924_p2_n_97,
      P(8) => grp_fu_1924_p2_n_98,
      P(7) => grp_fu_1924_p2_n_99,
      P(6) => grp_fu_1924_p2_n_100,
      P(5) => grp_fu_1924_p2_n_101,
      P(4) => grp_fu_1924_p2_n_102,
      P(3) => grp_fu_1924_p2_n_103,
      P(2) => grp_fu_1924_p2_n_104,
      P(1) => grp_fu_1924_p2_n_105,
      P(0) => grp_fu_1924_p2_n_106,
      PATTERNBDETECT => NLW_grp_fu_1924_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_grp_fu_1924_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_grp_fu_1924_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_grp_fu_1924_p2_UNDERFLOW_UNCONNECTED
    );
grp_fu_1924_p2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(7),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(7),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(7),
      O => grp_fu_1924_p2_i_1_n_1
    );
grp_fu_1924_p2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(6),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(6),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(6),
      O => grp_fu_1924_p2_i_2_n_1
    );
grp_fu_1924_p2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(5),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(5),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(5),
      O => grp_fu_1924_p2_i_3_n_1
    );
grp_fu_1924_p2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(4),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(4),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(4),
      O => grp_fu_1924_p2_i_4_n_1
    );
grp_fu_1924_p2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(3),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(3),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(3),
      O => grp_fu_1924_p2_i_5_n_1
    );
grp_fu_1924_p2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(2),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(2),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(2),
      O => grp_fu_1924_p2_i_6_n_1
    );
grp_fu_1924_p2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(1),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(1),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(1),
      O => grp_fu_1924_p2_i_7_n_1
    );
grp_fu_1924_p2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_230(0),
      I1 => icmp_ln444_reg_2351_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => src_kernel_win_0_va_13_fu_222(0),
      I4 => grp_fu_1924_p2_i_9_n_1,
      I5 => src_kernel_win_0_va_14_fu_226(0),
      O => grp_fu_1924_p2_i_8_n_1
    );
grp_fu_1924_p2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      O => grp_fu_1924_p2_i_9_n_1
    );
grp_fu_1948_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => k_buf_0_val_9_U_n_23,
      A(6) => k_buf_0_val_8_U_n_42,
      A(5) => k_buf_0_val_8_U_n_43,
      A(4) => k_buf_0_val_8_U_n_44,
      A(3) => k_buf_0_val_8_U_n_45,
      A(2) => k_buf_0_val_8_U_n_46,
      A(1) => k_buf_0_val_8_U_n_47,
      A(0) => k_buf_0_val_9_U_n_24,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_grp_fu_1948_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_grp_fu_1948_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_grp_fu_1948_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_grp_fu_1948_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone0_in,
      CEA2 => ap_block_pp0_stage0_subdone0_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_grp_fu_1948_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_grp_fu_1948_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_grp_fu_1948_p2_P_UNCONNECTED(47 downto 17),
      P(16) => grp_fu_1948_p2_n_90,
      P(15) => grp_fu_1948_p2_n_91,
      P(14) => grp_fu_1948_p2_n_92,
      P(13) => grp_fu_1948_p2_n_93,
      P(12) => grp_fu_1948_p2_n_94,
      P(11) => grp_fu_1948_p2_n_95,
      P(10) => grp_fu_1948_p2_n_96,
      P(9) => grp_fu_1948_p2_n_97,
      P(8) => grp_fu_1948_p2_n_98,
      P(7) => grp_fu_1948_p2_n_99,
      P(6) => grp_fu_1948_p2_n_100,
      P(5) => grp_fu_1948_p2_n_101,
      P(4) => grp_fu_1948_p2_n_102,
      P(3) => grp_fu_1948_p2_n_103,
      P(2) => grp_fu_1948_p2_n_104,
      P(1) => grp_fu_1948_p2_n_105,
      P(0) => grp_fu_1948_p2_n_106,
      PATTERNBDETECT => NLW_grp_fu_1948_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_grp_fu_1948_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_grp_fu_1948_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_grp_fu_1948_p2_UNDERFLOW_UNCONNECTED
    );
grp_fu_1962_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => grp_fu_1962_p2_i_1_n_1,
      A(6) => grp_fu_1962_p2_i_2_n_1,
      A(5) => grp_fu_1962_p2_i_3_n_1,
      A(4) => grp_fu_1962_p2_i_4_n_1,
      A(3) => grp_fu_1962_p2_i_5_n_1,
      A(2) => grp_fu_1962_p2_i_6_n_1,
      A(1) => grp_fu_1962_p2_i_7_n_1,
      A(0) => grp_fu_1962_p2_i_8_n_1,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_grp_fu_1962_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_grp_fu_1962_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_grp_fu_1962_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_grp_fu_1962_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_grp_fu_1962_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_grp_fu_1962_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_grp_fu_1962_p2_P_UNCONNECTED(47 downto 17),
      P(16) => grp_fu_1962_p2_n_90,
      P(15) => grp_fu_1962_p2_n_91,
      P(14) => grp_fu_1962_p2_n_92,
      P(13) => grp_fu_1962_p2_n_93,
      P(12) => grp_fu_1962_p2_n_94,
      P(11) => grp_fu_1962_p2_n_95,
      P(10) => grp_fu_1962_p2_n_96,
      P(9) => grp_fu_1962_p2_n_97,
      P(8) => grp_fu_1962_p2_n_98,
      P(7) => grp_fu_1962_p2_n_99,
      P(6) => grp_fu_1962_p2_n_100,
      P(5) => grp_fu_1962_p2_n_101,
      P(4) => grp_fu_1962_p2_n_102,
      P(3) => grp_fu_1962_p2_n_103,
      P(2) => grp_fu_1962_p2_n_104,
      P(1) => grp_fu_1962_p2_n_105,
      P(0) => grp_fu_1962_p2_n_106,
      PATTERNBDETECT => NLW_grp_fu_1962_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_grp_fu_1962_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_grp_fu_1962_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_grp_fu_1962_p2_UNDERFLOW_UNCONNECTED
    );
grp_fu_1962_p2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[7]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(7),
      O => grp_fu_1962_p2_i_1_n_1
    );
grp_fu_1962_p2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[6]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(6),
      O => grp_fu_1962_p2_i_2_n_1
    );
grp_fu_1962_p2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[5]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(5),
      O => grp_fu_1962_p2_i_3_n_1
    );
grp_fu_1962_p2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[4]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(4),
      O => grp_fu_1962_p2_i_4_n_1
    );
grp_fu_1962_p2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[3]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(3),
      O => grp_fu_1962_p2_i_5_n_1
    );
grp_fu_1962_p2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[2]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(2),
      O => grp_fu_1962_p2_i_6_n_1
    );
grp_fu_1962_p2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[1]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(1),
      O => grp_fu_1962_p2_i_7_n_1
    );
grp_fu_1962_p2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_174_reg_n_1_[0]\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_2_fu_178(0),
      O => grp_fu_1962_p2_i_8_n_1
    );
\i_V_reg_2286[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[0]\,
      O => i_V_fu_466_p2(0)
    );
\i_V_reg_2286[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[0]\,
      I1 => \t_V_reg_434_reg_n_1_[1]\,
      O => i_V_fu_466_p2(1)
    );
\i_V_reg_2286[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      O => i_V_fu_466_p2(2)
    );
\i_V_reg_2286[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[3]\,
      I1 => \t_V_reg_434_reg_n_1_[2]\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      O => i_V_fu_466_p2(3)
    );
\i_V_reg_2286[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[4]\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      I4 => \t_V_reg_434_reg_n_1_[3]\,
      O => i_V_fu_466_p2(4)
    );
\i_V_reg_2286[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[5]\,
      I1 => \t_V_reg_434_reg_n_1_[3]\,
      I2 => \t_V_reg_434_reg_n_1_[2]\,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      I4 => \t_V_reg_434_reg_n_1_[0]\,
      I5 => \t_V_reg_434_reg_n_1_[4]\,
      O => i_V_fu_466_p2(5)
    );
\i_V_reg_2286[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[6]\,
      I1 => \t_V_reg_434_reg_n_1_[4]\,
      I2 => \i_V_reg_2286[6]_i_2_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      I4 => \t_V_reg_434_reg_n_1_[3]\,
      I5 => \t_V_reg_434_reg_n_1_[5]\,
      O => i_V_fu_466_p2(6)
    );
\i_V_reg_2286[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[1]\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      O => \i_V_reg_2286[6]_i_2_n_1\
    );
\i_V_reg_2286[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[7]\,
      I1 => \i_V_reg_2286[8]_i_2_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[6]\,
      O => i_V_fu_466_p2(7)
    );
\i_V_reg_2286[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[8]\,
      I1 => \t_V_reg_434_reg_n_1_[6]\,
      I2 => \i_V_reg_2286[8]_i_2_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[7]\,
      O => i_V_fu_466_p2(8)
    );
\i_V_reg_2286[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[5]\,
      I1 => \t_V_reg_434_reg_n_1_[3]\,
      I2 => \t_V_reg_434_reg_n_1_[2]\,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      I4 => \t_V_reg_434_reg_n_1_[0]\,
      I5 => \t_V_reg_434_reg_n_1_[4]\,
      O => \i_V_reg_2286[8]_i_2_n_1\
    );
\i_V_reg_2286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(0),
      Q => i_V_reg_2286(0),
      R => '0'
    );
\i_V_reg_2286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(1),
      Q => i_V_reg_2286(1),
      R => '0'
    );
\i_V_reg_2286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(2),
      Q => i_V_reg_2286(2),
      R => '0'
    );
\i_V_reg_2286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(3),
      Q => i_V_reg_2286(3),
      R => '0'
    );
\i_V_reg_2286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(4),
      Q => i_V_reg_2286(4),
      R => '0'
    );
\i_V_reg_2286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(5),
      Q => i_V_reg_2286(5),
      R => '0'
    );
\i_V_reg_2286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(6),
      Q => i_V_reg_2286(6),
      R => '0'
    );
\i_V_reg_2286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(7),
      Q => i_V_reg_2286(7),
      R => '0'
    );
\i_V_reg_2286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_466_p2(8),
      Q => i_V_reg_2286(8),
      R => '0'
    );
\icmp_ln444_reg_2351[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => and_ln118_reg_2360_pp0_iter1_reg0
    );
\icmp_ln444_reg_2351[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \icmp_ln444_reg_2351[0]_i_3_n_1\,
      I1 => \icmp_ln444_reg_2351[0]_i_4_n_1\,
      I2 => sel0(7),
      I3 => \t_V_3_reg_445_reg_n_1_[0]\,
      I4 => sel0(5),
      O => icmp_ln444_fu_910_p2
    );
\icmp_ln444_reg_2351[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      O => \icmp_ln444_reg_2351[0]_i_3_n_1\
    );
\icmp_ln444_reg_2351[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => sel0(0),
      I1 => \t_V_3_reg_445_reg_n_1_[1]\,
      I2 => sel0(6),
      I3 => sel0(4),
      O => \icmp_ln444_reg_2351[0]_i_4_n_1\
    );
\icmp_ln444_reg_2351_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_2360_pp0_iter1_reg0,
      D => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      Q => icmp_ln444_reg_2351_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln444_reg_2351_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => icmp_ln444_reg_2351_pp0_iter1_reg,
      Q => icmp_ln444_reg_2351_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln444_reg_2351_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => icmp_ln444_reg_2351_pp0_iter2_reg,
      Q => icmp_ln444_reg_2351_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => icmp_ln444_reg_2351_pp0_iter3_reg,
      Q => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln444_reg_2351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_2360_pp0_iter1_reg0,
      D => icmp_ln444_fu_910_p2,
      Q => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln879_1_reg_2309[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001100F0F0F0F0"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \icmp_ln879_1_reg_2309_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      I4 => \t_V_reg_434_reg_n_1_[1]\,
      I5 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      O => \icmp_ln879_1_reg_2309[0]_i_1_n_1\
    );
\icmp_ln879_1_reg_2309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_1_reg_2309[0]_i_1_n_1\,
      Q => \icmp_ln879_1_reg_2309_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln879_2_reg_2313[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011F0F0F0F0"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \icmp_ln879_2_reg_2313_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      I4 => \t_V_reg_434_reg_n_1_[1]\,
      I5 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      O => \icmp_ln879_2_reg_2313[0]_i_1_n_1\
    );
\icmp_ln879_2_reg_2313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_2_reg_2313[0]_i_1_n_1\,
      Q => \icmp_ln879_2_reg_2313_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln879_reg_2305[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110000F0F0F0F0"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \icmp_ln879_reg_2305_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      I4 => \t_V_reg_434_reg_n_1_[1]\,
      I5 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      O => \icmp_ln879_reg_2305[0]_i_1_n_1\
    );
\icmp_ln879_reg_2305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_reg_2305[0]_i_1_n_1\,
      Q => \icmp_ln879_reg_2305_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln887_reg_2291[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[6]\,
      I1 => \t_V_reg_434_reg_n_1_[8]\,
      I2 => \t_V_reg_434_reg_n_1_[5]\,
      I3 => \t_V_reg_434_reg_n_1_[7]\,
      O => icmp_ln887_fu_472_p2
    );
\icmp_ln887_reg_2291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => icmp_ln887_fu_472_p2,
      Q => icmp_ln887_reg_2291,
      R => '0'
    );
\icmp_ln899_1_reg_2317[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => xor_ln457_fu_478_p2,
      I1 => \t_V_reg_434_reg_n_1_[1]\,
      I2 => \t_V_reg_434_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      I4 => \t_V_reg_434_reg_n_1_[4]\,
      I5 => \t_V_reg_434_reg_n_1_[3]\,
      O => \icmp_ln899_1_reg_2317[0]_i_1_n_1\
    );
\icmp_ln899_1_reg_2317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => \icmp_ln899_1_reg_2317[0]_i_1_n_1\,
      Q => icmp_ln899_1_reg_2317,
      R => '0'
    );
\icmp_ln899_reg_2300[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => xor_ln457_fu_478_p2,
      I2 => \i_V_reg_2286[6]_i_2_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      I4 => \t_V_reg_434_reg_n_1_[4]\,
      I5 => \t_V_reg_434_reg_n_1_[3]\,
      O => \icmp_ln899_reg_2300[0]_i_1_n_1\
    );
\icmp_ln899_reg_2300[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I1 => \t_V_reg_434_reg_n_1_[1]\,
      I2 => \t_V_reg_434_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[2]\,
      O => icmp_ln899_fu_484_p2
    );
\icmp_ln899_reg_2300[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[6]\,
      I1 => \t_V_reg_434_reg_n_1_[5]\,
      I2 => \t_V_reg_434_reg_n_1_[8]\,
      I3 => \t_V_reg_434_reg_n_1_[7]\,
      I4 => \t_V_reg_434_reg_n_1_[3]\,
      I5 => \t_V_reg_434_reg_n_1_[4]\,
      O => \icmp_ln899_reg_2300[0]_i_3_n_1\
    );
\icmp_ln899_reg_2300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => icmp_ln899_fu_484_p2,
      Q => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      R => '0'
    );
k_buf_0_val_5_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg
     port map (
      ADDRARDADDR(9 downto 3) => x_reg_2364(9 downto 3),
      ADDRARDADDR(2 downto 0) => trunc_ln458_reg_2369(2 downto 0),
      D(7 downto 0) => din0(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      E(0) => we111_out,
      Q(0) => ap_CS_fsm_pp0_stage0,
      WEA(0) => we015_out,
      WEBWE(0) => ce113_out,
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ce0 => ce0,
      din1(0) => din1(2),
      icmp_ln887_reg_2291 => icmp_ln887_reg_2291,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(3) => src_kernel_win_0_va_20_fu_1340_p3(7),
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(2) => src_kernel_win_0_va_20_fu_1340_p3(3),
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(1 downto 0) => src_kernel_win_0_va_20_fu_1340_p3(1 downto 0),
      ram_reg => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      ram_reg_0 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      \right_border_buf_0_s_fu_250_reg[2]\ => filter_mac_muladdlbW_U44_n_24,
      \right_border_buf_0_s_fu_250_reg[4]\ => filter_mac_muladdocq_U50_n_25,
      \right_border_buf_0_s_fu_250_reg[5]\ => filter_mac_muladdlbW_U44_n_22,
      \right_border_buf_0_s_fu_250_reg[6]\ => filter_mac_muladdocq_U50_n_21,
      \src_kernel_win_0_va_20_reg_2433_reg[0]\ => filter_mac_muladdlbW_U44_n_26,
      \src_kernel_win_0_va_20_reg_2433_reg[0]_0\ => k_buf_0_val_9_U_n_53,
      \src_kernel_win_0_va_20_reg_2433_reg[1]\ => filter_mac_muladdocq_U50_n_32,
      \src_kernel_win_0_va_20_reg_2433_reg[1]_0\ => k_buf_0_val_9_U_n_52,
      \src_kernel_win_0_va_20_reg_2433_reg[3]\ => filter_mac_muladdocq_U50_n_28,
      \src_kernel_win_0_va_20_reg_2433_reg[3]_0\ => k_buf_0_val_9_U_n_51,
      \src_kernel_win_0_va_20_reg_2433_reg[7]\ => filter_mac_muladdlbW_U44_n_20,
      \src_kernel_win_0_va_20_reg_2433_reg[7]_0\ => k_buf_0_val_9_U_n_33,
      xor_ln493_3_reg_2336(0) => xor_ln493_3_reg_2336(0),
      \xor_ln493_3_reg_2336_reg[0]\ => k_buf_0_val_5_U_n_19
    );
k_buf_0_val_6_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_24
     port map (
      ADDRARDADDR(9 downto 3) => x_reg_2364(9 downto 3),
      ADDRARDADDR(2 downto 0) => trunc_ln458_reg_2369(2 downto 0),
      D(2) => src_kernel_win_0_va_21_fu_1362_p3(7),
      D(1) => src_kernel_win_0_va_21_fu_1362_p3(3),
      D(0) => src_kernel_win_0_va_21_fu_1362_p3(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => k_buf_0_val_6_q0(7 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2422(9 downto 0),
      WEA(0) => we09_out,
      WEBWE(0) => ce1,
      ap_clk => ap_clk,
      ce0 => ce0,
      din2(2) => din2(7),
      din2(1) => din2(3),
      din2(0) => din2(0),
      din3(2) => din3(7),
      din3(1) => din3(3),
      din3(0) => din3(0),
      din4(4 downto 3) => din4(7 downto 6),
      din4(2 downto 1) => din4(4 downto 3),
      din4(0) => din4(0),
      grp_fu_1948_p2(0) => xor_ln493_4_reg_2341(1),
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      \or_ln457_reg_2374_pp0_iter1_reg_reg[0]\(7 downto 0) => din1(7 downto 0),
      p => filter_mac_muladdlbW_U44_n_20,
      p_0(1 downto 0) => xor_ln493_5_reg_2346(2 downto 1),
      p_1 => k_buf_0_val_8_U_n_48,
      p_2 => filter_mac_muladdocq_U50_n_21,
      p_3 => filter_mac_muladdlbW_U44_n_22,
      p_4 => k_buf_0_val_8_U_n_52,
      p_5 => filter_mac_muladdocq_U50_n_25,
      p_6 => filter_mac_muladdocq_U50_n_28,
      p_7 => k_buf_0_val_8_U_n_53,
      p_8 => filter_mac_muladdocq_U50_n_32,
      p_9 => filter_mac_muladdlbW_U44_n_26,
      ram_reg => k_buf_0_val_6_U_n_21,
      ram_reg_0 => k_buf_0_val_6_U_n_25,
      ram_reg_1 => k_buf_0_val_6_U_n_26,
      ram_reg_2 => k_buf_0_val_6_U_n_27,
      ram_reg_3 => k_buf_0_val_6_U_n_28,
      ram_reg_4 => k_buf_0_val_6_U_n_29,
      ram_reg_5 => k_buf_0_val_6_U_n_30,
      ram_reg_6 => k_buf_0_val_6_U_n_31,
      ram_reg_7 => k_buf_0_val_6_U_n_33,
      ram_reg_8(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      \right_border_buf_0_5_fu_270_reg[0]\ => filter_mac_muladdlbW_U44_n_27,
      \right_border_buf_0_5_fu_270_reg[1]\ => filter_mac_muladdocq_U50_n_33,
      \right_border_buf_0_5_fu_270_reg[2]\ => filter_mac_muladdlbW_U44_n_25,
      \right_border_buf_0_5_fu_270_reg[3]\ => filter_mac_muladdocq_U50_n_29,
      \right_border_buf_0_5_fu_270_reg[4]\ => filter_mac_muladdocq_U50_n_26,
      \right_border_buf_0_5_fu_270_reg[5]\ => filter_mac_muladdlbW_U44_n_23,
      \right_border_buf_0_5_fu_270_reg[6]\ => filter_mac_muladdocq_U50_n_22,
      \right_border_buf_0_5_fu_270_reg[7]\ => filter_mac_muladdlbW_U44_n_21,
      we1 => we1,
      xor_ln493_2_reg_2331(2 downto 0) => xor_ln493_2_reg_2331(2 downto 0),
      xor_ln493_3_reg_2336(0) => xor_ln493_3_reg_2336(0),
      \xor_ln493_4_reg_2341_reg[1]\ => k_buf_0_val_6_U_n_20,
      \xor_ln493_4_reg_2341_reg[1]_0\ => k_buf_0_val_6_U_n_32,
      \xor_ln493_5_reg_2346_reg[1]\(2) => src_kernel_win_0_va_24_fu_1428_p3(6),
      \xor_ln493_5_reg_2346_reg[1]\(1 downto 0) => src_kernel_win_0_va_24_fu_1428_p3(4 downto 3)
    );
\k_buf_0_val_6_addr_reg_2399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => trunc_ln458_reg_2369(0),
      Q => k_buf_0_val_9_addr_reg_2422(0),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => trunc_ln458_reg_2369(1),
      Q => k_buf_0_val_9_addr_reg_2422(1),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => trunc_ln458_reg_2369(2),
      Q => k_buf_0_val_9_addr_reg_2422(2),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(3),
      Q => k_buf_0_val_9_addr_reg_2422(3),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(4),
      Q => k_buf_0_val_9_addr_reg_2422(4),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(5),
      Q => k_buf_0_val_9_addr_reg_2422(5),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(6),
      Q => k_buf_0_val_9_addr_reg_2422(6),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(7),
      Q => k_buf_0_val_9_addr_reg_2422(7),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(8),
      Q => k_buf_0_val_9_addr_reg_2422(8),
      R => '0'
    );
\k_buf_0_val_6_addr_reg_2399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => x_reg_2364(9),
      Q => k_buf_0_val_9_addr_reg_2422(9),
      R => '0'
    );
k_buf_0_val_7_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_25
     port map (
      ADDRARDADDR(9 downto 3) => x_reg_2364(9 downto 3),
      ADDRARDADDR(2 downto 0) => trunc_ln458_reg_2369(2 downto 0),
      D(7 downto 0) => din2(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => k_buf_0_val_7_q0(7 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2422(9 downto 0),
      WEBWE(0) => ce1,
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_clk => ap_clk,
      ce0 => ce0,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      ram_reg(7 downto 0) => k_buf_0_val_6_q0(7 downto 0),
      ram_reg_0 => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      ram_reg_1(0) => ce113_out,
      ram_reg_2 => \icmp_ln879_2_reg_2313_reg_n_1_[0]\,
      ram_reg_3 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      \right_border_buf_0_10_fu_290_reg[0]\ => filter_mac_muladdocq_U50_n_35,
      \right_border_buf_0_10_fu_290_reg[1]\ => filter_mac_muladdocq_U50_n_34,
      \right_border_buf_0_10_fu_290_reg[2]\ => filter_mac_muladdocq_U50_n_31,
      \right_border_buf_0_10_fu_290_reg[3]\ => filter_mac_muladdocq_U50_n_30,
      \right_border_buf_0_10_fu_290_reg[4]\ => filter_mac_muladdocq_U50_n_27,
      \right_border_buf_0_10_fu_290_reg[5]\ => filter_mac_muladdocq_U50_n_24,
      \right_border_buf_0_10_fu_290_reg[6]\ => filter_mac_muladdocq_U50_n_23,
      \right_border_buf_0_10_fu_290_reg[7]\ => filter_mac_muladdocq_U50_n_20,
      we1 => we1
    );
k_buf_0_val_8_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_26
     port map (
      ADDRARDADDR(9 downto 3) => x_reg_2364(9 downto 3),
      ADDRARDADDR(2 downto 0) => trunc_ln458_reg_2369(2 downto 0),
      D(7) => k_buf_0_val_8_U_n_12,
      D(6) => k_buf_0_val_8_U_n_13,
      D(5) => k_buf_0_val_8_U_n_14,
      D(4) => k_buf_0_val_8_U_n_15,
      D(3) => k_buf_0_val_8_U_n_16,
      D(2) => k_buf_0_val_8_U_n_17,
      D(1) => k_buf_0_val_8_U_n_18,
      D(0) => k_buf_0_val_8_U_n_19,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => k_buf_0_val_8_q0(7 downto 0),
      E(0) => k_buf_0_val_6_addr_reg_23990,
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2422(9 downto 0),
      WEA(0) => we09_out,
      WEBWE(0) => ce1,
      and_ln118_reg_2360 => and_ln118_reg_2360,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ce0 => ce0,
      din4(7 downto 0) => din4(7 downto 0),
      grp_fu_1948_p2(5 downto 0) => din2(6 downto 1),
      grp_fu_1948_p2_0(3 downto 1) => din1(6 downto 4),
      grp_fu_1948_p2_0(0) => din1(2),
      grp_fu_1948_p2_1(3 downto 1) => din0(6 downto 4),
      grp_fu_1948_p2_1(0) => din0(2),
      grp_fu_1948_p2_2(1 downto 0) => xor_ln493_4_reg_2341(2 downto 1),
      grp_fu_1948_p2_3 => k_buf_0_val_6_U_n_28,
      grp_fu_1948_p2_4 => k_buf_0_val_6_U_n_30,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      p(1 downto 0) => xor_ln493_5_reg_2346(2 downto 1),
      p_0 => k_buf_0_val_6_U_n_21,
      p_1 => filter_mac_muladdocq_U50_n_20,
      p_10 => filter_mac_muladdocq_U50_n_34,
      p_11 => k_buf_0_val_6_U_n_33,
      p_12 => filter_mac_muladdocq_U50_n_35,
      p_2 => filter_mac_muladdocq_U50_n_23,
      p_3 => k_buf_0_val_6_U_n_26,
      p_4 => filter_mac_muladdocq_U50_n_24,
      p_5 => filter_mac_muladdocq_U50_n_27,
      p_6 => filter_mac_muladdocq_U50_n_30,
      p_7 => k_buf_0_val_5_U_n_19,
      p_8 => filter_mac_muladdocq_U50_n_31,
      p_9 => k_buf_0_val_6_U_n_31,
      ram_reg => k_buf_0_val_8_U_n_32,
      ram_reg_0(7 downto 0) => din3(7 downto 0),
      ram_reg_1 => k_buf_0_val_8_U_n_48,
      ram_reg_10(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_11 => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      ram_reg_2 => k_buf_0_val_8_U_n_49,
      ram_reg_3 => k_buf_0_val_8_U_n_52,
      ram_reg_4 => k_buf_0_val_8_U_n_53,
      ram_reg_5 => k_buf_0_val_8_U_n_58,
      ram_reg_6 => k_buf_0_val_8_U_n_59,
      ram_reg_7(7 downto 0) => k_buf_0_val_7_q0(7 downto 0),
      ram_reg_8 => \icmp_ln879_1_reg_2309_reg_n_1_[0]\,
      ram_reg_9 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      \right_border_buf_0_13_fu_302_reg[0]\ => k_buf_0_val_8_U_n_11,
      \right_border_buf_0_13_fu_302_reg[1]\ => k_buf_0_val_8_U_n_20,
      \right_border_buf_0_13_fu_302_reg[2]\ => k_buf_0_val_8_U_n_21,
      \right_border_buf_0_13_fu_302_reg[3]\ => k_buf_0_val_8_U_n_22,
      \right_border_buf_0_13_fu_302_reg[4]\ => k_buf_0_val_8_U_n_23,
      \right_border_buf_0_13_fu_302_reg[5]\ => k_buf_0_val_8_U_n_24,
      \right_border_buf_0_13_fu_302_reg[6]\ => k_buf_0_val_8_U_n_25,
      \right_border_buf_0_13_fu_302_reg[7]\ => k_buf_0_val_8_U_n_26,
      \right_border_buf_0_13_fu_302_reg[7]_0\(7 downto 0) => right_border_buf_0_14_fu_306(7 downto 0),
      \right_border_buf_0_13_fu_302_reg[7]_1\ => \right_border_buf_0_13_fu_302[7]_i_2_n_1\,
      \src_kernel_win_0_va_20_reg_2433_reg[2]\(0) => xor_ln493_1_reg_2326(1),
      tmp_8_reg_2417(7 downto 0) => tmp_8_reg_2417(7 downto 0),
      \tmp_8_reg_2417_reg[7]\(7 downto 0) => right_border_buf_0_13_fu_302(7 downto 0),
      \tmp_8_reg_2417_reg[7]_0\(7 downto 0) => right_border_buf_0_9_fu_286(7 downto 0),
      we1 => we1,
      \xor_ln493_1_reg_2326_reg[1]\ => k_buf_0_val_8_U_n_54,
      xor_ln493_2_reg_2331(1 downto 0) => xor_ln493_2_reg_2331(1 downto 0),
      \xor_ln493_2_reg_2331_reg[0]\ => k_buf_0_val_8_U_n_57,
      \xor_ln493_2_reg_2331_reg[1]\ => k_buf_0_val_8_U_n_41,
      \xor_ln493_2_reg_2331_reg[1]_0\ => k_buf_0_val_8_U_n_50,
      \xor_ln493_2_reg_2331_reg[1]_1\ => k_buf_0_val_8_U_n_51,
      \xor_ln493_2_reg_2331_reg[1]_2\ => k_buf_0_val_8_U_n_56,
      xor_ln493_3_reg_2336(1 downto 0) => xor_ln493_3_reg_2336(1 downto 0),
      \xor_ln493_3_reg_2336_reg[1]\ => k_buf_0_val_8_U_n_55,
      \xor_ln493_4_reg_2341_reg[2]\(5) => k_buf_0_val_8_U_n_42,
      \xor_ln493_4_reg_2341_reg[2]\(4) => k_buf_0_val_8_U_n_43,
      \xor_ln493_4_reg_2341_reg[2]\(3) => k_buf_0_val_8_U_n_44,
      \xor_ln493_4_reg_2341_reg[2]\(2) => k_buf_0_val_8_U_n_45,
      \xor_ln493_4_reg_2341_reg[2]\(1) => k_buf_0_val_8_U_n_46,
      \xor_ln493_4_reg_2341_reg[2]\(0) => k_buf_0_val_8_U_n_47,
      \xor_ln493_5_reg_2346_reg[1]\(4) => src_kernel_win_0_va_24_fu_1428_p3(7),
      \xor_ln493_5_reg_2346_reg[1]\(3) => src_kernel_win_0_va_24_fu_1428_p3(5),
      \xor_ln493_5_reg_2346_reg[1]\(2 downto 0) => src_kernel_win_0_va_24_fu_1428_p3(2 downto 0)
    );
k_buf_0_val_9_U: entity work.bd_0_hls_inst_0_Filter2D_k_buf_0_eOg_27
     port map (
      ADDRARDADDR(9 downto 3) => x_reg_2364(9 downto 3),
      ADDRARDADDR(2 downto 0) => trunc_ln458_reg_2369(2 downto 0),
      D(7) => k_buf_0_val_9_U_n_8,
      D(6) => k_buf_0_val_9_U_n_9,
      D(5) => k_buf_0_val_9_U_n_10,
      D(4) => k_buf_0_val_9_U_n_11,
      D(3) => k_buf_0_val_9_U_n_12,
      D(2) => k_buf_0_val_9_U_n_13,
      D(1) => k_buf_0_val_9_U_n_14,
      D(0) => k_buf_0_val_9_U_n_15,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => k_buf_0_val_8_q0(7 downto 0),
      E(0) => k_buf_0_val_6_addr_reg_23990,
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2422(9 downto 0),
      WEA(0) => we015_out,
      WEBWE(0) => ce1,
      and_ln118_reg_2360 => and_ln118_reg_2360,
      and_ln118_reg_2360_pp0_iter1_reg => and_ln118_reg_2360_pp0_iter1_reg,
      and_ln512_reg_2383_pp0_iter6_reg => and_ln512_reg_2383_pp0_iter6_reg,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      din4(7 downto 0) => din4(7 downto 0),
      grp_fu_1948_p2(0) => xor_ln493_4_reg_2341(2),
      grp_fu_1948_p2_0 => k_buf_0_val_6_U_n_20,
      grp_fu_1948_p2_1(1) => din3(7),
      grp_fu_1948_p2_1(0) => din3(0),
      grp_fu_1948_p2_2 => k_buf_0_val_6_U_n_32,
      icmp_ln887_reg_2291 => icmp_ln887_reg_2291,
      \icmp_ln887_reg_2291_reg[0]\ => k_buf_0_val_9_U_n_6,
      icmp_ln899_1_reg_2317 => icmp_ln899_1_reg_2317,
      \icmp_ln899_1_reg_2317_reg[0]\(7 downto 0) => src_kernel_win_0_va_22_fu_1384_p3(7 downto 0),
      \icmp_ln899_1_reg_2317_reg[0]_0\(3 downto 1) => src_kernel_win_0_va_20_fu_1340_p3(6 downto 4),
      \icmp_ln899_1_reg_2317_reg[0]_0\(0) => src_kernel_win_0_va_20_fu_1340_p3(2),
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      \k_buf_0_val_6_addr_reg_2399_reg[0]\(0) => ap_CS_fsm_pp0_stage0,
      \k_buf_0_val_6_addr_reg_2399_reg[0]_0\ => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      mul_ln703_2_reg_2508_reg(0) => xor_ln493_2_reg_2331(2),
      mul_ln703_2_reg_2508_reg_0 => k_buf_0_val_8_U_n_41,
      mul_ln703_2_reg_2508_reg_1(4 downto 2) => din1(6 downto 4),
      mul_ln703_2_reg_2508_reg_1(1 downto 0) => din1(2 downto 1),
      mul_ln703_2_reg_2508_reg_2 => k_buf_0_val_8_U_n_50,
      mul_ln703_2_reg_2508_reg_3 => k_buf_0_val_8_U_n_51,
      mul_ln703_2_reg_2508_reg_4 => k_buf_0_val_8_U_n_56,
      mul_ln703_2_reg_2508_reg_5 => k_buf_0_val_8_U_n_57,
      or_ln457_reg_2374 => or_ln457_reg_2374,
      or_ln457_reg_2374_pp0_iter1_reg => or_ln457_reg_2374_pp0_iter1_reg,
      p => ap_enable_reg_pp0_iter7_reg_n_1,
      p_0 => k_buf_0_val_8_U_n_32,
      p_1 => k_buf_0_val_6_U_n_21,
      p_10 => k_buf_0_val_8_U_n_53,
      p_11 => k_buf_0_val_6_U_n_29,
      p_12 => k_buf_0_val_8_U_n_55,
      p_13 => k_buf_0_val_8_U_n_58,
      p_14 => k_buf_0_val_6_U_n_31,
      p_15 => k_buf_0_val_8_U_n_59,
      p_16 => k_buf_0_val_6_U_n_33,
      p_2(7 downto 0) => din2(7 downto 0),
      p_3(1 downto 0) => xor_ln493_3_reg_2336(2 downto 1),
      p_4 => k_buf_0_val_8_U_n_48,
      p_5 => k_buf_0_val_6_U_n_25,
      p_6 => k_buf_0_val_8_U_n_49,
      p_7 => k_buf_0_val_6_U_n_26,
      p_8 => k_buf_0_val_8_U_n_52,
      p_9 => k_buf_0_val_6_U_n_27,
      ram_reg => \icmp_ln879_reg_2305_reg_n_1_[0]\,
      ram_reg_0 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      \right_border_buf_0_4_fu_266_reg[0]\ => k_buf_0_val_9_U_n_7,
      \right_border_buf_0_4_fu_266_reg[1]\ => k_buf_0_val_9_U_n_16,
      \right_border_buf_0_4_fu_266_reg[2]\ => k_buf_0_val_9_U_n_17,
      \right_border_buf_0_4_fu_266_reg[3]\ => k_buf_0_val_9_U_n_18,
      \right_border_buf_0_4_fu_266_reg[4]\ => k_buf_0_val_9_U_n_19,
      \right_border_buf_0_4_fu_266_reg[5]\ => k_buf_0_val_9_U_n_20,
      \right_border_buf_0_4_fu_266_reg[6]\ => k_buf_0_val_9_U_n_21,
      \right_border_buf_0_4_fu_266_reg[7]\ => k_buf_0_val_9_U_n_22,
      \right_border_buf_0_4_fu_266_reg[7]_0\(7 downto 0) => right_border_buf_0_8_fu_282(7 downto 0),
      \right_border_buf_0_4_fu_266_reg[7]_1\ => \right_border_buf_0_13_fu_302[7]_i_2_n_1\,
      \src_kernel_win_0_va_20_reg_2433_reg[2]\(1 downto 0) => xor_ln493_1_reg_2326(2 downto 1),
      \src_kernel_win_0_va_20_reg_2433_reg[2]_0\ => k_buf_0_val_8_U_n_54,
      \src_kernel_win_0_va_20_reg_2433_reg[6]\(3 downto 1) => din0(6 downto 4),
      \src_kernel_win_0_va_20_reg_2433_reg[6]\(0) => din0(2),
      tmp_9_reg_2428(7 downto 0) => tmp_9_reg_2428(7 downto 0),
      \tmp_9_reg_2428_reg[7]\(7 downto 0) => right_border_buf_0_4_fu_266(7 downto 0),
      \tmp_9_reg_2428_reg[7]_0\(7 downto 0) => right_border_buf_0_3_fu_262(7 downto 0),
      we1 => we1,
      \xor_ln493_1_reg_2326_reg[2]\ => k_buf_0_val_9_U_n_33,
      \xor_ln493_1_reg_2326_reg[2]_0\ => k_buf_0_val_9_U_n_51,
      \xor_ln493_1_reg_2326_reg[2]_1\ => k_buf_0_val_9_U_n_52,
      \xor_ln493_1_reg_2326_reg[2]_2\ => k_buf_0_val_9_U_n_53,
      \xor_ln493_2_reg_2331_reg[2]\(4 downto 2) => src_kernel_win_0_va_21_fu_1362_p3(6 downto 4),
      \xor_ln493_2_reg_2331_reg[2]\(1 downto 0) => src_kernel_win_0_va_21_fu_1362_p3(2 downto 1),
      \xor_ln493_4_reg_2341_reg[2]\(1) => k_buf_0_val_9_U_n_23,
      \xor_ln493_4_reg_2341_reg[2]\(0) => k_buf_0_val_9_U_n_24
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => ce_0,
      I2 => mOutPtr(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => img_1_data_stream_0_empty_n,
      I4 => Q(1),
      I5 => k_buf_0_val_9_U_n_6,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA808000000000"
    )
        port map (
      I0 => start_for_GaussianBlur_U0_empty_n,
      I1 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I2 => ap_CS_fsm_state2,
      I3 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => internal_empty_n_reg
    );
mul_ln1118_10_reg_2488_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => mul_ln1118_10_reg_2488_reg_i_2_n_1,
      A(6) => mul_ln1118_10_reg_2488_reg_i_3_n_1,
      A(5) => mul_ln1118_10_reg_2488_reg_i_4_n_1,
      A(4) => mul_ln1118_10_reg_2488_reg_i_5_n_1,
      A(3) => mul_ln1118_10_reg_2488_reg_i_6_n_1,
      A(2) => mul_ln1118_10_reg_2488_reg_i_7_n_1,
      A(1) => mul_ln1118_10_reg_2488_reg_i_8_n_1,
      A(0) => mul_ln1118_10_reg_2488_reg_i_9_n_1,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1118_10_reg_2488_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100010111101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1118_10_reg_2488_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1118_10_reg_2488_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1118_10_reg_2488_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln1118_10_reg_24880,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1118_10_reg_2488_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1118_10_reg_2488_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_mul_ln1118_10_reg_2488_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_mul_ln1118_10_reg_2488_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1118_10_reg_2488_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln1118_10_reg_2488_reg_n_107,
      PCOUT(46) => mul_ln1118_10_reg_2488_reg_n_108,
      PCOUT(45) => mul_ln1118_10_reg_2488_reg_n_109,
      PCOUT(44) => mul_ln1118_10_reg_2488_reg_n_110,
      PCOUT(43) => mul_ln1118_10_reg_2488_reg_n_111,
      PCOUT(42) => mul_ln1118_10_reg_2488_reg_n_112,
      PCOUT(41) => mul_ln1118_10_reg_2488_reg_n_113,
      PCOUT(40) => mul_ln1118_10_reg_2488_reg_n_114,
      PCOUT(39) => mul_ln1118_10_reg_2488_reg_n_115,
      PCOUT(38) => mul_ln1118_10_reg_2488_reg_n_116,
      PCOUT(37) => mul_ln1118_10_reg_2488_reg_n_117,
      PCOUT(36) => mul_ln1118_10_reg_2488_reg_n_118,
      PCOUT(35) => mul_ln1118_10_reg_2488_reg_n_119,
      PCOUT(34) => mul_ln1118_10_reg_2488_reg_n_120,
      PCOUT(33) => mul_ln1118_10_reg_2488_reg_n_121,
      PCOUT(32) => mul_ln1118_10_reg_2488_reg_n_122,
      PCOUT(31) => mul_ln1118_10_reg_2488_reg_n_123,
      PCOUT(30) => mul_ln1118_10_reg_2488_reg_n_124,
      PCOUT(29) => mul_ln1118_10_reg_2488_reg_n_125,
      PCOUT(28) => mul_ln1118_10_reg_2488_reg_n_126,
      PCOUT(27) => mul_ln1118_10_reg_2488_reg_n_127,
      PCOUT(26) => mul_ln1118_10_reg_2488_reg_n_128,
      PCOUT(25) => mul_ln1118_10_reg_2488_reg_n_129,
      PCOUT(24) => mul_ln1118_10_reg_2488_reg_n_130,
      PCOUT(23) => mul_ln1118_10_reg_2488_reg_n_131,
      PCOUT(22) => mul_ln1118_10_reg_2488_reg_n_132,
      PCOUT(21) => mul_ln1118_10_reg_2488_reg_n_133,
      PCOUT(20) => mul_ln1118_10_reg_2488_reg_n_134,
      PCOUT(19) => mul_ln1118_10_reg_2488_reg_n_135,
      PCOUT(18) => mul_ln1118_10_reg_2488_reg_n_136,
      PCOUT(17) => mul_ln1118_10_reg_2488_reg_n_137,
      PCOUT(16) => mul_ln1118_10_reg_2488_reg_n_138,
      PCOUT(15) => mul_ln1118_10_reg_2488_reg_n_139,
      PCOUT(14) => mul_ln1118_10_reg_2488_reg_n_140,
      PCOUT(13) => mul_ln1118_10_reg_2488_reg_n_141,
      PCOUT(12) => mul_ln1118_10_reg_2488_reg_n_142,
      PCOUT(11) => mul_ln1118_10_reg_2488_reg_n_143,
      PCOUT(10) => mul_ln1118_10_reg_2488_reg_n_144,
      PCOUT(9) => mul_ln1118_10_reg_2488_reg_n_145,
      PCOUT(8) => mul_ln1118_10_reg_2488_reg_n_146,
      PCOUT(7) => mul_ln1118_10_reg_2488_reg_n_147,
      PCOUT(6) => mul_ln1118_10_reg_2488_reg_n_148,
      PCOUT(5) => mul_ln1118_10_reg_2488_reg_n_149,
      PCOUT(4) => mul_ln1118_10_reg_2488_reg_n_150,
      PCOUT(3) => mul_ln1118_10_reg_2488_reg_n_151,
      PCOUT(2) => mul_ln1118_10_reg_2488_reg_n_152,
      PCOUT(1) => mul_ln1118_10_reg_2488_reg_n_153,
      PCOUT(0) => mul_ln1118_10_reg_2488_reg_n_154,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1118_10_reg_2488_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln1118_10_reg_2488_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => and_ln512_reg_2383_pp0_iter3_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => mul_ln1118_10_reg_24880
    );
mul_ln1118_10_reg_2488_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(7),
      O => mul_ln1118_10_reg_2488_reg_i_2_n_1
    );
mul_ln1118_10_reg_2488_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(6),
      O => mul_ln1118_10_reg_2488_reg_i_3_n_1
    );
mul_ln1118_10_reg_2488_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(5),
      O => mul_ln1118_10_reg_2488_reg_i_4_n_1
    );
mul_ln1118_10_reg_2488_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(4),
      O => mul_ln1118_10_reg_2488_reg_i_5_n_1
    );
mul_ln1118_10_reg_2488_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(3),
      O => mul_ln1118_10_reg_2488_reg_i_6_n_1
    );
mul_ln1118_10_reg_2488_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(2),
      O => mul_ln1118_10_reg_2488_reg_i_7_n_1
    );
mul_ln1118_10_reg_2488_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(1),
      O => mul_ln1118_10_reg_2488_reg_i_8_n_1
    );
mul_ln1118_10_reg_2488_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_202(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_9_fu_206(0),
      O => mul_ln1118_10_reg_2488_reg_i_9_n_1
    );
mul_ln1118_13_reg_2493_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => B(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1118_13_reg_2493_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1118_13_reg_2493_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1118_13_reg_2493_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1118_13_reg_2493_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln1118_10_reg_24880,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1118_13_reg_2493_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1118_13_reg_2493_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_mul_ln1118_13_reg_2493_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => mul_ln1118_13_reg_2493(17 downto 0),
      PATTERNBDETECT => NLW_mul_ln1118_13_reg_2493_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1118_13_reg_2493_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln1118_13_reg_2493_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1118_13_reg_2493_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln1118_13_reg_2493_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(7),
      O => B(7)
    );
mul_ln1118_13_reg_2493_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(6),
      O => B(6)
    );
mul_ln1118_13_reg_2493_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(5),
      O => B(5)
    );
mul_ln1118_13_reg_2493_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(4),
      O => B(4)
    );
mul_ln1118_13_reg_2493_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(3),
      O => B(3)
    );
mul_ln1118_13_reg_2493_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(2),
      O => B(2)
    );
mul_ln1118_13_reg_2493_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(1),
      O => B(1)
    );
mul_ln1118_13_reg_2493_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_190(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_6_fu_194(0),
      O => B(0)
    );
mul_ln1118_14_reg_2498_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => mul_ln1118_14_reg_2498_reg_i_1_n_1,
      A(6) => mul_ln1118_14_reg_2498_reg_i_2_n_1,
      A(5) => mul_ln1118_14_reg_2498_reg_i_3_n_1,
      A(4) => mul_ln1118_14_reg_2498_reg_i_4_n_1,
      A(3) => mul_ln1118_14_reg_2498_reg_i_5_n_1,
      A(2) => mul_ln1118_14_reg_2498_reg_i_6_n_1,
      A(1) => mul_ln1118_14_reg_2498_reg_i_7_n_1,
      A(0) => mul_ln1118_14_reg_2498_reg_i_8_n_1,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1118_14_reg_2498_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1118_14_reg_2498_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1118_14_reg_2498_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1118_14_reg_2498_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln1118_10_reg_24880,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1118_14_reg_2498_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1118_14_reg_2498_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_mul_ln1118_14_reg_2498_reg_P_UNCONNECTED(47 downto 19),
      P(18) => mul_ln1118_14_reg_2498_reg_n_88,
      P(17) => mul_ln1118_14_reg_2498_reg_n_89,
      P(16) => mul_ln1118_14_reg_2498_reg_n_90,
      P(15) => mul_ln1118_14_reg_2498_reg_n_91,
      P(14) => mul_ln1118_14_reg_2498_reg_n_92,
      P(13) => mul_ln1118_14_reg_2498_reg_n_93,
      P(12) => mul_ln1118_14_reg_2498_reg_n_94,
      P(11) => mul_ln1118_14_reg_2498_reg_n_95,
      P(10) => mul_ln1118_14_reg_2498_reg_n_96,
      P(9) => mul_ln1118_14_reg_2498_reg_n_97,
      P(8) => mul_ln1118_14_reg_2498_reg_n_98,
      P(7) => mul_ln1118_14_reg_2498_reg_n_99,
      P(6) => mul_ln1118_14_reg_2498_reg_n_100,
      P(5) => mul_ln1118_14_reg_2498_reg_n_101,
      P(4) => mul_ln1118_14_reg_2498_reg_n_102,
      P(3) => mul_ln1118_14_reg_2498_reg_n_103,
      P(2) => mul_ln1118_14_reg_2498_reg_n_104,
      P(1) => mul_ln1118_14_reg_2498_reg_n_105,
      P(0) => mul_ln1118_14_reg_2498_reg_n_106,
      PATTERNBDETECT => NLW_mul_ln1118_14_reg_2498_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1118_14_reg_2498_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln1118_14_reg_2498_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1118_14_reg_2498_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln1118_14_reg_2498_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(7),
      O => mul_ln1118_14_reg_2498_reg_i_1_n_1
    );
mul_ln1118_14_reg_2498_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(6),
      O => mul_ln1118_14_reg_2498_reg_i_2_n_1
    );
mul_ln1118_14_reg_2498_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(5),
      O => mul_ln1118_14_reg_2498_reg_i_3_n_1
    );
mul_ln1118_14_reg_2498_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(4),
      O => mul_ln1118_14_reg_2498_reg_i_4_n_1
    );
mul_ln1118_14_reg_2498_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(3),
      O => mul_ln1118_14_reg_2498_reg_i_5_n_1
    );
mul_ln1118_14_reg_2498_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(2),
      O => mul_ln1118_14_reg_2498_reg_i_6_n_1
    );
mul_ln1118_14_reg_2498_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(1),
      O => mul_ln1118_14_reg_2498_reg_i_7_n_1
    );
mul_ln1118_14_reg_2498_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_186(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_5_fu_190(0),
      O => mul_ln1118_14_reg_2498_reg_i_8_n_1
    );
mul_ln703_2_reg_2508_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_21_fu_1362_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln703_2_reg_2508_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln703_2_reg_2508_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln703_2_reg_2508_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln703_2_reg_2508_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone0_in,
      CEA2 => ap_block_pp0_stage0_subdone0_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln703_17_reg_25030,
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => grp_fu_1982_p1(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln703_2_reg_2508_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln703_2_reg_2508_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_mul_ln703_2_reg_2508_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_mul_ln703_2_reg_2508_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln703_2_reg_2508_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln703_2_reg_2508_reg_n_107,
      PCOUT(46) => mul_ln703_2_reg_2508_reg_n_108,
      PCOUT(45) => mul_ln703_2_reg_2508_reg_n_109,
      PCOUT(44) => mul_ln703_2_reg_2508_reg_n_110,
      PCOUT(43) => mul_ln703_2_reg_2508_reg_n_111,
      PCOUT(42) => mul_ln703_2_reg_2508_reg_n_112,
      PCOUT(41) => mul_ln703_2_reg_2508_reg_n_113,
      PCOUT(40) => mul_ln703_2_reg_2508_reg_n_114,
      PCOUT(39) => mul_ln703_2_reg_2508_reg_n_115,
      PCOUT(38) => mul_ln703_2_reg_2508_reg_n_116,
      PCOUT(37) => mul_ln703_2_reg_2508_reg_n_117,
      PCOUT(36) => mul_ln703_2_reg_2508_reg_n_118,
      PCOUT(35) => mul_ln703_2_reg_2508_reg_n_119,
      PCOUT(34) => mul_ln703_2_reg_2508_reg_n_120,
      PCOUT(33) => mul_ln703_2_reg_2508_reg_n_121,
      PCOUT(32) => mul_ln703_2_reg_2508_reg_n_122,
      PCOUT(31) => mul_ln703_2_reg_2508_reg_n_123,
      PCOUT(30) => mul_ln703_2_reg_2508_reg_n_124,
      PCOUT(29) => mul_ln703_2_reg_2508_reg_n_125,
      PCOUT(28) => mul_ln703_2_reg_2508_reg_n_126,
      PCOUT(27) => mul_ln703_2_reg_2508_reg_n_127,
      PCOUT(26) => mul_ln703_2_reg_2508_reg_n_128,
      PCOUT(25) => mul_ln703_2_reg_2508_reg_n_129,
      PCOUT(24) => mul_ln703_2_reg_2508_reg_n_130,
      PCOUT(23) => mul_ln703_2_reg_2508_reg_n_131,
      PCOUT(22) => mul_ln703_2_reg_2508_reg_n_132,
      PCOUT(21) => mul_ln703_2_reg_2508_reg_n_133,
      PCOUT(20) => mul_ln703_2_reg_2508_reg_n_134,
      PCOUT(19) => mul_ln703_2_reg_2508_reg_n_135,
      PCOUT(18) => mul_ln703_2_reg_2508_reg_n_136,
      PCOUT(17) => mul_ln703_2_reg_2508_reg_n_137,
      PCOUT(16) => mul_ln703_2_reg_2508_reg_n_138,
      PCOUT(15) => mul_ln703_2_reg_2508_reg_n_139,
      PCOUT(14) => mul_ln703_2_reg_2508_reg_n_140,
      PCOUT(13) => mul_ln703_2_reg_2508_reg_n_141,
      PCOUT(12) => mul_ln703_2_reg_2508_reg_n_142,
      PCOUT(11) => mul_ln703_2_reg_2508_reg_n_143,
      PCOUT(10) => mul_ln703_2_reg_2508_reg_n_144,
      PCOUT(9) => mul_ln703_2_reg_2508_reg_n_145,
      PCOUT(8) => mul_ln703_2_reg_2508_reg_n_146,
      PCOUT(7) => mul_ln703_2_reg_2508_reg_n_147,
      PCOUT(6) => mul_ln703_2_reg_2508_reg_n_148,
      PCOUT(5) => mul_ln703_2_reg_2508_reg_n_149,
      PCOUT(4) => mul_ln703_2_reg_2508_reg_n_150,
      PCOUT(3) => mul_ln703_2_reg_2508_reg_n_151,
      PCOUT(2) => mul_ln703_2_reg_2508_reg_n_152,
      PCOUT(1) => mul_ln703_2_reg_2508_reg_n_153,
      PCOUT(0) => mul_ln703_2_reg_2508_reg_n_154,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln703_2_reg_2508_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln703_2_reg_2508_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(7),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(7),
      O => grp_fu_1982_p1(7)
    );
mul_ln703_2_reg_2508_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(6),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(6),
      O => grp_fu_1982_p1(6)
    );
mul_ln703_2_reg_2508_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(5),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(5),
      O => grp_fu_1982_p1(5)
    );
mul_ln703_2_reg_2508_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(4),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(4),
      O => grp_fu_1982_p1(4)
    );
mul_ln703_2_reg_2508_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(3),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(3),
      O => grp_fu_1982_p1(3)
    );
mul_ln703_2_reg_2508_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(2),
      O => grp_fu_1982_p1(2)
    );
mul_ln703_2_reg_2508_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(1),
      O => grp_fu_1982_p1(1)
    );
mul_ln703_2_reg_2508_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_194(0),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \icmp_ln444_reg_2351_pp0_iter4_reg_reg_n_1_[0]\,
      I3 => src_kernel_win_0_va_7_fu_198(0),
      O => grp_fu_1982_p1(0)
    );
\or_ln457_reg_2374[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => xor_ln457_reg_2295,
      I1 => \or_ln457_reg_2374[0]_i_2_n_1\,
      O => or_ln457_fu_1050_p2
    );
\or_ln457_reg_2374[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA200"
    )
        port map (
      I0 => sel0(7),
      I1 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => sel0(6),
      O => \or_ln457_reg_2374[0]_i_2_n_1\
    );
\or_ln457_reg_2374_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_2360_pp0_iter1_reg0,
      D => or_ln457_reg_2374,
      Q => or_ln457_reg_2374_pp0_iter1_reg,
      R => '0'
    );
\or_ln457_reg_2374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => or_ln457_fu_1050_p2,
      Q => or_ln457_reg_2374,
      R => '0'
    );
\p_Val2_4_reg_2528[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_27_fu_1845_p3,
      I1 => p_Val2_1_fu_1835_p4(0),
      O => \p_Val2_4_reg_2528[0]_i_1_n_1\
    );
\p_Val2_4_reg_2528[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(1),
      I1 => p_Val2_1_fu_1835_p4(0),
      I2 => tmp_27_fu_1845_p3,
      O => \p_Val2_4_reg_2528[1]_i_1_n_1\
    );
\p_Val2_4_reg_2528[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(2),
      I1 => tmp_27_fu_1845_p3,
      I2 => p_Val2_1_fu_1835_p4(0),
      I3 => p_Val2_1_fu_1835_p4(1),
      O => \p_Val2_4_reg_2528[2]_i_1_n_1\
    );
\p_Val2_4_reg_2528[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(3),
      I1 => p_Val2_1_fu_1835_p4(1),
      I2 => p_Val2_1_fu_1835_p4(0),
      I3 => tmp_27_fu_1845_p3,
      I4 => p_Val2_1_fu_1835_p4(2),
      O => \p_Val2_4_reg_2528[3]_i_1_n_1\
    );
\p_Val2_4_reg_2528[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(4),
      I1 => p_Val2_1_fu_1835_p4(2),
      I2 => tmp_27_fu_1845_p3,
      I3 => p_Val2_1_fu_1835_p4(0),
      I4 => p_Val2_1_fu_1835_p4(1),
      I5 => p_Val2_1_fu_1835_p4(3),
      O => \p_Val2_4_reg_2528[4]_i_1_n_1\
    );
\p_Val2_4_reg_2528[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(5),
      I1 => \p_Val2_4_reg_2528[7]_i_4_n_1\,
      O => \p_Val2_4_reg_2528[5]_i_1_n_1\
    );
\p_Val2_4_reg_2528[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(6),
      I1 => \p_Val2_4_reg_2528[7]_i_4_n_1\,
      I2 => p_Val2_1_fu_1835_p4(5),
      O => \p_Val2_4_reg_2528[6]_i_1_n_1\
    );
\p_Val2_4_reg_2528[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => and_ln512_reg_2383_pp0_iter5_reg,
      I2 => p_Val2_1_fu_1835_p4(6),
      I3 => \p_Val2_4_reg_2528[7]_i_4_n_1\,
      I4 => p_Val2_1_fu_1835_p4(5),
      I5 => p_Val2_1_fu_1835_p4_0(7),
      O => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => and_ln512_reg_2383_pp0_iter5_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => p_Val2_4_reg_25280
    );
\p_Val2_4_reg_2528[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4_0(7),
      I1 => p_Val2_1_fu_1835_p4(5),
      I2 => \p_Val2_4_reg_2528[7]_i_4_n_1\,
      I3 => p_Val2_1_fu_1835_p4(6),
      O => p_Val2_2_fu_1857_p2(7)
    );
\p_Val2_4_reg_2528[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_Val2_1_fu_1835_p4(4),
      I1 => p_Val2_1_fu_1835_p4(2),
      I2 => tmp_27_fu_1845_p3,
      I3 => p_Val2_1_fu_1835_p4(0),
      I4 => p_Val2_1_fu_1835_p4(1),
      I5 => p_Val2_1_fu_1835_p4(3),
      O => \p_Val2_4_reg_2528[7]_i_4_n_1\
    );
\p_Val2_4_reg_2528_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[0]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(0),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[1]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(1),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[2]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(2),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[3]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(3),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[4]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(4),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[5]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(5),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => \p_Val2_4_reg_2528[6]_i_1_n_1\,
      Q => \p_Val2_4_reg_2528_reg[7]_0\(6),
      S => p_Val2_4_reg_2528
    );
\p_Val2_4_reg_2528_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_4_reg_25280,
      D => p_Val2_2_fu_1857_p2(7),
      Q => \p_Val2_4_reg_2528_reg[7]_0\(7),
      S => p_Val2_4_reg_2528
    );
\p_Val2_s_fu_1829_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_s_fu_1829_p2__0_carry_n_1\,
      CO(2) => \p_Val2_s_fu_1829_p2__0_carry_n_2\,
      CO(1) => \p_Val2_s_fu_1829_p2__0_carry_n_3\,
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry_n_4\,
      CYINIT => '0',
      DI(3) => \p_Val2_s_fu_1829_p2__0_carry_i_1_n_1\,
      DI(2) => \p_Val2_s_fu_1829_p2__0_carry_i_2_n_1\,
      DI(1) => \p_Val2_s_fu_1829_p2__0_carry_i_3_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_s_fu_1829_p2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_s_fu_1829_p2__0_carry_i_4_n_1\,
      S(2) => \p_Val2_s_fu_1829_p2__0_carry_i_5_n_1\,
      S(1) => \p_Val2_s_fu_1829_p2__0_carry_i_6_n_1\,
      S(0) => \p_Val2_s_fu_1829_p2__0_carry_i_7_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1829_p2__0_carry_n_1\,
      CO(3) => \p_Val2_s_fu_1829_p2__0_carry__0_n_1\,
      CO(2) => \p_Val2_s_fu_1829_p2__0_carry__0_n_2\,
      CO(1) => \p_Val2_s_fu_1829_p2__0_carry__0_n_3\,
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1\,
      DI(2) => \p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1\,
      DI(1) => \p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1\,
      DI(0) => \p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1\,
      O(3 downto 0) => \NLW_p_Val2_s_fu_1829_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1\,
      S(2) => \p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1\,
      S(1) => \p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1\,
      S(0) => \p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(6),
      I1 => add_ln703_22_reg_2523(6),
      I2 => add_ln703_15_reg_2518(6),
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(5),
      I1 => add_ln703_22_reg_2523(5),
      I2 => add_ln703_15_reg_2518(5),
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(4),
      I1 => add_ln703_22_reg_2523(4),
      I2 => add_ln703_15_reg_2518(4),
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(3),
      I1 => add_ln703_22_reg_2523(3),
      I2 => add_ln703_15_reg_2518(3),
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(7),
      I1 => add_ln703_22_reg_2523(7),
      I2 => add_ln703_15_reg_2518(7),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__0_i_1_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_5_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(6),
      I1 => add_ln703_22_reg_2523(6),
      I2 => add_ln703_15_reg_2518(6),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__0_i_2_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_6_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(5),
      I1 => add_ln703_22_reg_2523(5),
      I2 => add_ln703_15_reg_2518(5),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__0_i_3_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_7_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(4),
      I1 => add_ln703_22_reg_2523(4),
      I2 => add_ln703_15_reg_2518(4),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__0_i_4_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__0_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1829_p2__0_carry__0_n_1\,
      CO(3) => \p_Val2_s_fu_1829_p2__0_carry__1_n_1\,
      CO(2) => \p_Val2_s_fu_1829_p2__0_carry__1_n_2\,
      CO(1) => \p_Val2_s_fu_1829_p2__0_carry__1_n_3\,
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => \p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1\,
      DI(2) => \p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1\,
      DI(1) => \p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1\,
      DI(0) => \p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1\,
      O(3 downto 0) => \NLW_p_Val2_s_fu_1829_p2__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1\,
      S(2) => \p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1\,
      S(1) => \p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1\,
      S(0) => \p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(10),
      I1 => add_ln703_22_reg_2523(10),
      I2 => add_ln703_15_reg_2518(10),
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(9),
      I1 => add_ln703_22_reg_2523(9),
      I2 => add_ln703_15_reg_2518(9),
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(8),
      I1 => add_ln703_22_reg_2523(8),
      I2 => add_ln703_15_reg_2518(8),
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(7),
      I1 => add_ln703_22_reg_2523(7),
      I2 => add_ln703_15_reg_2518(7),
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(11),
      I1 => add_ln703_22_reg_2523(11),
      I2 => add_ln703_15_reg_2518(11),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__1_i_1_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_5_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(10),
      I1 => add_ln703_22_reg_2523(10),
      I2 => add_ln703_15_reg_2518(10),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__1_i_2_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_6_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(9),
      I1 => add_ln703_22_reg_2523(9),
      I2 => add_ln703_15_reg_2518(9),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__1_i_3_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_7_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(8),
      I1 => add_ln703_22_reg_2523(8),
      I2 => add_ln703_15_reg_2518(8),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__1_i_4_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__1_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1829_p2__0_carry__1_n_1\,
      CO(3) => \p_Val2_s_fu_1829_p2__0_carry__2_n_1\,
      CO(2) => \p_Val2_s_fu_1829_p2__0_carry__2_n_2\,
      CO(1) => \p_Val2_s_fu_1829_p2__0_carry__2_n_3\,
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry__2_n_4\,
      CYINIT => '0',
      DI(3) => \p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1\,
      DI(2) => \p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1\,
      DI(1) => \p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1\,
      DI(0) => \p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1\,
      O(3 downto 2) => p_Val2_1_fu_1835_p4(1 downto 0),
      O(1) => tmp_27_fu_1845_p3,
      O(0) => \NLW_p_Val2_s_fu_1829_p2__0_carry__2_O_UNCONNECTED\(0),
      S(3) => \p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1\,
      S(2) => \p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1\,
      S(1) => \p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1\,
      S(0) => \p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(14),
      I1 => add_ln703_22_reg_2523(14),
      I2 => add_ln703_15_reg_2518(14),
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(13),
      I1 => add_ln703_22_reg_2523(13),
      I2 => add_ln703_15_reg_2518(13),
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(12),
      I1 => add_ln703_22_reg_2523(12),
      I2 => add_ln703_15_reg_2518(12),
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(11),
      I1 => add_ln703_22_reg_2523(11),
      I2 => add_ln703_15_reg_2518(11),
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(15),
      I1 => add_ln703_22_reg_2523(15),
      I2 => add_ln703_15_reg_2518(15),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__2_i_1_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_5_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(14),
      I1 => add_ln703_22_reg_2523(14),
      I2 => add_ln703_15_reg_2518(14),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__2_i_2_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_6_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(13),
      I1 => add_ln703_22_reg_2523(13),
      I2 => add_ln703_15_reg_2518(13),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__2_i_3_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_7_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(12),
      I1 => add_ln703_22_reg_2523(12),
      I2 => add_ln703_15_reg_2518(12),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__2_i_4_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__2_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1829_p2__0_carry__2_n_1\,
      CO(3) => \p_Val2_s_fu_1829_p2__0_carry__3_n_1\,
      CO(2) => \p_Val2_s_fu_1829_p2__0_carry__3_n_2\,
      CO(1) => \p_Val2_s_fu_1829_p2__0_carry__3_n_3\,
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry__3_n_4\,
      CYINIT => '0',
      DI(3) => \p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1\,
      DI(2) => \p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1\,
      DI(1) => \p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1\,
      DI(0) => \p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1\,
      O(3 downto 0) => p_Val2_1_fu_1835_p4(5 downto 2),
      S(3) => \p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1\,
      S(2) => \p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1\,
      S(1) => \p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1\,
      S(0) => \p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(18),
      I1 => add_ln703_22_reg_2523(18),
      I2 => add_ln703_15_reg_2518(18),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(17),
      I1 => add_ln703_22_reg_2523(17),
      I2 => add_ln703_15_reg_2518(17),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(16),
      I1 => add_ln703_22_reg_2523(16),
      I2 => add_ln703_15_reg_2518(16),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(15),
      I1 => add_ln703_22_reg_2523(15),
      I2 => add_ln703_15_reg_2518(15),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln703_15_reg_2518(18),
      I1 => add_ln703_22_reg_2523(18),
      I2 => add_ln703_12_reg_2513(18),
      I3 => add_ln703_15_reg_2518(19),
      I4 => add_ln703_12_reg_2513(19),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_5_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_s_fu_1829_p2__0_carry__3_i_2_n_1\,
      I1 => add_ln703_12_reg_2513(18),
      I2 => add_ln703_22_reg_2523(18),
      I3 => add_ln703_15_reg_2518(18),
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_6_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(17),
      I1 => add_ln703_22_reg_2523(17),
      I2 => add_ln703_15_reg_2518(17),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__3_i_3_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_7_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(16),
      I1 => add_ln703_22_reg_2523(16),
      I2 => add_ln703_15_reg_2518(16),
      I3 => \p_Val2_s_fu_1829_p2__0_carry__3_i_4_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry__3_i_8_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1829_p2__0_carry__3_n_1\,
      CO(3 downto 1) => \NLW_p_Val2_s_fu_1829_p2__0_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_s_fu_1829_p2__0_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln703_12_reg_2513(20),
      O(3 downto 2) => \NLW_p_Val2_s_fu_1829_p2__0_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_1_fu_1835_p4_0(7),
      O(0) => p_Val2_1_fu_1835_p4(6),
      S(3 downto 2) => B"00",
      S(1) => add_ln703_12_reg_2513(21),
      S(0) => \p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => add_ln703_15_reg_2518(19),
      I1 => add_ln703_12_reg_2513(19),
      I2 => add_ln703_12_reg_2513(20),
      O => \p_Val2_s_fu_1829_p2__0_carry__4_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(2),
      I1 => add_ln703_22_reg_2523(2),
      I2 => add_ln703_15_reg_2518(2),
      O => \p_Val2_s_fu_1829_p2__0_carry_i_1_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_12_reg_2513(1),
      I1 => add_ln703_22_reg_2523(1),
      I2 => add_ln703_15_reg_2518(1),
      O => \p_Val2_s_fu_1829_p2__0_carry_i_2_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln703_22_reg_2523(0),
      I1 => add_ln703_12_reg_2513(0),
      I2 => add_ln703_15_reg_2518(0),
      O => \p_Val2_s_fu_1829_p2__0_carry_i_3_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(3),
      I1 => add_ln703_22_reg_2523(3),
      I2 => add_ln703_15_reg_2518(3),
      I3 => \p_Val2_s_fu_1829_p2__0_carry_i_1_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry_i_4_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(2),
      I1 => add_ln703_22_reg_2523(2),
      I2 => add_ln703_15_reg_2518(2),
      I3 => \p_Val2_s_fu_1829_p2__0_carry_i_2_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry_i_5_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln703_12_reg_2513(1),
      I1 => add_ln703_22_reg_2523(1),
      I2 => add_ln703_15_reg_2518(1),
      I3 => \p_Val2_s_fu_1829_p2__0_carry_i_3_n_1\,
      O => \p_Val2_s_fu_1829_p2__0_carry_i_6_n_1\
    );
\p_Val2_s_fu_1829_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln703_22_reg_2523(0),
      I1 => add_ln703_12_reg_2513(0),
      I2 => add_ln703_15_reg_2518(0),
      O => \p_Val2_s_fu_1829_p2__0_carry_i_7_n_1\
    );
\p_i_10__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_11__1_n_1\,
      CO(3) => \p_i_10__1_n_1\,
      CO(2) => \p_i_10__1_n_2\,
      CO(1) => \p_i_10__1_n_3\,
      CO(0) => \p_i_10__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln703_3_reg_2473(15 downto 12),
      O(3) => \p_i_10__1_n_5\,
      O(2) => \p_i_10__1_n_6\,
      O(1) => \p_i_10__1_n_7\,
      O(0) => \p_i_10__1_n_8\,
      S(3) => \p_i_15__1_n_1\,
      S(2) => \p_i_16__1_n_1\,
      S(1) => \p_i_17__1_n_1\,
      S(0) => \p_i_18__0_n_1\
    );
\p_i_11__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_12__1_n_1\,
      CO(3) => \p_i_11__1_n_1\,
      CO(2) => \p_i_11__1_n_2\,
      CO(1) => \p_i_11__1_n_3\,
      CO(0) => \p_i_11__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln703_3_reg_2473(11 downto 8),
      O(3) => \p_i_11__1_n_5\,
      O(2) => \p_i_11__1_n_6\,
      O(1) => \p_i_11__1_n_7\,
      O(0) => \p_i_11__1_n_8\,
      S(3) => \p_i_19__0_n_1\,
      S(2) => \p_i_20__0_n_1\,
      S(1) => \p_i_21__0_n_1\,
      S(0) => \p_i_22__0_n_1\
    );
\p_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_13__1_n_1\,
      CO(3) => \p_i_12__1_n_1\,
      CO(2) => \p_i_12__1_n_2\,
      CO(1) => \p_i_12__1_n_3\,
      CO(0) => \p_i_12__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln703_3_reg_2473(7 downto 4),
      O(3) => \p_i_12__1_n_5\,
      O(2) => \p_i_12__1_n_6\,
      O(1) => \p_i_12__1_n_7\,
      O(0) => \p_i_12__1_n_8\,
      S(3) => \p_i_23__0_n_1\,
      S(2) => \p_i_24__0_n_1\,
      S(1) => \p_i_25__0_n_1\,
      S(0) => \p_i_26__0_n_1\
    );
\p_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_13__1_n_1\,
      CO(2) => \p_i_13__1_n_2\,
      CO(1) => \p_i_13__1_n_3\,
      CO(0) => \p_i_13__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln703_3_reg_2473(3 downto 0),
      O(3) => \p_i_13__1_n_5\,
      O(2) => \p_i_13__1_n_6\,
      O(1) => \p_i_13__1_n_7\,
      O(0) => \p_i_13__1_n_8\,
      S(3) => \p_i_27__0_n_1\,
      S(2) => p_i_28_n_1,
      S(1) => p_i_29_n_1,
      S(0) => p_i_30_n_1
    );
\p_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(16),
      I1 => add_ln703_2_reg_2468(16),
      O => \p_i_14__1_n_1\
    );
\p_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(15),
      I1 => add_ln703_2_reg_2468(15),
      O => \p_i_15__1_n_1\
    );
\p_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(14),
      I1 => add_ln703_2_reg_2468(14),
      O => \p_i_16__1_n_1\
    );
\p_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(13),
      I1 => add_ln703_2_reg_2468(13),
      O => \p_i_17__1_n_1\
    );
\p_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(12),
      I1 => add_ln703_2_reg_2468(12),
      O => \p_i_18__0_n_1\
    );
\p_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(11),
      I1 => add_ln703_2_reg_2468(11),
      O => \p_i_19__0_n_1\
    );
\p_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(10),
      I1 => add_ln703_2_reg_2468(10),
      O => \p_i_20__0_n_1\
    );
\p_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(9),
      I1 => add_ln703_2_reg_2468(9),
      O => \p_i_21__0_n_1\
    );
\p_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(8),
      I1 => add_ln703_2_reg_2468(8),
      O => \p_i_22__0_n_1\
    );
\p_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(7),
      I1 => add_ln703_2_reg_2468(7),
      O => \p_i_23__0_n_1\
    );
\p_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(6),
      I1 => add_ln703_2_reg_2468(6),
      O => \p_i_24__0_n_1\
    );
\p_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(5),
      I1 => add_ln703_2_reg_2468(5),
      O => \p_i_25__0_n_1\
    );
\p_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(4),
      I1 => add_ln703_2_reg_2468(4),
      O => \p_i_26__0_n_1\
    );
\p_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(3),
      I1 => add_ln703_2_reg_2468(3),
      O => \p_i_27__0_n_1\
    );
p_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(2),
      I1 => add_ln703_2_reg_2468(2),
      O => p_i_28_n_1
    );
p_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(1),
      I1 => add_ln703_2_reg_2468(1),
      O => p_i_29_n_1
    );
p_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln703_3_reg_2473(0),
      I1 => add_ln703_2_reg_2468(0),
      O => p_i_30_n_1
    );
\p_i_9__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_10__1_n_1\,
      CO(3 downto 2) => \NLW_p_i_9__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_9__2_n_3\,
      CO(0) => \p_i_9__2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln703_3_reg_2473(16),
      O(3) => \NLW_p_i_9__2_O_UNCONNECTED\(3),
      O(2) => \p_i_9__2_n_6\,
      O(1) => \p_i_9__2_n_7\,
      O(0) => \p_i_9__2_n_8\,
      S(3) => '0',
      S(2 downto 1) => add_ln703_2_reg_2468(18 downto 17),
      S(0) => \p_i_14__1_n_1\
    );
\right_border_buf_0_10_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(0),
      Q => right_border_buf_0_10_fu_290(0),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(1),
      Q => right_border_buf_0_10_fu_290(1),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(2),
      Q => right_border_buf_0_10_fu_290(2),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(3),
      Q => right_border_buf_0_10_fu_290(3),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(4),
      Q => right_border_buf_0_10_fu_290(4),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(5),
      Q => right_border_buf_0_10_fu_290(5),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(6),
      Q => right_border_buf_0_10_fu_290(6),
      R => '0'
    );
\right_border_buf_0_10_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din2(7),
      Q => right_border_buf_0_10_fu_290(7),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(0),
      Q => right_border_buf_0_11_fu_294(0),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(1),
      Q => right_border_buf_0_11_fu_294(1),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(2),
      Q => right_border_buf_0_11_fu_294(2),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(3),
      Q => right_border_buf_0_11_fu_294(3),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(4),
      Q => right_border_buf_0_11_fu_294(4),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(5),
      Q => right_border_buf_0_11_fu_294(5),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(6),
      Q => right_border_buf_0_11_fu_294(6),
      R => '0'
    );
\right_border_buf_0_11_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_10_fu_290(7),
      Q => right_border_buf_0_11_fu_294(7),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(0),
      Q => right_border_buf_0_12_fu_298(0),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(1),
      Q => right_border_buf_0_12_fu_298(1),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(2),
      Q => right_border_buf_0_12_fu_298(2),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(3),
      Q => right_border_buf_0_12_fu_298(3),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(4),
      Q => right_border_buf_0_12_fu_298(4),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(5),
      Q => right_border_buf_0_12_fu_298(5),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(6),
      Q => right_border_buf_0_12_fu_298(6),
      R => '0'
    );
\right_border_buf_0_12_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_11_fu_294(7),
      Q => right_border_buf_0_12_fu_298(7),
      R => '0'
    );
\right_border_buf_0_13_fu_302[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => icmp_ln887_reg_2291,
      I1 => \icmp_ln899_reg_2300_reg_n_1_[0]\,
      I2 => and_ln118_reg_2360_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      O => \right_border_buf_0_13_fu_302[7]_i_2_n_1\
    );
\right_border_buf_0_13_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_19,
      Q => right_border_buf_0_13_fu_302(0),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_18,
      Q => right_border_buf_0_13_fu_302(1),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_17,
      Q => right_border_buf_0_13_fu_302(2),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_16,
      Q => right_border_buf_0_13_fu_302(3),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_15,
      Q => right_border_buf_0_13_fu_302(4),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_14,
      Q => right_border_buf_0_13_fu_302(5),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_13,
      Q => right_border_buf_0_13_fu_302(6),
      R => '0'
    );
\right_border_buf_0_13_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_8_U_n_12,
      Q => right_border_buf_0_13_fu_302(7),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(0),
      Q => right_border_buf_0_14_fu_306(0),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(1),
      Q => right_border_buf_0_14_fu_306(1),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(2),
      Q => right_border_buf_0_14_fu_306(2),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(3),
      Q => right_border_buf_0_14_fu_306(3),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(4),
      Q => right_border_buf_0_14_fu_306(4),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(5),
      Q => right_border_buf_0_14_fu_306(5),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(6),
      Q => right_border_buf_0_14_fu_306(6),
      R => '0'
    );
\right_border_buf_0_14_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din3(7),
      Q => right_border_buf_0_14_fu_306(7),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(0),
      Q => right_border_buf_0_1_fu_254(0),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(1),
      Q => right_border_buf_0_1_fu_254(1),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(2),
      Q => right_border_buf_0_1_fu_254(2),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(3),
      Q => right_border_buf_0_1_fu_254(3),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(4),
      Q => right_border_buf_0_1_fu_254(4),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(5),
      Q => right_border_buf_0_1_fu_254(5),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(6),
      Q => right_border_buf_0_1_fu_254(6),
      R => '0'
    );
\right_border_buf_0_1_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_s_fu_250(7),
      Q => right_border_buf_0_1_fu_254(7),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(0),
      Q => right_border_buf_0_2_fu_258(0),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(1),
      Q => right_border_buf_0_2_fu_258(1),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(2),
      Q => right_border_buf_0_2_fu_258(2),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(3),
      Q => right_border_buf_0_2_fu_258(3),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(4),
      Q => right_border_buf_0_2_fu_258(4),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(5),
      Q => right_border_buf_0_2_fu_258(5),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(6),
      Q => right_border_buf_0_2_fu_258(6),
      R => '0'
    );
\right_border_buf_0_2_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_1_fu_254(7),
      Q => right_border_buf_0_2_fu_258(7),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(0),
      Q => right_border_buf_0_3_fu_262(0),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(1),
      Q => right_border_buf_0_3_fu_262(1),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(2),
      Q => right_border_buf_0_3_fu_262(2),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(3),
      Q => right_border_buf_0_3_fu_262(3),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(4),
      Q => right_border_buf_0_3_fu_262(4),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(5),
      Q => right_border_buf_0_3_fu_262(5),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(6),
      Q => right_border_buf_0_3_fu_262(6),
      R => '0'
    );
\right_border_buf_0_3_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_4_fu_266(7),
      Q => right_border_buf_0_3_fu_262(7),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_15,
      Q => right_border_buf_0_4_fu_266(0),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_14,
      Q => right_border_buf_0_4_fu_266(1),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_13,
      Q => right_border_buf_0_4_fu_266(2),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_12,
      Q => right_border_buf_0_4_fu_266(3),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_11,
      Q => right_border_buf_0_4_fu_266(4),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_10,
      Q => right_border_buf_0_4_fu_266(5),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_9,
      Q => right_border_buf_0_4_fu_266(6),
      R => '0'
    );
\right_border_buf_0_4_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => k_buf_0_val_9_U_n_8,
      Q => right_border_buf_0_4_fu_266(7),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(0),
      Q => right_border_buf_0_5_fu_270(0),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(1),
      Q => right_border_buf_0_5_fu_270(1),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(2),
      Q => right_border_buf_0_5_fu_270(2),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(3),
      Q => right_border_buf_0_5_fu_270(3),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(4),
      Q => right_border_buf_0_5_fu_270(4),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(5),
      Q => right_border_buf_0_5_fu_270(5),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(6),
      Q => right_border_buf_0_5_fu_270(6),
      R => '0'
    );
\right_border_buf_0_5_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din1(7),
      Q => right_border_buf_0_5_fu_270(7),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(0),
      Q => right_border_buf_0_6_fu_274(0),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(1),
      Q => right_border_buf_0_6_fu_274(1),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(2),
      Q => right_border_buf_0_6_fu_274(2),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(3),
      Q => right_border_buf_0_6_fu_274(3),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(4),
      Q => right_border_buf_0_6_fu_274(4),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(5),
      Q => right_border_buf_0_6_fu_274(5),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(6),
      Q => right_border_buf_0_6_fu_274(6),
      R => '0'
    );
\right_border_buf_0_6_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_5_fu_270(7),
      Q => right_border_buf_0_6_fu_274(7),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(0),
      Q => right_border_buf_0_7_fu_278(0),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(1),
      Q => right_border_buf_0_7_fu_278(1),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(2),
      Q => right_border_buf_0_7_fu_278(2),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(3),
      Q => right_border_buf_0_7_fu_278(3),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(4),
      Q => right_border_buf_0_7_fu_278(4),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(5),
      Q => right_border_buf_0_7_fu_278(5),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(6),
      Q => right_border_buf_0_7_fu_278(6),
      R => '0'
    );
\right_border_buf_0_7_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => right_border_buf_0_6_fu_274(7),
      Q => right_border_buf_0_7_fu_278(7),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(0),
      Q => right_border_buf_0_8_fu_282(0),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(1),
      Q => right_border_buf_0_8_fu_282(1),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(2),
      Q => right_border_buf_0_8_fu_282(2),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(3),
      Q => right_border_buf_0_8_fu_282(3),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(4),
      Q => right_border_buf_0_8_fu_282(4),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(5),
      Q => right_border_buf_0_8_fu_282(5),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(6),
      Q => right_border_buf_0_8_fu_282(6),
      R => '0'
    );
\right_border_buf_0_8_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din4(7),
      Q => right_border_buf_0_8_fu_282(7),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(0),
      Q => right_border_buf_0_9_fu_286(0),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(1),
      Q => right_border_buf_0_9_fu_286(1),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(2),
      Q => right_border_buf_0_9_fu_286(2),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(3),
      Q => right_border_buf_0_9_fu_286(3),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(4),
      Q => right_border_buf_0_9_fu_286(4),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(5),
      Q => right_border_buf_0_9_fu_286(5),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(6),
      Q => right_border_buf_0_9_fu_286(6),
      R => '0'
    );
\right_border_buf_0_9_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we111_out,
      D => right_border_buf_0_13_fu_302(7),
      Q => right_border_buf_0_9_fu_286(7),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(0),
      Q => right_border_buf_0_s_fu_250(0),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(1),
      Q => right_border_buf_0_s_fu_250(1),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(2),
      Q => right_border_buf_0_s_fu_250(2),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(3),
      Q => right_border_buf_0_s_fu_250(3),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(4),
      Q => right_border_buf_0_s_fu_250(4),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(5),
      Q => right_border_buf_0_s_fu_250(5),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(6),
      Q => right_border_buf_0_s_fu_250(6),
      R => '0'
    );
\right_border_buf_0_s_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => din0(7),
      Q => right_border_buf_0_s_fu_250(7),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(0),
      Q => src_kernel_win_0_va_10_fu_210(0),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(1),
      Q => src_kernel_win_0_va_10_fu_210(1),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(2),
      Q => src_kernel_win_0_va_10_fu_210(2),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(3),
      Q => src_kernel_win_0_va_10_fu_210(3),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(4),
      Q => src_kernel_win_0_va_10_fu_210(4),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(5),
      Q => src_kernel_win_0_va_10_fu_210(5),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(6),
      Q => src_kernel_win_0_va_10_fu_210(6),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_9_fu_206(7),
      Q => src_kernel_win_0_va_10_fu_210(7),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(0),
      Q => src_kernel_win_0_va_11_fu_214(0),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(1),
      Q => src_kernel_win_0_va_11_fu_214(1),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(2),
      Q => src_kernel_win_0_va_11_fu_214(2),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(3),
      Q => src_kernel_win_0_va_11_fu_214(3),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(4),
      Q => src_kernel_win_0_va_11_fu_214(4),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(5),
      Q => src_kernel_win_0_va_11_fu_214(5),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(6),
      Q => src_kernel_win_0_va_11_fu_214(6),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_10_fu_210(7),
      Q => src_kernel_win_0_va_11_fu_214(7),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(0),
      Q => src_kernel_win_0_va_12_fu_218(0),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(1),
      Q => src_kernel_win_0_va_12_fu_218(1),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(2),
      Q => src_kernel_win_0_va_12_fu_218(2),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(3),
      Q => src_kernel_win_0_va_12_fu_218(3),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(4),
      Q => src_kernel_win_0_va_12_fu_218(4),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(5),
      Q => src_kernel_win_0_va_12_fu_218(5),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(6),
      Q => src_kernel_win_0_va_12_fu_218(6),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(7),
      Q => src_kernel_win_0_va_12_fu_218(7),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(0),
      Q => src_kernel_win_0_va_13_fu_222(0),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(1),
      Q => src_kernel_win_0_va_13_fu_222(1),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(2),
      Q => src_kernel_win_0_va_13_fu_222(2),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(3),
      Q => src_kernel_win_0_va_13_fu_222(3),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(4),
      Q => src_kernel_win_0_va_13_fu_222(4),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(5),
      Q => src_kernel_win_0_va_13_fu_222(5),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(6),
      Q => src_kernel_win_0_va_13_fu_222(6),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_12_fu_218(7),
      Q => src_kernel_win_0_va_13_fu_222(7),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(0),
      Q => src_kernel_win_0_va_14_fu_226(0),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(1),
      Q => src_kernel_win_0_va_14_fu_226(1),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(2),
      Q => src_kernel_win_0_va_14_fu_226(2),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(3),
      Q => src_kernel_win_0_va_14_fu_226(3),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(4),
      Q => src_kernel_win_0_va_14_fu_226(4),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(5),
      Q => src_kernel_win_0_va_14_fu_226(5),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(6),
      Q => src_kernel_win_0_va_14_fu_226(6),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_13_fu_222(7),
      Q => src_kernel_win_0_va_14_fu_226(7),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln444_reg_2351_pp0_iter3_reg,
      O => src_kernel_win_0_va_15_fu_2300
    );
\src_kernel_win_0_va_15_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(0),
      Q => src_kernel_win_0_va_15_fu_230(0),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(1),
      Q => src_kernel_win_0_va_15_fu_230(1),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(2),
      Q => src_kernel_win_0_va_15_fu_230(2),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(3),
      Q => src_kernel_win_0_va_15_fu_230(3),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(4),
      Q => src_kernel_win_0_va_15_fu_230(4),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(5),
      Q => src_kernel_win_0_va_15_fu_230(5),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(6),
      Q => src_kernel_win_0_va_15_fu_230(6),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2300,
      D => grp_fu_1932_p1(7),
      Q => src_kernel_win_0_va_15_fu_230(7),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[0]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[1]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[2]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[3]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[4]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[5]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[6]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_16_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[7]\,
      Q => \src_kernel_win_0_va_16_fu_234_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[0]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[1]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[2]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[3]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[4]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[5]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[6]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_17_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_16_fu_234_reg_n_1_[7]\,
      Q => \src_kernel_win_0_va_17_fu_238_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[0]\,
      Q => src_kernel_win_0_va_18_fu_242(0),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[1]\,
      Q => src_kernel_win_0_va_18_fu_242(1),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[2]\,
      Q => src_kernel_win_0_va_18_fu_242(2),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[3]\,
      Q => src_kernel_win_0_va_18_fu_242(3),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[4]\,
      Q => src_kernel_win_0_va_18_fu_242(4),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[5]\,
      Q => src_kernel_win_0_va_18_fu_242(5),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[6]\,
      Q => src_kernel_win_0_va_18_fu_242(6),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => \src_kernel_win_0_va_17_fu_238_reg_n_1_[7]\,
      Q => src_kernel_win_0_va_18_fu_242(7),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(0),
      Q => src_kernel_win_0_va_19_fu_246(0),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(1),
      Q => src_kernel_win_0_va_19_fu_246(1),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(2),
      Q => src_kernel_win_0_va_19_fu_246(2),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(3),
      Q => src_kernel_win_0_va_19_fu_246(3),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(4),
      Q => src_kernel_win_0_va_19_fu_246(4),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(5),
      Q => src_kernel_win_0_va_19_fu_246(5),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(6),
      Q => src_kernel_win_0_va_19_fu_246(6),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_fu_2340,
      D => src_kernel_win_0_va_18_fu_242(7),
      Q => src_kernel_win_0_va_19_fu_246(7),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[0]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[1]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[2]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[3]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[4]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[5]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[6]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_1_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_fu_170_reg_n_1_[7]\,
      Q => \src_kernel_win_0_va_1_fu_174_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(0),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(1),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(2),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(3),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(4),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(5),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(6),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433(7),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(0),
      Q => src_kernel_win_0_va_20_reg_2433(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(1),
      Q => src_kernel_win_0_va_20_reg_2433(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(2),
      Q => src_kernel_win_0_va_20_reg_2433(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(3),
      Q => src_kernel_win_0_va_20_reg_2433(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(4),
      Q => src_kernel_win_0_va_20_reg_2433(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(5),
      Q => src_kernel_win_0_va_20_reg_2433(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(6),
      Q => src_kernel_win_0_va_20_reg_2433(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_fu_1340_p3(7),
      Q => src_kernel_win_0_va_20_reg_2433(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(0),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(1),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(2),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(3),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(4),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(5),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(6),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439(7),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(0),
      Q => src_kernel_win_0_va_21_reg_2439(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(1),
      Q => src_kernel_win_0_va_21_reg_2439(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(2),
      Q => src_kernel_win_0_va_21_reg_2439(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(3),
      Q => src_kernel_win_0_va_21_reg_2439(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(4),
      Q => src_kernel_win_0_va_21_reg_2439(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(5),
      Q => src_kernel_win_0_va_21_reg_2439(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(6),
      Q => src_kernel_win_0_va_21_reg_2439(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_fu_1362_p3(7),
      Q => src_kernel_win_0_va_21_reg_2439(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(0),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(1),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(2),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(3),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(4),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(5),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(6),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2445(7),
      Q => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[0]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[1]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[2]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[3]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[4]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[5]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[6]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_22_reg_2445_pp0_iter3_reg_reg_n_1_[7]\,
      Q => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(0),
      Q => src_kernel_win_0_va_22_reg_2445(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(1),
      Q => src_kernel_win_0_va_22_reg_2445(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(2),
      Q => src_kernel_win_0_va_22_reg_2445(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(3),
      Q => src_kernel_win_0_va_22_reg_2445(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(4),
      Q => src_kernel_win_0_va_22_reg_2445(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(5),
      Q => src_kernel_win_0_va_22_reg_2445(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(6),
      Q => src_kernel_win_0_va_22_reg_2445(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_fu_1384_p3(7),
      Q => src_kernel_win_0_va_22_reg_2445(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(0),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(1),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(2),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(3),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(4),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(5),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(6),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_23_reg_2451(7),
      Q => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[0]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[1]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[2]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[3]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[4]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[5]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[6]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \src_kernel_win_0_va_23_reg_2451_pp0_iter3_reg_reg_n_1_[7]\,
      Q => src_kernel_win_0_va_23_reg_2451_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_9_U_n_24,
      Q => src_kernel_win_0_va_23_reg_2451(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_47,
      Q => src_kernel_win_0_va_23_reg_2451(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_46,
      Q => src_kernel_win_0_va_23_reg_2451(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_45,
      Q => src_kernel_win_0_va_23_reg_2451(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_44,
      Q => src_kernel_win_0_va_23_reg_2451(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_43,
      Q => src_kernel_win_0_va_23_reg_2451(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_8_U_n_42,
      Q => src_kernel_win_0_va_23_reg_2451(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => k_buf_0_val_9_U_n_23,
      Q => src_kernel_win_0_va_23_reg_2451(7),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(0),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(1),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(2),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(3),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(4),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(5),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(6),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_24_fu_1428_p3(7),
      Q => \src_kernel_win_0_va_24_reg_2457_reg_n_1_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[0]\,
      Q => src_kernel_win_0_va_2_fu_178(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[1]\,
      Q => src_kernel_win_0_va_2_fu_178(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[2]\,
      Q => src_kernel_win_0_va_2_fu_178(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[3]\,
      Q => src_kernel_win_0_va_2_fu_178(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[4]\,
      Q => src_kernel_win_0_va_2_fu_178(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[5]\,
      Q => src_kernel_win_0_va_2_fu_178(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[6]\,
      Q => src_kernel_win_0_va_2_fu_178(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => \src_kernel_win_0_va_1_fu_174_reg_n_1_[7]\,
      Q => src_kernel_win_0_va_2_fu_178(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(0),
      Q => src_kernel_win_0_va_4_fu_186(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(1),
      Q => src_kernel_win_0_va_4_fu_186(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(2),
      Q => src_kernel_win_0_va_4_fu_186(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(3),
      Q => src_kernel_win_0_va_4_fu_186(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(4),
      Q => src_kernel_win_0_va_4_fu_186(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(5),
      Q => src_kernel_win_0_va_4_fu_186(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(6),
      Q => src_kernel_win_0_va_4_fu_186(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_21_reg_2439_pp0_iter4_reg(7),
      Q => src_kernel_win_0_va_4_fu_186(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(0),
      Q => src_kernel_win_0_va_5_fu_190(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(1),
      Q => src_kernel_win_0_va_5_fu_190(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(2),
      Q => src_kernel_win_0_va_5_fu_190(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(3),
      Q => src_kernel_win_0_va_5_fu_190(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(4),
      Q => src_kernel_win_0_va_5_fu_190(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(5),
      Q => src_kernel_win_0_va_5_fu_190(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(6),
      Q => src_kernel_win_0_va_5_fu_190(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_4_fu_186(7),
      Q => src_kernel_win_0_va_5_fu_190(7),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(0),
      Q => src_kernel_win_0_va_6_fu_194(0),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(1),
      Q => src_kernel_win_0_va_6_fu_194(1),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(2),
      Q => src_kernel_win_0_va_6_fu_194(2),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(3),
      Q => src_kernel_win_0_va_6_fu_194(3),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(4),
      Q => src_kernel_win_0_va_6_fu_194(4),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(5),
      Q => src_kernel_win_0_va_6_fu_194(5),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(6),
      Q => src_kernel_win_0_va_6_fu_194(6),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_5_fu_190(7),
      Q => src_kernel_win_0_va_6_fu_194(7),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(0),
      Q => src_kernel_win_0_va_7_fu_198(0),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(1),
      Q => src_kernel_win_0_va_7_fu_198(1),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(2),
      Q => src_kernel_win_0_va_7_fu_198(2),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(3),
      Q => src_kernel_win_0_va_7_fu_198(3),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(4),
      Q => src_kernel_win_0_va_7_fu_198(4),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(5),
      Q => src_kernel_win_0_va_7_fu_198(5),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(6),
      Q => src_kernel_win_0_va_7_fu_198(6),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_6_fu_194(7),
      Q => src_kernel_win_0_va_7_fu_198(7),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(0),
      Q => src_kernel_win_0_va_8_fu_202(0),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(1),
      Q => src_kernel_win_0_va_8_fu_202(1),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(2),
      Q => src_kernel_win_0_va_8_fu_202(2),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(3),
      Q => src_kernel_win_0_va_8_fu_202(3),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(4),
      Q => src_kernel_win_0_va_8_fu_202(4),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(5),
      Q => src_kernel_win_0_va_8_fu_202(5),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(6),
      Q => src_kernel_win_0_va_8_fu_202(6),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_22_reg_2445_pp0_iter4_reg(7),
      Q => src_kernel_win_0_va_8_fu_202(7),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(0),
      Q => src_kernel_win_0_va_9_fu_206(0),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(1),
      Q => src_kernel_win_0_va_9_fu_206(1),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(2),
      Q => src_kernel_win_0_va_9_fu_206(2),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(3),
      Q => src_kernel_win_0_va_9_fu_206(3),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(4),
      Q => src_kernel_win_0_va_9_fu_206(4),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(5),
      Q => src_kernel_win_0_va_9_fu_206(5),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(6),
      Q => src_kernel_win_0_va_9_fu_206(6),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_8_fu_202(7),
      Q => src_kernel_win_0_va_9_fu_206(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(0),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[0]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(1),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[1]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(2),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[2]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(3),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[3]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(4),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[4]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(5),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[5]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(6),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[6]\,
      R => '0'
    );
\src_kernel_win_0_va_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_2100,
      D => src_kernel_win_0_va_20_reg_2433_pp0_iter4_reg(7),
      Q => \src_kernel_win_0_va_fu_170_reg_n_1_[7]\,
      R => '0'
    );
\t_V_3_reg_445[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[0]\,
      O => j_V_fu_916_p2(0)
    );
\t_V_3_reg_445[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[1]\,
      I1 => \t_V_3_reg_445_reg_n_1_[0]\,
      O => j_V_fu_916_p2(1)
    );
\t_V_3_reg_445[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(0),
      I1 => \t_V_3_reg_445_reg_n_1_[0]\,
      I2 => \t_V_3_reg_445_reg_n_1_[1]\,
      O => j_V_fu_916_p2(2)
    );
\t_V_3_reg_445[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \t_V_3_reg_445_reg_n_1_[1]\,
      I3 => \t_V_3_reg_445_reg_n_1_[0]\,
      O => j_V_fu_916_p2(3)
    );
\t_V_3_reg_445[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \t_V_3_reg_445_reg_n_1_[0]\,
      I3 => \t_V_3_reg_445_reg_n_1_[1]\,
      I4 => sel0(0),
      O => j_V_fu_916_p2(4)
    );
\t_V_3_reg_445[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => \t_V_3_reg_445_reg_n_1_[1]\,
      I4 => \t_V_3_reg_445_reg_n_1_[0]\,
      I5 => sel0(1),
      O => j_V_fu_916_p2(5)
    );
\t_V_3_reg_445[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(4),
      I1 => \t_V_3_reg_445[9]_i_4_n_1\,
      O => j_V_fu_916_p2(6)
    );
\t_V_3_reg_445[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => \t_V_3_reg_445[9]_i_4_n_1\,
      O => j_V_fu_916_p2(7)
    );
\t_V_3_reg_445[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => \t_V_3_reg_445[9]_i_4_n_1\,
      I3 => sel0(4),
      O => j_V_fu_916_p2(8)
    );
\t_V_3_reg_445[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln444_fu_910_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      O => t_V_3_reg_445
    );
\t_V_3_reg_445[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln444_fu_910_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_3_reg_4450
    );
\t_V_3_reg_445[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(4),
      I3 => \t_V_3_reg_445[9]_i_4_n_1\,
      I4 => sel0(5),
      O => j_V_fu_916_p2(9)
    );
\t_V_3_reg_445[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => \t_V_3_reg_445_reg_n_1_[1]\,
      I3 => \t_V_3_reg_445_reg_n_1_[0]\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \t_V_3_reg_445[9]_i_4_n_1\
    );
\t_V_3_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(0),
      Q => \t_V_3_reg_445_reg_n_1_[0]\,
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(1),
      Q => \t_V_3_reg_445_reg_n_1_[1]\,
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(2),
      Q => sel0(0),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(3),
      Q => sel0(1),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(4),
      Q => sel0(2),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(5),
      Q => sel0(3),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(6),
      Q => sel0(4),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(7),
      Q => sel0(5),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(8),
      Q => sel0(6),
      R => t_V_3_reg_445
    );
\t_V_3_reg_445_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4450,
      D => j_V_fu_916_p2(9),
      Q => sel0(7),
      R => t_V_3_reg_445
    );
\t_V_reg_434[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_Filter2D_fu_40_ap_start_reg_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state11,
      O => t_V_reg_434
    );
\t_V_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(0),
      Q => \t_V_reg_434_reg_n_1_[0]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(1),
      Q => \t_V_reg_434_reg_n_1_[1]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(2),
      Q => \t_V_reg_434_reg_n_1_[2]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(3),
      Q => \t_V_reg_434_reg_n_1_[3]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(4),
      Q => \t_V_reg_434_reg_n_1_[4]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(5),
      Q => \t_V_reg_434_reg_n_1_[5]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(6),
      Q => \t_V_reg_434_reg_n_1_[6]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(7),
      Q => \t_V_reg_434_reg_n_1_[7]\,
      R => t_V_reg_434
    );
\t_V_reg_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_V_reg_2286(8),
      Q => \t_V_reg_434_reg_n_1_[8]\,
      R => t_V_reg_434
    );
\tmp_8_reg_2417[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => or_ln457_reg_2374,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      I4 => trunc_ln458_reg_2369(2),
      O => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln444_reg_2351_reg_n_1_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => or_ln457_reg_2374,
      O => tmp_8_reg_24170
    );
\tmp_8_reg_2417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_11,
      Q => tmp_8_reg_2417(0),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_20,
      Q => tmp_8_reg_2417(1),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_21,
      Q => tmp_8_reg_2417(2),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_22,
      Q => tmp_8_reg_2417(3),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_23,
      Q => tmp_8_reg_2417(4),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_24,
      Q => tmp_8_reg_2417(5),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_25,
      Q => tmp_8_reg_2417(6),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_8_reg_2417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_8_U_n_26,
      Q => tmp_8_reg_2417(7),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_7,
      Q => tmp_9_reg_2428(0),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_16,
      Q => tmp_9_reg_2428(1),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_17,
      Q => tmp_9_reg_2428(2),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_18,
      Q => tmp_9_reg_2428(3),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_19,
      Q => tmp_9_reg_2428(4),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_20,
      Q => tmp_9_reg_2428(5),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_21,
      Q => tmp_9_reg_2428(6),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\tmp_9_reg_2428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_24170,
      D => k_buf_0_val_9_U_n_22,
      Q => tmp_9_reg_2428(7),
      R => \tmp_8_reg_2417[7]_i_1_n_1\
    );
\trunc_ln458_reg_2369[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5B6"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[1]\,
      I1 => \t_V_3_reg_445_reg_n_1_[0]\,
      I2 => \x_reg_2364[5]_i_2_n_1\,
      I3 => \and_ln118_reg_2360[0]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(1)
    );
\trunc_ln458_reg_2369[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E00C3"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[0]\,
      I1 => \t_V_3_reg_445_reg_n_1_[1]\,
      I2 => sel0(0),
      I3 => \x_reg_2364[5]_i_2_n_1\,
      I4 => \or_ln457_reg_2374[0]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(2)
    );
\trunc_ln458_reg_2369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => \t_V_3_reg_445_reg_n_1_[0]\,
      Q => trunc_ln458_reg_2369(0),
      R => '0'
    );
\trunc_ln458_reg_2369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(1),
      Q => trunc_ln458_reg_2369(1),
      R => '0'
    );
\trunc_ln458_reg_2369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(2),
      Q => trunc_ln458_reg_2369(2),
      R => '0'
    );
\x_reg_2364[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5A5A5A2D"
    )
        port map (
      I0 => \or_ln457_reg_2374[0]_i_2_n_1\,
      I1 => \t_V_3_reg_445_reg_n_1_[0]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \t_V_3_reg_445_reg_n_1_[1]\,
      I5 => \x_reg_2364[5]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(3)
    );
\x_reg_2364[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222D2D2D22D"
    )
        port map (
      I0 => \or_ln457_reg_2374[0]_i_2_n_1\,
      I1 => \x_reg_2364[4]_i_2_n_1\,
      I2 => sel0(2),
      I3 => \x_reg_2364[4]_i_3_n_1\,
      I4 => sel0(1),
      I5 => \x_reg_2364[5]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(4)
    );
\x_reg_2364[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[0]\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \t_V_3_reg_445_reg_n_1_[1]\,
      I4 => \x_reg_2364[5]_i_2_n_1\,
      O => \x_reg_2364[4]_i_2_n_1\
    );
\x_reg_2364[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[1]\,
      I1 => sel0(0),
      O => \x_reg_2364[4]_i_3_n_1\
    );
\x_reg_2364[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1114"
    )
        port map (
      I0 => \x_reg_2364[5]_i_2_n_1\,
      I1 => \x_reg_2364[5]_i_3_n_1\,
      I2 => \x_reg_2364[5]_i_4_n_1\,
      I3 => \and_ln118_reg_2360[0]_i_2_n_1\,
      O => \x_reg_2364[5]_i_1_n_1\
    );
\x_reg_2364[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(4),
      I4 => sel0(7),
      O => \x_reg_2364[5]_i_2_n_1\
    );
\x_reg_2364[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sel0(3),
      I1 => \t_V_3_reg_445_reg_n_1_[1]\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      O => \x_reg_2364[5]_i_3_n_1\
    );
\x_reg_2364[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \t_V_3_reg_445_reg_n_1_[0]\,
      I1 => sel0(2),
      I2 => \t_V_3_reg_445_reg_n_1_[1]\,
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \x_reg_2364[5]_i_2_n_1\,
      O => \x_reg_2364[5]_i_4_n_1\
    );
\x_reg_2364[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3896969E38"
    )
        port map (
      I0 => sel0(7),
      I1 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => sel0(6),
      I5 => \x_reg_2364[9]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(6)
    );
\x_reg_2364[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B43C4BC3B0300C0"
    )
        port map (
      I0 => \x_reg_2364[9]_i_2_n_1\,
      I1 => sel0(7),
      I2 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => sel0(6),
      O => \x_reg_2364[7]_i_1_n_1\
    );
\x_reg_2364[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABEAA8AAA9AAA8AA"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I4 => sel0(7),
      I5 => \x_reg_2364[9]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(8)
    );
\x_reg_2364[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202202222222822"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => \and_ln118_reg_2360[0]_i_3_n_1\,
      I4 => sel0(4),
      I5 => \x_reg_2364[9]_i_2_n_1\,
      O => trunc_ln458_fu_1046_p1(9)
    );
\x_reg_2364[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888882"
    )
        port map (
      I0 => \x_reg_2364[5]_i_4_n_1\,
      I1 => sel0(3),
      I2 => \x_reg_2364[4]_i_3_n_1\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \x_reg_2364[5]_i_2_n_1\,
      O => \x_reg_2364[9]_i_2_n_1\
    );
\x_reg_2364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(3),
      Q => x_reg_2364(3),
      R => '0'
    );
\x_reg_2364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(4),
      Q => x_reg_2364(4),
      R => '0'
    );
\x_reg_2364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => \x_reg_2364[5]_i_1_n_1\,
      Q => x_reg_2364(5),
      R => '0'
    );
\x_reg_2364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(6),
      Q => x_reg_2364(6),
      R => '0'
    );
\x_reg_2364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => \x_reg_2364[7]_i_1_n_1\,
      Q => x_reg_2364(7),
      R => '0'
    );
\x_reg_2364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(8),
      Q => x_reg_2364(8),
      R => '0'
    );
\x_reg_2364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln118_reg_23600,
      D => trunc_ln458_fu_1046_p1(9),
      Q => x_reg_2364(9),
      R => '0'
    );
\xor_ln457_reg_2295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[7]\,
      I1 => \t_V_reg_434_reg_n_1_[5]\,
      I2 => \t_V_reg_434_reg_n_1_[8]\,
      I3 => \t_V_reg_434_reg_n_1_[6]\,
      O => xor_ln457_fu_478_p2
    );
\xor_ln457_reg_2295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln457_fu_478_p2,
      Q => xor_ln457_reg_2295,
      R => '0'
    );
\xor_ln493_1_reg_2326[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F10FF1"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      I4 => \icmp_ln899_1_reg_2317[0]_i_1_n_1\,
      O => xor_ln493_1_fu_764_p2(1)
    );
\xor_ln493_1_reg_2326[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0AEBF5F5F5FA"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \xor_ln493_2_reg_2331[2]_i_2_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      I4 => \t_V_reg_434_reg_n_1_[1]\,
      I5 => \icmp_ln899_1_reg_2317[0]_i_1_n_1\,
      O => \xor_ln493_1_reg_2326[2]_i_1_n_1\
    );
\xor_ln493_1_reg_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_1_fu_764_p2(1),
      Q => xor_ln493_1_reg_2326(1),
      R => '0'
    );
\xor_ln493_1_reg_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => \xor_ln493_1_reg_2326[2]_i_1_n_1\,
      Q => xor_ln493_1_reg_2326(2),
      R => '0'
    );
\xor_ln493_2_reg_2331[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FF110F000FF0"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => xor_ln457_fu_478_p2,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      I4 => \xor_ln493_2_reg_2331[1]_i_2_n_1\,
      I5 => \t_V_reg_434_reg_n_1_[0]\,
      O => xor_ln493_2_fu_786_p2(1)
    );
\xor_ln493_2_reg_2331[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \t_V_reg_434_reg_n_1_[4]\,
      I2 => \t_V_reg_434_reg_n_1_[3]\,
      O => \xor_ln493_2_reg_2331[1]_i_2_n_1\
    );
\xor_ln493_2_reg_2331[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA555500A5BBBB"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[0]\,
      I3 => \xor_ln493_2_reg_2331[2]_i_2_n_1\,
      I4 => \xor_ln493_2_reg_2331[2]_i_3_n_1\,
      I5 => \t_V_reg_434_reg_n_1_[1]\,
      O => xor_ln493_2_fu_786_p2(2)
    );
\xor_ln493_2_reg_2331[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => \xor_ln493_2_reg_2331[2]_i_4_n_1\,
      I1 => \t_V_reg_434_reg_n_1_[2]\,
      I2 => \xor_ln493_2_reg_2331[2]_i_5_n_1\,
      I3 => \t_V_reg_434_reg_n_1_[6]\,
      I4 => \t_V_reg_434_reg_n_1_[5]\,
      I5 => \xor_ln493_2_reg_2331[2]_i_6_n_1\,
      O => \xor_ln493_2_reg_2331[2]_i_2_n_1\
    );
\xor_ln493_2_reg_2331[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => xor_ln457_fu_478_p2,
      I1 => \t_V_reg_434_reg_n_1_[1]\,
      I2 => \t_V_reg_434_reg_n_1_[2]\,
      I3 => \t_V_reg_434_reg_n_1_[4]\,
      I4 => \t_V_reg_434_reg_n_1_[3]\,
      O => \xor_ln493_2_reg_2331[2]_i_3_n_1\
    );
\xor_ln493_2_reg_2331[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[3]\,
      I1 => \t_V_reg_434_reg_n_1_[4]\,
      O => \xor_ln493_2_reg_2331[2]_i_4_n_1\
    );
\xor_ln493_2_reg_2331[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[1]\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      O => \xor_ln493_2_reg_2331[2]_i_5_n_1\
    );
\xor_ln493_2_reg_2331[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[8]\,
      I1 => \t_V_reg_434_reg_n_1_[7]\,
      O => \xor_ln493_2_reg_2331[2]_i_6_n_1\
    );
\xor_ln493_2_reg_2331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => i_V_fu_466_p2(0),
      Q => xor_ln493_2_reg_2331(0),
      R => '0'
    );
\xor_ln493_2_reg_2331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_2_fu_786_p2(1),
      Q => xor_ln493_2_reg_2331(1),
      R => '0'
    );
\xor_ln493_2_reg_2331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_2_fu_786_p2(2),
      Q => xor_ln493_2_reg_2331(2),
      R => '0'
    );
\xor_ln493_3_reg_2336[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      O => xor_ln493_3_fu_824_p2(1)
    );
\xor_ln493_3_reg_2336[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BBB"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      I3 => \t_V_reg_434_reg_n_1_[0]\,
      O => xor_ln493_3_fu_824_p2(2)
    );
\xor_ln493_3_reg_2336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => \t_V_reg_434_reg_n_1_[0]\,
      Q => xor_ln493_3_reg_2336(0),
      R => '0'
    );
\xor_ln493_3_reg_2336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_3_fu_824_p2(1),
      Q => xor_ln493_3_reg_2336(1),
      R => '0'
    );
\xor_ln493_3_reg_2336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_3_fu_824_p2(2),
      Q => xor_ln493_3_reg_2336(2),
      R => '0'
    );
\xor_ln493_4_reg_2341[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[2]\,
      I1 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      I2 => \t_V_reg_434_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      O => xor_ln493_4_fu_862_p2(1)
    );
\xor_ln493_4_reg_2341[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \t_V_reg_434_reg_n_1_[1]\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      I2 => \t_V_reg_434_reg_n_1_[2]\,
      I3 => \icmp_ln899_reg_2300[0]_i_3_n_1\,
      O => xor_ln493_4_fu_862_p2(2)
    );
\xor_ln493_4_reg_2341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_4_fu_862_p2(1),
      Q => xor_ln493_4_reg_2341(1),
      R => '0'
    );
\xor_ln493_4_reg_2341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_4_fu_862_p2(2),
      Q => xor_ln493_4_reg_2341(2),
      R => '0'
    );
\xor_ln493_5_reg_2346[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \xor_ln493_2_reg_2331[2]_i_2_n_1\,
      I1 => \t_V_reg_434_reg_n_1_[0]\,
      I2 => \t_V_reg_434_reg_n_1_[1]\,
      O => xor_ln493_5_fu_900_p2(1)
    );
\xor_ln493_5_reg_2346[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66C9"
    )
        port map (
      I0 => \xor_ln493_2_reg_2331[2]_i_2_n_1\,
      I1 => \t_V_reg_434_reg_n_1_[2]\,
      I2 => \t_V_reg_434_reg_n_1_[0]\,
      I3 => \t_V_reg_434_reg_n_1_[1]\,
      O => xor_ln493_5_fu_900_p2(2)
    );
\xor_ln493_5_reg_2346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_5_fu_900_p2(1),
      Q => xor_ln493_5_reg_2346(1),
      R => '0'
    );
\xor_ln493_5_reg_2346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln899_reg_2300[0]_i_1_n_1\,
      D => xor_ln493_5_fu_900_p2(2),
      Q => xor_ln493_5_reg_2346(2),
      R => '0'
    );
\xor_ln493_reg_2392[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln458_reg_2369(0),
      O => din5(0)
    );
\xor_ln493_reg_2392[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln458_reg_2369(1),
      O => din5(1)
    );
\xor_ln493_reg_2392[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln458_reg_2369(2),
      O => din5(2)
    );
\xor_ln493_reg_2392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => din5(0),
      Q => xor_ln493_reg_2392(0),
      R => '0'
    );
\xor_ln493_reg_2392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => din5(1),
      Q => xor_ln493_reg_2392(1),
      R => '0'
    );
\xor_ln493_reg_2392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_6_addr_reg_23990,
      D => din5(2),
      Q => xor_ln493_reg_2392(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Mat2AXIvideo is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Mat2AXIvideo_U0_img_data_stream_2_V_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \odata_int_reg[32]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_empty_n : in STD_LOGIC;
    img_4_data_stream_2_empty_n : in STD_LOGIC;
    img_4_data_stream_1_empty_n : in STD_LOGIC;
    img_4_data_stream_0_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \odata_int_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Mat2AXIvideo : entity is "Mat2AXIvideo";
end bd_0_hls_inst_0_Mat2AXIvideo;

architecture STRUCTURE of bd_0_hls_inst_0_Mat2AXIvideo is
  signal \^mat2axivideo_u0_img_data_stream_2_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_INST_0_i_1_n_1 : STD_LOGIC;
  signal ap_done_INST_0_i_2_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_1 : STD_LOGIC;
  signal \axi_last_V_reg_283[0]_i_2_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_283_reg_n_1_[0]\ : STD_LOGIC;
  signal i_V_fu_212_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_269 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_2690 : STD_LOGIC;
  signal \i_V_reg_269[8]_i_3_n_1\ : STD_LOGIC;
  signal icmp_ln126_fu_218_p2 : STD_LOGIC;
  signal \icmp_ln126_reg_274[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln126_reg_274[0]_i_4_n_1\ : STD_LOGIC;
  signal icmp_ln126_reg_274_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln126_reg_274_reg_n_1_[0]\ : STD_LOGIC;
  signal j_V_fu_224_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal t_V_2_reg_190 : STD_LOGIC;
  signal t_V_2_reg_1900 : STD_LOGIC;
  signal \t_V_2_reg_190[6]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_190[9]_i_5_n_1\ : STD_LOGIC;
  signal t_V_2_reg_190_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_179 : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[0]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[1]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[2]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[3]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[4]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[5]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[6]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[7]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_1_[8]\ : STD_LOGIC;
  signal tmp_user_V_fu_128 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_reg_283[0]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_V_reg_269[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_V_reg_269[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_V_reg_269[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_V_reg_269[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_V_reg_269[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_V_reg_269[8]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \icmp_ln126_reg_274[0]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t_V_2_reg_190[9]_i_3\ : label is "soft_lutpair157";
begin
  Mat2AXIvideo_U0_img_data_stream_2_V_read <= \^mat2axivideo_u0_img_data_stream_2_v_read\;
  Q(0) <= \^q\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[2]\,
      I1 => \t_V_reg_179_reg_n_1_[4]\,
      I2 => \t_V_reg_179_reg_n_1_[7]\,
      I3 => ap_done_INST_0_i_2_n_1,
      O => ap_done_INST_0_i_1_n_1
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[1]\,
      I1 => \t_V_reg_179_reg_n_1_[0]\,
      I2 => \t_V_reg_179_reg_n_1_[3]\,
      I3 => \t_V_reg_179_reg_n_1_[5]\,
      I4 => \t_V_reg_179_reg_n_1_[6]\,
      I5 => \t_V_reg_179_reg_n_1_[8]\,
      O => ap_done_INST_0_i_2_n_1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      Q => ap_enable_reg_pp0_iter2_reg_n_1,
      R => '0'
    );
\axi_last_V_reg_283[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t_V_2_reg_190_reg(6),
      I1 => \t_V_2_reg_190[9]_i_5_n_1\,
      O => \axi_last_V_reg_283[0]_i_2_n_1\
    );
\axi_last_V_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      Q => \axi_last_V_reg_283_reg_n_1_[0]\,
      R => '0'
    );
\i_V_reg_269[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[0]\,
      O => i_V_fu_212_p2(0)
    );
\i_V_reg_269[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[0]\,
      I1 => \t_V_reg_179_reg_n_1_[1]\,
      O => i_V_fu_212_p2(1)
    );
\i_V_reg_269[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[2]\,
      I1 => \t_V_reg_179_reg_n_1_[1]\,
      I2 => \t_V_reg_179_reg_n_1_[0]\,
      O => i_V_fu_212_p2(2)
    );
\i_V_reg_269[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[3]\,
      I1 => \t_V_reg_179_reg_n_1_[0]\,
      I2 => \t_V_reg_179_reg_n_1_[1]\,
      I3 => \t_V_reg_179_reg_n_1_[2]\,
      O => i_V_fu_212_p2(3)
    );
\i_V_reg_269[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[4]\,
      I1 => \t_V_reg_179_reg_n_1_[2]\,
      I2 => \t_V_reg_179_reg_n_1_[1]\,
      I3 => \t_V_reg_179_reg_n_1_[0]\,
      I4 => \t_V_reg_179_reg_n_1_[3]\,
      O => i_V_fu_212_p2(4)
    );
\i_V_reg_269[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[5]\,
      I1 => \t_V_reg_179_reg_n_1_[3]\,
      I2 => \t_V_reg_179_reg_n_1_[0]\,
      I3 => \t_V_reg_179_reg_n_1_[1]\,
      I4 => \t_V_reg_179_reg_n_1_[2]\,
      I5 => \t_V_reg_179_reg_n_1_[4]\,
      O => i_V_fu_212_p2(5)
    );
\i_V_reg_269[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[6]\,
      I1 => \i_V_reg_269[8]_i_3_n_1\,
      O => i_V_fu_212_p2(6)
    );
\i_V_reg_269[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[7]\,
      I1 => \i_V_reg_269[8]_i_3_n_1\,
      I2 => \t_V_reg_179_reg_n_1_[6]\,
      O => i_V_fu_212_p2(7)
    );
\i_V_reg_269[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[8]\,
      I1 => \t_V_reg_179_reg_n_1_[6]\,
      I2 => \i_V_reg_269[8]_i_3_n_1\,
      I3 => \t_V_reg_179_reg_n_1_[7]\,
      O => i_V_fu_212_p2(8)
    );
\i_V_reg_269[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_1_[5]\,
      I1 => \t_V_reg_179_reg_n_1_[3]\,
      I2 => \t_V_reg_179_reg_n_1_[0]\,
      I3 => \t_V_reg_179_reg_n_1_[1]\,
      I4 => \t_V_reg_179_reg_n_1_[2]\,
      I5 => \t_V_reg_179_reg_n_1_[4]\,
      O => \i_V_reg_269[8]_i_3_n_1\
    );
\i_V_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(0),
      Q => i_V_reg_269(0),
      R => '0'
    );
\i_V_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(1),
      Q => i_V_reg_269(1),
      R => '0'
    );
\i_V_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(2),
      Q => i_V_reg_269(2),
      R => '0'
    );
\i_V_reg_269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(3),
      Q => i_V_reg_269(3),
      R => '0'
    );
\i_V_reg_269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(4),
      Q => i_V_reg_269(4),
      R => '0'
    );
\i_V_reg_269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(5),
      Q => i_V_reg_269(5),
      R => '0'
    );
\i_V_reg_269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(6),
      Q => i_V_reg_269(6),
      R => '0'
    );
\i_V_reg_269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(7),
      Q => i_V_reg_269(7),
      R => '0'
    );
\i_V_reg_269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2690,
      D => i_V_fu_212_p2(8),
      Q => i_V_reg_269(8),
      R => '0'
    );
\icmp_ln126_reg_274[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => t_V_2_reg_190_reg(5),
      I1 => t_V_2_reg_190_reg(3),
      I2 => t_V_2_reg_190_reg(6),
      I3 => \icmp_ln126_reg_274[0]_i_3_n_1\,
      O => icmp_ln126_fu_218_p2
    );
\icmp_ln126_reg_274[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => t_V_2_reg_190_reg(4),
      I1 => t_V_2_reg_190_reg(2),
      I2 => t_V_2_reg_190_reg(7),
      I3 => \icmp_ln126_reg_274[0]_i_4_n_1\,
      I4 => t_V_2_reg_190_reg(0),
      I5 => t_V_2_reg_190_reg(1),
      O => \icmp_ln126_reg_274[0]_i_3_n_1\
    );
\icmp_ln126_reg_274[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => t_V_2_reg_190_reg(8),
      I1 => t_V_2_reg_190_reg(9),
      O => \icmp_ln126_reg_274[0]_i_4_n_1\
    );
\icmp_ln126_reg_274_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => icmp_ln126_reg_274_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln126_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => \icmp_ln126_reg_274_reg_n_1_[0]\,
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_0_hls_inst_0_regslice_both
     port map (
      D(0) => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      E(0) => E(0),
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SR(0) => t_V_2_reg_190,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\(0) => i_V_reg_2690,
      \ap_CS_fsm_reg[2]\(3 downto 0) => ap_NS_fsm(3 downto 0),
      \ap_CS_fsm_reg[2]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      \ap_CS_fsm_reg[2]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_0 => ap_done_INST_0_i_1_n_1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(0) => t_V_2_reg_1900,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_1,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      ap_rst_n_2 => ap_rst_n_0,
      ap_rst_n_3 => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      \axi_last_V_reg_283_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      \axi_last_V_reg_283_reg[0]_0\ => \axi_last_V_reg_283_reg_n_1_[0]\,
      \axi_last_V_reg_283_reg[0]_1\(2 downto 0) => t_V_2_reg_190_reg(9 downto 7),
      \axi_last_V_reg_283_reg[0]_2\ => \axi_last_V_reg_283[0]_i_2_n_1\,
      ce => ce,
      icmp_ln126_fu_218_p2 => icmp_ln126_fu_218_p2,
      icmp_ln126_reg_274_pp0_iter1_reg => icmp_ln126_reg_274_pp0_iter1_reg,
      \icmp_ln126_reg_274_reg[0]\ => \icmp_ln126_reg_274_reg_n_1_[0]\,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_4_data_stream_1_empty_n => img_4_data_stream_1_empty_n,
      img_4_data_stream_2_empty_n => img_4_data_stream_2_empty_n,
      \ireg_reg[23]\(2 downto 0) => \ireg_reg[23]\(2 downto 0),
      \ireg_reg[23]_0\(2 downto 0) => D(2 downto 0),
      \ireg_reg[32]\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \odata_int_reg[23]\(2 downto 0) => \odata_int_reg[23]\(2 downto 0),
      \odata_int_reg[32]\(4 downto 0) => \odata_int_reg[32]\(4 downto 0),
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      tmp_user_V_fu_128 => tmp_user_V_fu_128,
      \tmp_user_V_fu_128_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      video_out_TREADY => video_out_TREADY
    );
regslice_both_AXI_video_strm_V_keep_V_U: entity work.\bd_0_hls_inst_0_regslice_both__parameterized1\
     port map (
      D(0) => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      video_out_TKEEP(0) => video_out_TKEEP(0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_0_hls_inst_0_regslice_both__parameterized3\
     port map (
      D(0) => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_int_reg[0]\ => \axi_last_V_reg_283_reg_n_1_[0]\,
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_0_hls_inst_0_regslice_both__parameterized3_18\
     port map (
      D(0) => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      tmp_user_V_fu_128 => tmp_user_V_fu_128,
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
\t_V_2_reg_190[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_190_reg(0),
      O => j_V_fu_224_p2(0)
    );
\t_V_2_reg_190[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_2_reg_190_reg(0),
      I1 => t_V_2_reg_190_reg(1),
      O => j_V_fu_224_p2(1)
    );
\t_V_2_reg_190[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_2_reg_190_reg(2),
      I1 => t_V_2_reg_190_reg(1),
      I2 => t_V_2_reg_190_reg(0),
      O => j_V_fu_224_p2(2)
    );
\t_V_2_reg_190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_2_reg_190_reg(3),
      I1 => t_V_2_reg_190_reg(0),
      I2 => t_V_2_reg_190_reg(1),
      I3 => t_V_2_reg_190_reg(2),
      O => j_V_fu_224_p2(3)
    );
\t_V_2_reg_190[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_2_reg_190_reg(4),
      I1 => t_V_2_reg_190_reg(2),
      I2 => t_V_2_reg_190_reg(1),
      I3 => t_V_2_reg_190_reg(0),
      I4 => t_V_2_reg_190_reg(3),
      O => j_V_fu_224_p2(4)
    );
\t_V_2_reg_190[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_2_reg_190_reg(5),
      I1 => t_V_2_reg_190_reg(3),
      I2 => t_V_2_reg_190_reg(0),
      I3 => t_V_2_reg_190_reg(1),
      I4 => t_V_2_reg_190_reg(2),
      I5 => t_V_2_reg_190_reg(4),
      O => j_V_fu_224_p2(5)
    );
\t_V_2_reg_190[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_2_reg_190_reg(6),
      I1 => \t_V_2_reg_190[9]_i_5_n_1\,
      O => \t_V_2_reg_190[6]_i_1_n_1\
    );
\t_V_2_reg_190[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => t_V_2_reg_190_reg(7),
      I1 => \t_V_2_reg_190[9]_i_5_n_1\,
      I2 => t_V_2_reg_190_reg(6),
      O => j_V_fu_224_p2(7)
    );
\t_V_2_reg_190[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => t_V_2_reg_190_reg(8),
      I1 => t_V_2_reg_190_reg(6),
      I2 => \t_V_2_reg_190[9]_i_5_n_1\,
      I3 => t_V_2_reg_190_reg(7),
      O => j_V_fu_224_p2(8)
    );
\t_V_2_reg_190[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => t_V_2_reg_190_reg(9),
      I1 => t_V_2_reg_190_reg(7),
      I2 => \t_V_2_reg_190[9]_i_5_n_1\,
      I3 => t_V_2_reg_190_reg(6),
      I4 => t_V_2_reg_190_reg(8),
      O => j_V_fu_224_p2(9)
    );
\t_V_2_reg_190[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_2_reg_190_reg(5),
      I1 => t_V_2_reg_190_reg(3),
      I2 => t_V_2_reg_190_reg(0),
      I3 => t_V_2_reg_190_reg(1),
      I4 => t_V_2_reg_190_reg(2),
      I5 => t_V_2_reg_190_reg(4),
      O => \t_V_2_reg_190[9]_i_5_n_1\
    );
\t_V_2_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(0),
      Q => t_V_2_reg_190_reg(0),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(1),
      Q => t_V_2_reg_190_reg(1),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(2),
      Q => t_V_2_reg_190_reg(2),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(3),
      Q => t_V_2_reg_190_reg(3),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(4),
      Q => t_V_2_reg_190_reg(4),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(5),
      Q => t_V_2_reg_190_reg(5),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => \t_V_2_reg_190[6]_i_1_n_1\,
      Q => t_V_2_reg_190_reg(6),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(7),
      Q => t_V_2_reg_190_reg(7),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(8),
      Q => t_V_2_reg_190_reg(8),
      R => t_V_2_reg_190
    );
\t_V_2_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1900,
      D => j_V_fu_224_p2(9),
      Q => t_V_2_reg_190_reg(9),
      R => t_V_2_reg_190
    );
\t_V_reg_179[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => ap_CS_fsm_state6,
      O => t_V_reg_179
    );
\t_V_reg_179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(0),
      Q => \t_V_reg_179_reg_n_1_[0]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(1),
      Q => \t_V_reg_179_reg_n_1_[1]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(2),
      Q => \t_V_reg_179_reg_n_1_[2]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(3),
      Q => \t_V_reg_179_reg_n_1_[3]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(4),
      Q => \t_V_reg_179_reg_n_1_[4]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(5),
      Q => \t_V_reg_179_reg_n_1_[5]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(6),
      Q => \t_V_reg_179_reg_n_1_[6]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(7),
      Q => \t_V_reg_179_reg_n_1_[7]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_269(8),
      Q => \t_V_reg_179_reg_n_1_[8]\,
      R => t_V_reg_179
    );
\tmp_user_V_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      Q => tmp_user_V_fu_128,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_GaussianBlur is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_4_reg_2528_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    start_for_GaussianBlur_U0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_GaussianBlur : entity is "GaussianBlur";
end bd_0_hls_inst_0_GaussianBlur;

architecture STRUCTURE of bd_0_hls_inst_0_GaussianBlur is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_Filter2D_fu_40_ap_start_reg_reg_n_1 : STD_LOGIC;
  signal grp_Filter2D_fu_40_n_7 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
ap_idle_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => Q(0),
      I2 => ap_idle(0),
      I3 => ap_idle_0(0),
      I4 => ap_idle_1,
      O => \ap_CS_fsm_reg[0]_0\
    );
grp_Filter2D_fu_40: entity work.bd_0_hls_inst_0_Filter2D
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce,
      ce_0 => ce_0,
      grp_Filter2D_fu_40_ap_start_reg_reg => grp_Filter2D_fu_40_ap_start_reg_reg_n_1,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => grp_Filter2D_fu_40_n_7,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \p_Val2_4_reg_2528_reg[7]_0\(7 downto 0) => \p_Val2_4_reg_2528_reg[7]\(7 downto 0),
      start_for_GaussianBlur_U0_empty_n => start_for_GaussianBlur_U0_empty_n
    );
grp_Filter2D_fu_40_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_40_n_7,
      Q => grp_Filter2D_fu_40_ap_start_reg_reg_n_1,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_filter is
  port (
    video_in_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_filter : entity is "filter";
end bd_0_hls_inst_0_filter;

architecture STRUCTURE of bd_0_hls_inst_0_filter is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_n_5 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_6 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_7 : STD_LOGIC;
  signal CvtColor_1_U0_n_10 : STD_LOGIC;
  signal CvtColor_1_U0_n_11 : STD_LOGIC;
  signal CvtColor_1_U0_n_12 : STD_LOGIC;
  signal CvtColor_1_U0_n_14 : STD_LOGIC;
  signal CvtColor_1_U0_n_4 : STD_LOGIC;
  signal CvtColor_1_U0_n_5 : STD_LOGIC;
  signal CvtColor_1_U0_n_6 : STD_LOGIC;
  signal CvtColor_1_U0_n_7 : STD_LOGIC;
  signal CvtColor_1_U0_n_8 : STD_LOGIC;
  signal CvtColor_1_U0_n_9 : STD_LOGIC;
  signal CvtColor_1_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CvtColor_U0_n_4 : STD_LOGIC;
  signal CvtColor_U0_n_5 : STD_LOGIC;
  signal CvtColor_U0_n_6 : STD_LOGIC;
  signal CvtColor_U0_p_src_cols_V_read : STD_LOGIC;
  signal GaussianBlur_U0_n_1 : STD_LOGIC;
  signal GaussianBlur_U0_n_2 : STD_LOGIC;
  signal GaussianBlur_U0_n_4 : STD_LOGIC;
  signal GaussianBlur_U0_n_5 : STD_LOGIC;
  signal GaussianBlur_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Mat2AXIvideo_U0_img_data_stream_2_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_1 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_11 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_12 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_13 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_3 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_5 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_15\ : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \SRL_SIG_reg[0]_17\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \SRL_SIG_reg[0]_19\ : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \SRL_SIG_reg[1]_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Threshold_U0_n_11 : STD_LOGIC;
  signal Threshold_U0_n_13 : STD_LOGIC;
  signal Threshold_U0_n_14 : STD_LOGIC;
  signal Threshold_U0_n_15 : STD_LOGIC;
  signal Threshold_U0_n_3 : STD_LOGIC;
  signal Threshold_U0_n_4 : STD_LOGIC;
  signal Threshold_U0_n_5 : STD_LOGIC;
  signal Threshold_U0_n_7 : STD_LOGIC;
  signal Threshold_U0_n_8 : STD_LOGIC;
  signal Threshold_U0_n_9 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_4 : STD_LOGIC;
  signal ap_CS_fsm_state2_9 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_rst : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1 : STD_LOGIC;
  signal ce : STD_LOGIC;
  signal ce_1 : STD_LOGIC;
  signal ce_22 : STD_LOGIC;
  signal ce_3 : STD_LOGIC;
  signal ce_6 : STD_LOGIC;
  signal ce_7 : STD_LOGIC;
  signal ce_8 : STD_LOGIC;
  signal icmp_ln1489_fu_207_p2 : STD_LOGIC;
  signal icmp_ln1497_fu_229_p2 : STD_LOGIC;
  signal icmp_ln1967_fu_208_p2 : STD_LOGIC;
  signal icmp_ln1967_fu_227_p2 : STD_LOGIC;
  signal img_0_cols_V_c15_empty_n : STD_LOGIC;
  signal img_0_cols_V_c15_full_n : STD_LOGIC;
  signal img_0_cols_V_c_U_n_3 : STD_LOGIC;
  signal img_0_cols_V_c_empty_n : STD_LOGIC;
  signal img_0_cols_V_c_full_n : STD_LOGIC;
  signal img_0_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_0_empty_n : STD_LOGIC;
  signal img_0_data_stream_0_full_n : STD_LOGIC;
  signal img_0_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_1_empty_n : STD_LOGIC;
  signal img_0_data_stream_1_full_n : STD_LOGIC;
  signal img_0_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_2_empty_n : STD_LOGIC;
  signal img_0_data_stream_2_full_n : STD_LOGIC;
  signal img_0_rows_V_c14_empty_n : STD_LOGIC;
  signal img_0_rows_V_c14_full_n : STD_LOGIC;
  signal img_0_rows_V_c_empty_n : STD_LOGIC;
  signal img_0_rows_V_c_full_n : STD_LOGIC;
  signal img_1_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_1_data_stream_0_empty_n : STD_LOGIC;
  signal img_1_data_stream_0_full_n : STD_LOGIC;
  signal img_2_data_stream_0_empty_n : STD_LOGIC;
  signal img_2_data_stream_0_full_n : STD_LOGIC;
  signal img_3_cols_V_c17_dout : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal img_3_cols_V_c17_empty_n : STD_LOGIC;
  signal img_3_cols_V_c17_full_n : STD_LOGIC;
  signal img_3_cols_V_c_U_n_3 : STD_LOGIC;
  signal img_3_cols_V_c_U_n_4 : STD_LOGIC;
  signal img_3_cols_V_c_dout : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal img_3_cols_V_c_empty_n : STD_LOGIC;
  signal img_3_cols_V_c_full_n : STD_LOGIC;
  signal img_3_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal img_3_data_stream_0_empty_n : STD_LOGIC;
  signal img_3_data_stream_0_full_n : STD_LOGIC;
  signal img_3_rows_V_c16_dout : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal img_3_rows_V_c16_empty_n : STD_LOGIC;
  signal img_3_rows_V_c16_full_n : STD_LOGIC;
  signal img_3_rows_V_c_dout : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal img_3_rows_V_c_empty_n : STD_LOGIC;
  signal img_3_rows_V_c_full_n : STD_LOGIC;
  signal img_4_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal img_4_data_stream_0_empty_n : STD_LOGIC;
  signal img_4_data_stream_0_full_n : STD_LOGIC;
  signal img_4_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal img_4_data_stream_1_empty_n : STD_LOGIC;
  signal img_4_data_stream_1_full_n : STD_LOGIC;
  signal img_4_data_stream_2_U_n_3 : STD_LOGIC;
  signal img_4_data_stream_2_U_n_4 : STD_LOGIC;
  signal img_4_data_stream_2_U_n_5 : STD_LOGIC;
  signal img_4_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal img_4_data_stream_2_empty_n : STD_LOGIC;
  signal img_4_data_stream_2_full_n : STD_LOGIC;
  signal internal_empty_n3_out : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_12 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_13 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_18 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_20 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_21 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal start_for_CvtColoBew_U_n_3 : STD_LOGIC;
  signal start_for_CvtColor_1_U0_empty_n : STD_LOGIC;
  signal start_for_CvtColor_1_U0_full_n : STD_LOGIC;
  signal start_for_CvtColor_U0_empty_n : STD_LOGIC;
  signal start_for_CvtColor_U0_full_n : STD_LOGIC;
  signal start_for_CvtColozec_U_n_4 : STD_LOGIC;
  signal start_for_CvtColozec_U_n_5 : STD_LOGIC;
  signal start_for_GaussianBlur_U0_empty_n : STD_LOGIC;
  signal start_for_GaussianBlur_U0_full_n : STD_LOGIC;
  signal start_for_Mat2AXICeG_U_n_3 : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_empty_n : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_Threshold_U0_empty_n : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_2 : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_5 : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_6 : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_7 : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_8 : STD_LOGIC;
  signal start_for_Threshoyd2_U_n_9 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal start_once_reg_10 : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal start_once_reg_5 : STD_LOGIC;
  signal \^video_out_tdata\ : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal \^video_out_tkeep\ : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  ap_done <= \^ap_done\;
  video_out_TDATA(31) <= \^video_out_tdata\(30);
  video_out_TDATA(30) <= \^video_out_tdata\(30);
  video_out_TDATA(29) <= \^video_out_tdata\(30);
  video_out_TDATA(28) <= \^video_out_tdata\(30);
  video_out_TDATA(27) <= \^video_out_tdata\(30);
  video_out_TDATA(26) <= \^video_out_tdata\(30);
  video_out_TDATA(25) <= \^video_out_tdata\(30);
  video_out_TDATA(24) <= \^video_out_tdata\(30);
  video_out_TDATA(23) <= \^video_out_tdata\(22);
  video_out_TDATA(22) <= \^video_out_tdata\(22);
  video_out_TDATA(21) <= \^video_out_tdata\(22);
  video_out_TDATA(20) <= \^video_out_tdata\(22);
  video_out_TDATA(19) <= \^video_out_tdata\(22);
  video_out_TDATA(18) <= \^video_out_tdata\(22);
  video_out_TDATA(17) <= \^video_out_tdata\(22);
  video_out_TDATA(16) <= \^video_out_tdata\(22);
  video_out_TDATA(15) <= \^video_out_tdata\(14);
  video_out_TDATA(14) <= \^video_out_tdata\(14);
  video_out_TDATA(13) <= \^video_out_tdata\(14);
  video_out_TDATA(12) <= \^video_out_tdata\(14);
  video_out_TDATA(11) <= \^video_out_tdata\(14);
  video_out_TDATA(10) <= \^video_out_tdata\(14);
  video_out_TDATA(9) <= \^video_out_tdata\(14);
  video_out_TDATA(8) <= \^video_out_tdata\(14);
  video_out_TDATA(7) <= \^video_out_tdata\(6);
  video_out_TDATA(6) <= \^video_out_tdata\(6);
  video_out_TDATA(5) <= \^video_out_tdata\(6);
  video_out_TDATA(4) <= \^video_out_tdata\(6);
  video_out_TDATA(3) <= \^video_out_tdata\(6);
  video_out_TDATA(2) <= \^video_out_tdata\(6);
  video_out_TDATA(1) <= \^video_out_tdata\(6);
  video_out_TDATA(0) <= \^video_out_tdata\(6);
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(3) <= \^video_out_tkeep\(2);
  video_out_TKEEP(2) <= \^video_out_tkeep\(2);
  video_out_TKEEP(1) <= \^video_out_tkeep\(2);
  video_out_TKEEP(0) <= \^video_out_tkeep\(2);
  video_out_TSTRB(3) <= \<const0>\;
  video_out_TSTRB(2) <= \<const0>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.bd_0_hls_inst_0_AXIvideo2Mat
     port map (
      Q(0) => AXIvideo2Mat_U0_n_6,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2Mat_U0_n_5,
      \ap_CS_fsm_reg[0]_1\ => img_0_cols_V_c_U_n_3,
      \ap_CS_fsm_reg[1]_0\ => start_for_CvtColozec_U_n_5,
      \ap_CS_fsm_reg[3]_0\ => AXIvideo2Mat_U0_n_7,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_ready_0 => ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      ce => ce,
      ce_0 => ce_22,
      img_0_cols_V_c15_full_n => img_0_cols_V_c15_full_n,
      img_0_cols_V_c_empty_n => img_0_cols_V_c_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      img_0_rows_V_c14_full_n => img_0_rows_V_c14_full_n,
      img_0_rows_V_c_empty_n => img_0_rows_V_c_empty_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg_0,
      \tmp_1_reg_526_reg[7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \tmp_2_reg_531_reg[7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      \tmp_reg_521_reg[7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
Block_proc_U0: entity work.bd_0_hls_inst_0_Block_proc
     port map (
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => img_3_cols_V_c_U_n_4
    );
CvtColor_1_U0: entity work.bd_0_hls_inst_0_CvtColor_1
     port map (
      B(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      CO(0) => icmp_ln1967_fu_227_p2,
      D(0) => CvtColor_1_U0_n_5,
      E(0) => CvtColor_1_U0_n_8,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => CvtColor_1_U0_n_4,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]_0\(0) => CvtColor_1_U0_n_9,
      \ap_CS_fsm_reg[0]_1\ => CvtColor_1_U0_n_10,
      \ap_CS_fsm_reg[0]_2\ => start_for_CvtColozec_U_n_4,
      \ap_CS_fsm_reg[1]_0\ => CvtColor_1_U0_n_12,
      \ap_CS_fsm_reg[2]_0\ => CvtColor_1_U0_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => CvtColor_1_U0_n_6,
      ap_enable_reg_pp0_iter1_reg_1(0) => CvtColor_1_U0_n_7,
      ap_rst_n => ap_rst_n,
      ce => ce_1,
      ce_0 => ce,
      img_0_cols_V_c15_empty_n => img_0_cols_V_c15_empty_n,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_rows_V_c14_empty_n => img_0_rows_V_c14_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      internal_empty_n_reg => CvtColor_1_U0_n_11,
      \mOutPtr_reg[0]\ => AXIvideo2Mat_U0_n_5,
      \mOutPtr_reg[1]\(1 downto 0) => mOutPtr_12(1 downto 0),
      \mOutPtr_reg[1]_0\(1 downto 0) => mOutPtr_11(1 downto 0),
      \mOutPtr_reg[1]_1\(1 downto 0) => mOutPtr(1 downto 0),
      p(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      p_0(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      \p_Val2_7_reg_402_reg[7]_0\(7 downto 0) => CvtColor_1_U0_p_dst_data_stream_V_din(7 downto 0),
      start_for_CvtColor_1_U0_empty_n => start_for_CvtColor_1_U0_empty_n,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_2
    );
CvtColor_U0: entity work.bd_0_hls_inst_0_CvtColor
     port map (
      CO(0) => icmp_ln1967_fu_208_p2,
      CvtColor_U0_p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
      D(1) => img_3_cols_V_c17_dout(9),
      D(0) => img_3_cols_V_c17_dout(7),
      Q(1) => ap_CS_fsm_state2_4,
      Q(0) => CvtColor_U0_n_4,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]_0\ => start_for_CvtColoBew_U_n_3,
      \ap_CS_fsm_reg[1]_0\ => CvtColor_U0_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_3,
      img_3_cols_V_c17_empty_n => img_3_cols_V_c17_empty_n,
      img_3_data_stream_0_empty_n => img_3_data_stream_0_empty_n,
      img_3_rows_V_c16_empty_n => img_3_rows_V_c16_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      img_4_data_stream_1_full_n => img_4_data_stream_1_full_n,
      img_4_data_stream_2_full_n => img_4_data_stream_2_full_n,
      internal_empty_n_reg => CvtColor_U0_n_5,
      \p_src_rows_V_read_reg_239_reg[8]_0\(3 downto 0) => img_3_rows_V_c16_dout(8 downto 5),
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_5
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
GaussianBlur_U0: entity work.bd_0_hls_inst_0_GaussianBlur
     port map (
      DIADI(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      Q(0) => CvtColor_U0_n_4,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]_0\ => GaussianBlur_U0_n_5,
      \ap_CS_fsm_reg[2]\ => GaussianBlur_U0_n_2,
      ap_clk => ap_clk,
      ap_idle(0) => AXIvideo2Mat_U0_n_6,
      ap_idle_0(0) => CvtColor_1_U0_n_4,
      ap_idle_1 => start_for_Mat2AXICeG_U_n_3,
      ap_rst_n => ap_rst_n,
      ce => ce_6,
      ce_0 => ce_1,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => GaussianBlur_U0_n_4,
      mOutPtr(0) => mOutPtr_13(0),
      \mOutPtr_reg[0]\ => GaussianBlur_U0_n_1,
      \p_Val2_4_reg_2528_reg[7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_V_din(7 downto 0),
      start_for_GaussianBlur_U0_empty_n => start_for_GaussianBlur_U0_empty_n
    );
Mat2AXIvideo_U0: entity work.bd_0_hls_inst_0_Mat2AXIvideo
     port map (
      D(2) => img_4_data_stream_2_dout(7),
      D(1) => img_4_data_stream_1_dout(7),
      D(0) => img_4_data_stream_0_dout(7),
      E(0) => Mat2AXIvideo_U0_n_1,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      Q(0) => Mat2AXIvideo_U0_n_3,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Mat2AXIvideo_U0_n_5,
      ce => ce_3,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_4_data_stream_1_empty_n => img_4_data_stream_1_empty_n,
      img_4_data_stream_2_empty_n => img_4_data_stream_2_empty_n,
      \ireg_reg[23]\(2) => Mat2AXIvideo_U0_n_11,
      \ireg_reg[23]\(1) => Mat2AXIvideo_U0_n_12,
      \ireg_reg[23]\(0) => Mat2AXIvideo_U0_n_13,
      \odata_int_reg[23]\(2) => img_4_data_stream_2_U_n_3,
      \odata_int_reg[23]\(1) => img_4_data_stream_2_U_n_4,
      \odata_int_reg[23]\(0) => img_4_data_stream_2_U_n_5,
      \odata_int_reg[32]\(4) => video_out_TVALID,
      \odata_int_reg[32]\(3) => \^video_out_tdata\(30),
      \odata_int_reg[32]\(2) => \^video_out_tdata\(22),
      \odata_int_reg[32]\(1) => \^video_out_tdata\(14),
      \odata_int_reg[32]\(0) => \^video_out_tdata\(6),
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      video_out_TKEEP(0) => \^video_out_tkeep\(2),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
Threshold_U0: entity work.bd_0_hls_inst_0_Threshold
     port map (
      CO(0) => icmp_ln1489_fu_207_p2,
      CvtColor_U0_p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
      D(3 downto 0) => \SRL_SIG_reg[0]_19\(8 downto 5),
      E(0) => Threshold_U0_n_11,
      Q(1) => ap_CS_fsm_state2_9,
      Q(0) => Threshold_U0_n_7,
      \SRL_SIG_reg[0][7]\ => Threshold_U0_n_14,
      \SRL_SIG_reg[0]_5\(0) => \SRL_SIG_reg[0]_17\(7),
      \SRL_SIG_reg[1][5]\ => start_for_Threshoyd2_U_n_7,
      \SRL_SIG_reg[1]_6\(0) => \SRL_SIG_reg[1]_16\(0),
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]_0\ => img_3_cols_V_c_U_n_3,
      \ap_CS_fsm_reg[1]_0\ => Threshold_U0_n_8,
      \ap_CS_fsm_reg[2]_0\ => Threshold_U0_n_13,
      ap_NS_fsm4_carry_0(1) => \SRL_SIG_reg[0]_15\(9),
      ap_NS_fsm4_carry_0(0) => \SRL_SIG_reg[0]_15\(7),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_8,
      ce_1 => ce_7,
      ce_2 => ce_6,
      ce_4 => ce_3,
      \icmp_ln1490_reg_262_pp0_iter1_reg_reg[0]_0\ => Threshold_U0_n_5,
      icmp_ln1497_fu_229_p2 => icmp_ln1497_fu_229_p2,
      \icmp_ln1497_reg_271_reg[0]_0\ => Threshold_U0_n_15,
      img_2_data_stream_0_empty_n => img_2_data_stream_0_empty_n,
      img_3_cols_V_c17_full_n => img_3_cols_V_c17_full_n,
      img_3_cols_V_c_empty_n => img_3_cols_V_c_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      img_3_rows_V_c16_full_n => img_3_rows_V_c16_full_n,
      img_3_rows_V_c_empty_n => img_3_rows_V_c_empty_n,
      internal_empty_n_reg => Threshold_U0_n_3,
      internal_empty_n_reg_0 => Threshold_U0_n_9,
      mOutPtr(0) => mOutPtr_14(0),
      mOutPtr_3(1 downto 0) => mOutPtr_18(1 downto 0),
      \mOutPtr_reg[0]\ => Threshold_U0_n_4,
      \mOutPtr_reg[1]\ => start_for_Threshoyd2_U_n_6,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_for_Threshold_U0_empty_n => start_for_Threshold_U0_empty_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_10
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_Threshoyd2_U_n_9,
      Q => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_Threshoyd2_U_n_8,
      Q => ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1,
      R => '0'
    );
img_0_cols_V_c15_U: entity work.bd_0_hls_inst_0_fifo_w11_d2_A
     port map (
      E(0) => CvtColor_1_U0_n_9,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_0_cols_V_c15_empty_n => img_0_cols_V_c15_empty_n,
      img_0_cols_V_c15_full_n => img_0_cols_V_c15_full_n,
      internal_full_n_reg_0 => CvtColor_1_U0_n_10,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_5
    );
img_0_cols_V_c_U: entity work.bd_0_hls_inst_0_fifo_w11_d2_A_0
     port map (
      E(0) => start_for_Threshoyd2_U_n_2,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]\ => start_for_CvtColozec_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_22,
      img_0_cols_V_c15_full_n => img_0_cols_V_c15_full_n,
      img_0_cols_V_c_empty_n => img_0_cols_V_c_empty_n,
      img_0_cols_V_c_full_n => img_0_cols_V_c_full_n,
      img_0_rows_V_c14_full_n => img_0_rows_V_c14_full_n,
      img_0_rows_V_c_empty_n => img_0_rows_V_c_empty_n,
      internal_empty_n_reg_0 => img_0_cols_V_c_U_n_3,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_5
    );
img_0_data_stream_0_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A
     port map (
      D(0) => CvtColor_1_U0_n_7,
      E(0) => CvtColor_1_U0_n_8,
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      internal_empty_n_reg_0 => CvtColor_1_U0_n_14
    );
img_0_data_stream_1_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_1
     port map (
      D(0) => CvtColor_1_U0_n_6,
      E(0) => CvtColor_1_U0_n_8,
      Q(1 downto 0) => mOutPtr_11(1 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      internal_full_n_reg_0 => CvtColor_1_U0_n_14
    );
img_0_data_stream_2_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_2
     port map (
      B(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      D(0) => CvtColor_1_U0_n_5,
      E(0) => CvtColor_1_U0_n_8,
      Q(1 downto 0) => mOutPtr_12(1 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      internal_full_n_reg_0 => CvtColor_1_U0_n_14
    );
img_0_rows_V_c14_U: entity work.bd_0_hls_inst_0_fifo_w10_d2_A
     port map (
      E(0) => CvtColor_1_U0_n_9,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_0_rows_V_c14_empty_n => img_0_rows_V_c14_empty_n,
      img_0_rows_V_c14_full_n => img_0_rows_V_c14_full_n,
      internal_full_n_reg_0 => CvtColor_1_U0_n_10,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_5
    );
img_0_rows_V_c_U: entity work.bd_0_hls_inst_0_fifo_w10_d2_A_3
     port map (
      E(0) => start_for_Threshoyd2_U_n_2,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_22,
      img_0_rows_V_c_empty_n => img_0_rows_V_c_empty_n,
      img_0_rows_V_c_full_n => img_0_rows_V_c_full_n,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_5
    );
img_1_data_stream_0_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_4
     port map (
      D(7 downto 0) => CvtColor_1_U0_p_dst_data_stream_V_din(7 downto 0),
      DIADI(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_1,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_13(0),
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_1,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_2
    );
img_2_data_stream_0_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_5
     port map (
      D(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_V_din(7 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_6,
      icmp_ln1497_fu_229_p2 => icmp_ln1497_fu_229_p2,
      img_2_data_stream_0_empty_n => img_2_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_14(0),
      \mOutPtr_reg[0]_1\ => Threshold_U0_n_3,
      \mOutPtr_reg[1]_0\ => Threshold_U0_n_13
    );
img_3_cols_V_c17_U: entity work.bd_0_hls_inst_0_fifo_w11_d2_A_6
     port map (
      CvtColor_U0_p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
      D(1) => \SRL_SIG_reg[0]_15\(9),
      D(0) => \SRL_SIG_reg[0]_15\(7),
      E(0) => Threshold_U0_n_11,
      \SRL_SIG_reg[0][9]\(1) => img_3_cols_V_c17_dout(9),
      \SRL_SIG_reg[0][9]\(0) => img_3_cols_V_c17_dout(7),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_8,
      img_3_cols_V_c17_empty_n => img_3_cols_V_c17_empty_n,
      img_3_cols_V_c17_full_n => img_3_cols_V_c17_full_n,
      \out\(1) => img_3_cols_V_c_dout(9),
      \out\(0) => img_3_cols_V_c_dout(7)
    );
img_3_cols_V_c_U: entity work.bd_0_hls_inst_0_fifo_w11_d5_A
     port map (
      E(0) => start_for_Threshoyd2_U_n_5,
      SS(0) => ap_rst,
      \ap_CS_fsm_reg[0]\ => start_for_Threshoyd2_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_8,
      ce_0 => ce_22,
      img_0_cols_V_c_full_n => img_0_cols_V_c_full_n,
      img_0_rows_V_c_full_n => img_0_rows_V_c_full_n,
      img_3_cols_V_c17_full_n => img_3_cols_V_c17_full_n,
      img_3_cols_V_c_empty_n => img_3_cols_V_c_empty_n,
      img_3_cols_V_c_full_n => img_3_cols_V_c_full_n,
      img_3_rows_V_c16_full_n => img_3_rows_V_c16_full_n,
      img_3_rows_V_c_empty_n => img_3_rows_V_c_empty_n,
      img_3_rows_V_c_full_n => img_3_rows_V_c_full_n,
      internal_empty_n3_out => internal_empty_n3_out,
      internal_empty_n_reg_0 => img_3_cols_V_c_U_n_3,
      internal_full_n_reg_0 => img_3_cols_V_c_U_n_4,
      \out\(1) => img_3_cols_V_c_dout(9),
      \out\(0) => img_3_cols_V_c_dout(7),
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_Threshoyd2_U_n_6
    );
img_3_data_stream_0_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_7
     port map (
      \SRL_SIG_reg[0][7]\ => Threshold_U0_n_15,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_17\(7),
      \SRL_SIG_reg[1][0]\ => Threshold_U0_n_14,
      \SRL_SIG_reg[1]_1\(0) => \SRL_SIG_reg[1]_16\(0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_7,
      ce_2 => ce_3,
      img_3_data_stream_0_dout(0) => img_3_data_stream_0_dout(7),
      img_3_data_stream_0_empty_n => img_3_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      mOutPtr(1 downto 0) => mOutPtr_18(1 downto 0),
      \mOutPtr_reg[0]_0\ => Threshold_U0_n_5,
      \mOutPtr_reg[1]_0\ => Threshold_U0_n_4
    );
img_3_rows_V_c16_U: entity work.bd_0_hls_inst_0_fifo_w10_d2_A_8
     port map (
      CvtColor_U0_p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
      D(3 downto 0) => \SRL_SIG_reg[0]_19\(8 downto 5),
      E(0) => Threshold_U0_n_11,
      \SRL_SIG_reg[0][8]\(3 downto 0) => img_3_rows_V_c16_dout(8 downto 5),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_8,
      img_3_rows_V_c16_empty_n => img_3_rows_V_c16_empty_n,
      img_3_rows_V_c16_full_n => img_3_rows_V_c16_full_n,
      \out\(3 downto 0) => img_3_rows_V_c_dout(8 downto 5)
    );
img_3_rows_V_c_U: entity work.bd_0_hls_inst_0_fifo_w10_d5_A
     port map (
      E(0) => start_for_Threshoyd2_U_n_5,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_8,
      ce_0 => ce_22,
      img_3_rows_V_c_empty_n => img_3_rows_V_c_empty_n,
      img_3_rows_V_c_full_n => img_3_rows_V_c_full_n,
      internal_empty_n3_out => internal_empty_n3_out,
      \out\(3 downto 0) => img_3_rows_V_c_dout(8 downto 5)
    );
img_4_data_stream_0_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_9
     port map (
      E(0) => Mat2AXIvideo_U0_n_1,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      Q(1 downto 0) => mOutPtr_20(1 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_3,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n
    );
img_4_data_stream_1_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_10
     port map (
      E(0) => Mat2AXIvideo_U0_n_1,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      Q(1 downto 0) => mOutPtr_21(1 downto 0),
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_3,
      img_4_data_stream_1_empty_n => img_4_data_stream_1_empty_n,
      img_4_data_stream_1_full_n => img_4_data_stream_1_full_n
    );
img_4_data_stream_2_U: entity work.bd_0_hls_inst_0_fifo_w8_d2_A_11
     port map (
      D(2) => img_4_data_stream_2_dout(7),
      D(1) => img_4_data_stream_1_dout(7),
      D(0) => img_4_data_stream_0_dout(7),
      E(0) => Mat2AXIvideo_U0_n_1,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      Q(1 downto 0) => mOutPtr_21(1 downto 0),
      \SRL_SIG_reg[0][7]\(2) => img_4_data_stream_2_U_n_3,
      \SRL_SIG_reg[0][7]\(1) => img_4_data_stream_2_U_n_4,
      \SRL_SIG_reg[0][7]\(0) => img_4_data_stream_2_U_n_5,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce_3,
      img_3_data_stream_0_dout(0) => img_3_data_stream_0_dout(7),
      img_4_data_stream_2_empty_n => img_4_data_stream_2_empty_n,
      img_4_data_stream_2_full_n => img_4_data_stream_2_full_n,
      \ireg_reg[7]\(1 downto 0) => mOutPtr_20(1 downto 0),
      \odata_int_reg[23]\(2) => Mat2AXIvideo_U0_n_11,
      \odata_int_reg[23]\(1) => Mat2AXIvideo_U0_n_12,
      \odata_int_reg[23]\(0) => Mat2AXIvideo_U0_n_13,
      \odata_int_reg[7]\ => Mat2AXIvideo_U0_n_5
    );
start_for_CvtColoBew_U: entity work.bd_0_hls_inst_0_start_for_CvtColoBew
     port map (
      CO(0) => icmp_ln1967_fu_208_p2,
      Q(0) => ap_CS_fsm_state2_4,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_CvtColoBew_U_n_3,
      internal_empty_n_reg_1 => CvtColor_U0_n_6,
      internal_full_n_reg_0 => CvtColor_U0_n_5,
      \mOutPtr_reg[0]_0\ => start_for_Threshoyd2_U_n_7,
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_for_Threshold_U0_empty_n => start_for_Threshold_U0_empty_n,
      start_once_reg => start_once_reg_10,
      start_once_reg_0 => start_once_reg_5
    );
start_for_CvtColozec_U: entity work.bd_0_hls_inst_0_start_for_CvtColozec
     port map (
      CO(0) => icmp_ln1967_fu_227_p2,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_idle_0 => start_for_Threshoyd2_U_n_7,
      ap_idle_1 => start_for_Threshoyd2_U_n_6,
      ap_idle_2 => start_for_CvtColoBew_U_n_3,
      ap_idle_3 => GaussianBlur_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      internal_empty_n_reg_0 => start_for_CvtColozec_U_n_4,
      internal_empty_n_reg_1 => CvtColor_1_U0_n_12,
      internal_full_n_reg_0 => start_for_CvtColozec_U_n_5,
      internal_full_n_reg_1 => CvtColor_1_U0_n_11,
      start_for_CvtColor_1_U0_empty_n => start_for_CvtColor_1_U0_empty_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_0,
      start_once_reg_0 => start_once_reg_2
    );
start_for_GaussiaAem_U: entity work.bd_0_hls_inst_0_start_for_GaussiaAem
     port map (
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_4,
      start_for_CvtColor_1_U0_empty_n => start_for_CvtColor_1_U0_empty_n,
      start_for_GaussianBlur_U0_empty_n => start_for_GaussianBlur_U0_empty_n,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_2
    );
start_for_Mat2AXICeG_U: entity work.bd_0_hls_inst_0_start_for_Mat2AXICeG
     port map (
      Q(0) => Mat2AXIvideo_U0_n_3,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_idle_INST_0_i_6(0) => Threshold_U0_n_7,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_Mat2AXICeG_U_n_3,
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_GaussianBlur_U0_empty_n => start_for_GaussianBlur_U0_empty_n,
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_5
    );
start_for_Threshoyd2_U: entity work.bd_0_hls_inst_0_start_for_Threshoyd2
     port map (
      CO(0) => icmp_ln1489_fu_207_p2,
      E(0) => start_for_Threshoyd2_U_n_2,
      Q(0) => ap_CS_fsm_state2_9,
      SS(0) => ap_rst,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => start_for_Threshoyd2_U_n_8,
      ap_rst_n_1 => start_for_Threshoyd2_U_n_9,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      ap_sync_reg_Block_proc_U0_ap_ready_reg => ap_sync_reg_Block_proc_U0_ap_ready_reg_n_1,
      ap_sync_reg_Block_proc_U0_ap_ready_reg_0 => AXIvideo2Mat_U0_n_7,
      ce => ce_22,
      ce_0 => ce_8,
      img_0_cols_V_c_full_n => img_0_cols_V_c_full_n,
      img_0_rows_V_c_full_n => img_0_rows_V_c_full_n,
      img_3_cols_V_c_full_n => img_3_cols_V_c_full_n,
      img_3_rows_V_c_full_n => img_3_rows_V_c_full_n,
      internal_empty_n3_out => internal_empty_n3_out,
      internal_empty_n_reg_0 => start_for_Threshoyd2_U_n_7,
      internal_full_n_reg_0(0) => start_for_Threshoyd2_U_n_5,
      internal_full_n_reg_1 => start_for_Threshoyd2_U_n_6,
      internal_full_n_reg_2 => Threshold_U0_n_9,
      \mOutPtr_reg[1]_0\ => AXIvideo2Mat_U0_n_5,
      \mOutPtr_reg[1]_1\ => Threshold_U0_n_8,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_for_Threshold_U0_empty_n => start_for_Threshold_U0_empty_n,
      start_once_reg => start_once_reg,
      start_once_reg_1 => start_once_reg_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,filter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of bd_0_hls_inst_0 : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of bd_0_hls_inst_0 : entity is "filter,Vivado 2019.2";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute x_interface_info of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute x_interface_info of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute x_interface_info of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute x_interface_info of video_in_TREADY : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute x_interface_info of video_in_TVALID : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute x_interface_parameter of video_in_TVALID : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute x_interface_info of video_out_TREADY : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute x_interface_info of video_out_TVALID : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute x_interface_parameter of video_out_TVALID : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute x_interface_info of video_in_TDATA : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute x_interface_info of video_in_TDEST : signal is "xilinx.com:interface:axis:1.0 video_in TDEST";
  attribute x_interface_info of video_in_TID : signal is "xilinx.com:interface:axis:1.0 video_in TID";
  attribute x_interface_info of video_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_in TKEEP";
  attribute x_interface_info of video_in_TLAST : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute x_interface_info of video_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_in TSTRB";
  attribute x_interface_info of video_in_TUSER : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute x_interface_info of video_out_TDATA : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute x_interface_info of video_out_TDEST : signal is "xilinx.com:interface:axis:1.0 video_out TDEST";
  attribute x_interface_info of video_out_TID : signal is "xilinx.com:interface:axis:1.0 video_out TID";
  attribute x_interface_info of video_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_out TKEEP";
  attribute x_interface_info of video_out_TLAST : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute x_interface_info of video_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_out TSTRB";
  attribute x_interface_info of video_out_TUSER : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
begin
U0: entity work.bd_0_hls_inst_0_filter
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      video_in_TDATA(31 downto 0) => video_in_TDATA(31 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(3 downto 0) => video_in_TKEEP(3 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(3 downto 0) => video_in_TSTRB(3 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(31 downto 0) => video_out_TDATA(31 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(3 downto 0) => video_out_TKEEP(3 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(3 downto 0) => video_out_TSTRB(3 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
