verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/cac7/hdl" --include "../../../../project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0/sim/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_pwm_0_1/sim/Base_Zynq_MPSoC_pwm_0_1.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/sim/Base_Zynq_MPSoC_xbar_0.v" \
"../../../bd/Base_Zynq_MPSoC/sim/Base_Zynq_MPSoC.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/sim/Base_Zynq_MPSoC_auto_ds_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/sim/Base_Zynq_MPSoC_auto_pc_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/sim/Base_Zynq_MPSoC_auto_ds_1.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_1/sim/Base_Zynq_MPSoC_auto_pc_1.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_s00_mmu_0/sim/Base_Zynq_MPSoC_s00_mmu_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_s01_mmu_0/sim/Base_Zynq_MPSoC_s01_mmu_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlconcat_0_0/sim/Base_Zynq_MPSoC_xlconcat_0_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_aes_0_0/sim/Base_Zynq_MPSoC_aes_0_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlconcat_0_1/sim/Base_Zynq_MPSoC_xlconcat_0_1.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_0_0/sim/Base_Zynq_MPSoC_xlslice_0_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_0_1/sim/Base_Zynq_MPSoC_xlslice_0_1.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_1_0/sim/Base_Zynq_MPSoC_xlslice_1_0.v" \
"../../../bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_2_0/sim/Base_Zynq_MPSoC_xlslice_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
