Classic Timing Analyzer report for projeto
Thu May 02 19:13:57 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.140 ns   ; B[1] ; VetorFinal[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+-------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To                ;
+-------+-------------------+-----------------+-------+-------------------+
; N/A   ; None              ; 12.140 ns       ; B[1]  ; VetorFinal[3]     ;
; N/A   ; None              ; 12.059 ns       ; B[0]  ; VetorFinal[3]     ;
; N/A   ; None              ; 12.034 ns       ; IN[0] ; VetorFinal[3]     ;
; N/A   ; None              ; 11.842 ns       ; A[0]  ; VetorFinal[3]     ;
; N/A   ; None              ; 11.816 ns       ; A[1]  ; VetorFinal[3]     ;
; N/A   ; None              ; 11.748 ns       ; B[1]  ; SaidaOverflow     ;
; N/A   ; None              ; 11.667 ns       ; B[0]  ; SaidaOverflow     ;
; N/A   ; None              ; 11.649 ns       ; A[3]  ; SaidaComparadores ;
; N/A   ; None              ; 11.642 ns       ; IN[0] ; SaidaOverflow     ;
; N/A   ; None              ; 11.515 ns       ; B[0]  ; SaidaComparadores ;
; N/A   ; None              ; 11.479 ns       ; A[1]  ; SaidaComparadores ;
; N/A   ; None              ; 11.456 ns       ; IN[0] ; SaidaComparadores ;
; N/A   ; None              ; 11.450 ns       ; A[0]  ; SaidaOverflow     ;
; N/A   ; None              ; 11.424 ns       ; A[1]  ; SaidaOverflow     ;
; N/A   ; None              ; 11.298 ns       ; A[0]  ; SaidaComparadores ;
; N/A   ; None              ; 11.281 ns       ; A[2]  ; SaidaComparadores ;
; N/A   ; None              ; 11.280 ns       ; B[1]  ; SaidaComparadores ;
; N/A   ; None              ; 11.263 ns       ; B[2]  ; SaidaComparadores ;
; N/A   ; None              ; 10.899 ns       ; IN[1] ; SaidaComparadores ;
; N/A   ; None              ; 10.868 ns       ; B[3]  ; SaidaComparadores ;
; N/A   ; None              ; 10.702 ns       ; IN[2] ; SaidaComparadores ;
; N/A   ; None              ; 10.110 ns       ; IN[1] ; SaidaOverflow     ;
; N/A   ; None              ; 9.939 ns        ; B[3]  ; SaidaOverflow     ;
; N/A   ; None              ; 9.920 ns        ; B[2]  ; VetorFinal[3]     ;
; N/A   ; None              ; 9.875 ns        ; B[3]  ; VetorFinal[3]     ;
; N/A   ; None              ; 9.865 ns        ; IN[2] ; SaidaOverflow     ;
; N/A   ; None              ; 9.857 ns        ; A[2]  ; VetorFinal[3]     ;
; N/A   ; None              ; 9.525 ns        ; B[2]  ; VetorFinal[2]     ;
; N/A   ; None              ; 9.516 ns        ; A[2]  ; SaidaOverflow     ;
; N/A   ; None              ; 9.513 ns        ; IN[2] ; VetorFinal[3]     ;
; N/A   ; None              ; 9.512 ns        ; IN[1] ; VetorFinal[3]     ;
; N/A   ; None              ; 9.473 ns        ; A[3]  ; VetorFinal[3]     ;
; N/A   ; None              ; 9.442 ns        ; A[3]  ; SaidaOverflow     ;
; N/A   ; None              ; 9.434 ns        ; B[2]  ; SaidaOverflow     ;
; N/A   ; None              ; 9.411 ns        ; A[2]  ; VetorFinal[2]     ;
; N/A   ; None              ; 9.383 ns        ; IN[0] ; VetorFinal[2]     ;
; N/A   ; None              ; 9.365 ns        ; B[1]  ; VetorFinal[2]     ;
; N/A   ; None              ; 9.352 ns        ; IN[2] ; VetorFinal[1]     ;
; N/A   ; None              ; 9.284 ns        ; B[0]  ; VetorFinal[2]     ;
; N/A   ; None              ; 9.279 ns        ; IN[0] ; VetorFinal[1]     ;
; N/A   ; None              ; 9.144 ns        ; B[0]  ; VetorFinal[1]     ;
; N/A   ; None              ; 9.141 ns        ; A[1]  ; VetorFinal[1]     ;
; N/A   ; None              ; 9.067 ns        ; A[0]  ; VetorFinal[2]     ;
; N/A   ; None              ; 9.049 ns        ; IN[1] ; VetorFinal[1]     ;
; N/A   ; None              ; 9.041 ns        ; A[1]  ; VetorFinal[2]     ;
; N/A   ; None              ; 8.960 ns        ; IN[2] ; VetorFinal[2]     ;
; N/A   ; None              ; 8.919 ns        ; IN[0] ; VetorFinal[0]     ;
; N/A   ; None              ; 8.899 ns        ; B[1]  ; VetorFinal[1]     ;
; N/A   ; None              ; 8.778 ns        ; B[0]  ; VetorFinal[0]     ;
; N/A   ; None              ; 8.731 ns        ; A[0]  ; VetorFinal[1]     ;
; N/A   ; None              ; 8.666 ns        ; IN[1] ; VetorFinal[2]     ;
; N/A   ; None              ; 8.606 ns        ; IN[1] ; VetorFinal[0]     ;
; N/A   ; None              ; 8.535 ns        ; IN[2] ; VetorFinal[0]     ;
; N/A   ; None              ; 8.376 ns        ; A[0]  ; VetorFinal[0]     ;
+-------+-------------------+-----------------+-------+-------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 02 19:13:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projeto -c projeto --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "B[1]" to destination pin "VetorFinal[3]" is 12.140 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 8; PIN Node = 'B[1]'
    Info: 2: + IC(4.949 ns) + CELL(0.225 ns) = 6.031 ns; Loc. = LCCOMB_X31_Y21_N4; Fanout = 3; COMB Node = 'Somador4Bits:inst|Somador:inst8|inst7~0'
    Info: 3: + IC(1.650 ns) + CELL(0.053 ns) = 7.734 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'Somador4Bits:inst|Somador:inst9|inst7~0'
    Info: 4: + IC(0.210 ns) + CELL(0.234 ns) = 8.178 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'MUX2:inst7|MUX:inst8|inst10~1'
    Info: 5: + IC(1.818 ns) + CELL(2.144 ns) = 12.140 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'VetorFinal[3]'
    Info: Total cell delay = 3.513 ns ( 28.94 % )
    Info: Total interconnect delay = 8.627 ns ( 71.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Thu May 02 19:13:57 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


