
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a73c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800a91c  0800a91c  0000b91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9e0  0800a9e0  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a9e0  0800a9e0  0000b9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9e8  0800a9e8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9e8  0800a9e8  0000b9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9ec  0800a9ec  0000b9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a9f0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce8  200001d4  0800abc4  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ebc  0800abc4  0000cebc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019dcc  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004023  00000000  00000000  00025fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00029ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e9d  00000000  00000000  0002b348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005e6d  00000000  00000000  0002c1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6d5  00000000  00000000  00032052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0eb7  00000000  00000000  0004c727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d5de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052e8  00000000  00000000  0013d624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014290c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a904 	.word	0x0800a904

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a904 	.word	0x0800a904

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000600:	f000 fc33 	bl	8000e6a <HAL_Init>

  /* USER CODE BEGIN Init */
  DHT11_Setup(GPIOB, GPIO_PIN_0); // setup DHT11 on pin B0
 8000604:	2101      	movs	r1, #1
 8000606:	480c      	ldr	r0, [pc, #48]	@ (8000638 <main+0x3c>)
 8000608:	f000 fbb8 	bl	8000d7c <DHT11_Setup>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f816 	bl	800063c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f916 	bl	8000840 <MX_GPIO_Init>
  MX_DMA_Init();
 8000614:	f000 f8ea 	bl	80007ec <MX_DMA_Init>
  MX_USB_Device_Init();
 8000618:	f008 ffb6 	bl	8009588 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800061c:	f000 f85c 	bl	80006d8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000620:	f000 f898 	bl	8000754 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RS485_Setup(GPIOA, GPIO_PIN_1);
 8000624:	2102      	movs	r1, #2
 8000626:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800062a:	f000 fb03 	bl	8000c34 <RS485_Setup>


  while(1) {
	  //uint8_t msg[] = "Hello from STM32 over RS485!\r\n";
	  //RS485_Transmit(msg, sizeof(msg) - 1);
	  HAL_Delay(10000);
 800062e:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000632:	f000 fc8b 	bl	8000f4c <HAL_Delay>
 8000636:	e7fa      	b.n	800062e <main+0x32>
 8000638:	48000400 	.word	0x48000400

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	2238      	movs	r2, #56	@ 0x38
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f009 fcdc 	bl	800a008 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000662:	f002 ff73 	bl	800354c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000666:	2302      	movs	r3, #2
 8000668:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800066e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000670:	2340      	movs	r3, #64	@ 0x40
 8000672:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000674:	2302      	movs	r3, #2
 8000676:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000678:	2302      	movs	r3, #2
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800067c:	2301      	movs	r3, #1
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000680:	230c      	movs	r3, #12
 8000682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000684:	2302      	movs	r3, #2
 8000686:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000688:	2304      	movs	r3, #4
 800068a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800068c:	2302      	movs	r3, #2
 800068e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000690:	f107 0318 	add.w	r3, r7, #24
 8000694:	4618      	mov	r0, r3
 8000696:	f003 f80d 	bl	80036b4 <HAL_RCC_OscConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80006a0:	f000 f8fe 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a4:	230f      	movs	r3, #15
 80006a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006a8:	2301      	movs	r3, #1
 80006aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f003 fb0a 	bl	8003cd8 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006ca:	f000 f8e9 	bl	80008a0 <Error_Handler>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3750      	adds	r7, #80	@ 0x50
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006dc:	4b1b      	ldr	r3, [pc, #108]	@ (800074c <MX_SPI1_Init+0x74>)
 80006de:	4a1c      	ldr	r2, [pc, #112]	@ (8000750 <MX_SPI1_Init+0x78>)
 80006e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e2:	4b1a      	ldr	r3, [pc, #104]	@ (800074c <MX_SPI1_Init+0x74>)
 80006e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <MX_SPI1_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80006f0:	4b16      	ldr	r3, [pc, #88]	@ (800074c <MX_SPI1_Init+0x74>)
 80006f2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80006f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006f8:	4b14      	ldr	r3, [pc, #80]	@ (800074c <MX_SPI1_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	@ (800074c <MX_SPI1_Init+0x74>)
 8000700:	2200      	movs	r2, #0
 8000702:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000704:	4b11      	ldr	r3, [pc, #68]	@ (800074c <MX_SPI1_Init+0x74>)
 8000706:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800070a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800070c:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <MX_SPI1_Init+0x74>)
 800070e:	2200      	movs	r2, #0
 8000710:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000712:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <MX_SPI1_Init+0x74>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <MX_SPI1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800071e:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <MX_SPI1_Init+0x74>)
 8000720:	2200      	movs	r2, #0
 8000722:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000724:	4b09      	ldr	r3, [pc, #36]	@ (800074c <MX_SPI1_Init+0x74>)
 8000726:	2207      	movs	r2, #7
 8000728:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800072a:	4b08      	ldr	r3, [pc, #32]	@ (800074c <MX_SPI1_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <MX_SPI1_Init+0x74>)
 8000732:	2208      	movs	r2, #8
 8000734:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000736:	4805      	ldr	r0, [pc, #20]	@ (800074c <MX_SPI1_Init+0x74>)
 8000738:	f003 ff38 	bl	80045ac <HAL_SPI_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000742:	f000 f8ad 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	200001f0 	.word	0x200001f0
 8000750:	40013000 	.word	0x40013000

08000754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000758:	4b22      	ldr	r3, [pc, #136]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 800075a:	4a23      	ldr	r2, [pc, #140]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800075c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800075e:	4b21      	ldr	r3, [pc, #132]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000760:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b1a      	ldr	r3, [pc, #104]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b17      	ldr	r3, [pc, #92]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800079c:	4811      	ldr	r0, [pc, #68]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 800079e:	f003 ffb0 	bl	8004702 <HAL_UART_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007a8:	f000 f87a 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ac:	2100      	movs	r1, #0
 80007ae:	480d      	ldr	r0, [pc, #52]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 80007b0:	f005 faee 	bl	8005d90 <HAL_UARTEx_SetTxFifoThreshold>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ba:	f000 f871 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007be:	2100      	movs	r1, #0
 80007c0:	4808      	ldr	r0, [pc, #32]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 80007c2:	f005 fb23 	bl	8005e0c <HAL_UARTEx_SetRxFifoThreshold>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007cc:	f000 f868 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007d0:	4804      	ldr	r0, [pc, #16]	@ (80007e4 <MX_USART2_UART_Init+0x90>)
 80007d2:	f005 faa4 	bl	8005d1e <HAL_UARTEx_DisableFifoMode>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007dc:	f000 f860 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000254 	.word	0x20000254
 80007e8:	40004400 	.word	0x40004400

080007ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007f2:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_DMA_Init+0x50>)
 80007f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007f6:	4a11      	ldr	r2, [pc, #68]	@ (800083c <MX_DMA_Init+0x50>)
 80007f8:	f043 0304 	orr.w	r3, r3, #4
 80007fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_DMA_Init+0x50>)
 8000800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000802:	f003 0304 	and.w	r3, r3, #4
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800080a:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_DMA_Init+0x50>)
 800080c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800080e:	4a0b      	ldr	r2, [pc, #44]	@ (800083c <MX_DMA_Init+0x50>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6493      	str	r3, [r2, #72]	@ 0x48
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_DMA_Init+0x50>)
 8000818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000822:	2200      	movs	r2, #0
 8000824:	2100      	movs	r1, #0
 8000826:	200b      	movs	r0, #11
 8000828:	f000 fc8d 	bl	8001146 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800082c:	200b      	movs	r0, #11
 800082e:	f000 fca4 	bl	800117a <HAL_NVIC_EnableIRQ>

}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40021000 	.word	0x40021000

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	605a      	str	r2, [r3, #4]
 800084e:	609a      	str	r2, [r3, #8]
 8000850:	60da      	str	r2, [r3, #12]
 8000852:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000854:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_GPIO_Init+0x5c>)
 8000856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000858:	4a10      	ldr	r2, [pc, #64]	@ (800089c <MX_GPIO_Init+0x5c>)
 800085a:	f043 0301 	orr.w	r3, r3, #1
 800085e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000860:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_GPIO_Init+0x5c>)
 8000862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	2102      	movs	r1, #2
 8000870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000874:	f001 f950 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8000878:	2302      	movs	r3, #2
 800087a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087c:	2301      	movs	r3, #1
 800087e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000884:	2300      	movs	r3, #0
 8000886:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	4619      	mov	r1, r3
 800088c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000890:	f000 ffc0 	bl	8001814 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000894:	bf00      	nop
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40021000 	.word	0x40021000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
	...

080008b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <HAL_MspInit+0x44>)
 80008b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ba:	4a0e      	ldr	r2, [pc, #56]	@ (80008f4 <HAL_MspInit+0x44>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <HAL_MspInit+0x44>)
 80008c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d2:	4a08      	ldr	r2, [pc, #32]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <HAL_MspInit+0x44>)
 80008dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008e6:	f002 fed5 	bl	8003694 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40021000 	.word	0x40021000

080008f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	@ 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a17      	ldr	r2, [pc, #92]	@ (8000974 <HAL_SPI_MspInit+0x7c>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d128      	bne.n	800096c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800091a:	4b17      	ldr	r3, [pc, #92]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 800091c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800091e:	4a16      	ldr	r2, [pc, #88]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 8000920:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000924:	6613      	str	r3, [r2, #96]	@ 0x60
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 8000928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000936:	4a10      	ldr	r2, [pc, #64]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <HAL_SPI_MspInit+0x80>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800094a:	23e0      	movs	r3, #224	@ 0xe0
 800094c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800095a:	2305      	movs	r3, #5
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4619      	mov	r1, r3
 8000964:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000968:	f000 ff54 	bl	8001814 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	@ 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40013000 	.word	0x40013000
 8000978:	40021000 	.word	0x40021000

0800097c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b09e      	sub	sp, #120	@ 0x78
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	2254      	movs	r2, #84	@ 0x54
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f009 fb33 	bl	800a008 <memset>
  if(huart->Instance==USART2)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a38      	ldr	r2, [pc, #224]	@ (8000a88 <HAL_UART_MspInit+0x10c>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d168      	bne.n	8000a7e <HAL_UART_MspInit+0x102>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009ac:	2302      	movs	r3, #2
 80009ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	4618      	mov	r0, r3
 80009ba:	f003 fba9 	bl	8004110 <HAL_RCCEx_PeriphCLKConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009c4:	f7ff ff6c 	bl	80008a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009c8:	4b30      	ldr	r3, [pc, #192]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009cc:	4a2f      	ldr	r2, [pc, #188]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80009d4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e4:	4a29      	ldr	r2, [pc, #164]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ec:	4b27      	ldr	r3, [pc, #156]	@ (8000a8c <HAL_UART_MspInit+0x110>)
 80009ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009f8:	230c      	movs	r3, #12
 80009fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fc:	2302      	movs	r3, #2
 80009fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a08:	2307      	movs	r3, #7
 8000a0a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a10:	4619      	mov	r1, r3
 8000a12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a16:	f000 fefd 	bl	8001814 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000a94 <HAL_UART_MspInit+0x118>)
 8000a1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000a20:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a22:	221a      	movs	r2, #26
 8000a24:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a26:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a2c:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a32:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a34:	2280      	movs	r2, #128	@ 0x80
 8000a36:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000a50:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a52:	f000 fbad 	bl	80011b0 <HAL_DMA_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8000a5c:	f7ff ff20 	bl	80008a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	4a0b      	ldr	r2, [pc, #44]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000a68:	4a09      	ldr	r2, [pc, #36]	@ (8000a90 <HAL_UART_MspInit+0x114>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	2100      	movs	r1, #0
 8000a72:	2026      	movs	r0, #38	@ 0x26
 8000a74:	f000 fb67 	bl	8001146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a78:	2026      	movs	r0, #38	@ 0x26
 8000a7a:	f000 fb7e 	bl	800117a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a7e:	bf00      	nop
 8000a80:	3778      	adds	r7, #120	@ 0x78
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40004400 	.word	0x40004400
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	200002e8 	.word	0x200002e8
 8000a94:	40020008 	.word	0x40020008

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aee:	f000 fa0f 	bl	8000f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000afc:	4802      	ldr	r0, [pc, #8]	@ (8000b08 <DMA1_Channel1_IRQHandler+0x10>)
 8000afe:	f000 fd3a 	bl	8001576 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200002e8 	.word	0x200002e8

08000b0c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000b10:	4802      	ldr	r0, [pc, #8]	@ (8000b1c <USB_LP_IRQHandler+0x10>)
 8000b12:	f001 f909 	bl	8001d28 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20001878 	.word	0x20001878

08000b20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b24:	4802      	ldr	r0, [pc, #8]	@ (8000b30 <USART2_IRQHandler+0x10>)
 8000b26:	f003 fe3d 	bl	80047a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000254 	.word	0x20000254

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	@ (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f009 fa58 	bl	800a018 <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	@ (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20020000 	.word	0x20020000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	20000348 	.word	0x20000348
 8000b9c:	20001ec0 	.word	0x20001ec0

08000ba0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <SystemInit+0x20>)
 8000ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000baa:	4a05      	ldr	r2, [pc, #20]	@ (8000bc0 <SystemInit+0x20>)
 8000bac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb27 	bl	8000220 <strlen>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8000bd6:	89fb      	ldrh	r3, [r7, #14]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f008 fd92 	bl	8009704 <CDC_Transmit_FS>
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b0a2      	sub	sp, #136	@ 0x88
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000bf0:	f107 0008 	add.w	r0, r7, #8
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a06      	ldr	r2, [pc, #24]	@ (8000c10 <usb_serial_println+0x28>)
 8000bf8:	2180      	movs	r1, #128	@ 0x80
 8000bfa:	f009 f9cf 	bl	8009f9c <sniprintf>
	usb_serial_print(buffer);
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff ffde 	bl	8000bc4 <usb_serial_print>
}
 8000c08:	bf00      	nop
 8000c0a:	3788      	adds	r7, #136	@ 0x88
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	0800a91c 	.word	0x0800a91c

08000c14 <RS485_SetReceiveMode>:
void RS485_SetTransmitMode(void) {
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
}

void RS485_SetReceiveMode(void) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8000c18:	4b04      	ldr	r3, [pc, #16]	@ (8000c2c <RS485_SetReceiveMode+0x18>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <RS485_SetReceiveMode+0x1c>)
 8000c1e:	8811      	ldrh	r1, [r2, #0]
 8000c20:	2200      	movs	r2, #0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 ff78 	bl	8001b18 <HAL_GPIO_WritePin>
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	2000034c 	.word	0x2000034c
 8000c30:	20000350 	.word	0x20000350

08000c34 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	807b      	strh	r3, [r7, #2]
	RS485_DIR_PORT = dir_port;
 8000c40:	4a0c      	ldr	r2, [pc, #48]	@ (8000c74 <RS485_Setup+0x40>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8000c46:	4a0c      	ldr	r2, [pc, #48]	@ (8000c78 <RS485_Setup+0x44>)
 8000c48:	887b      	ldrh	r3, [r7, #2]
 8000c4a:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8000c4c:	f7ff ffe2 	bl	8000c14 <RS485_SetReceiveMode>

	// Start DMA
	//HAL_UART_Receive_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000c50:	2240      	movs	r2, #64	@ 0x40
 8000c52:	490a      	ldr	r1, [pc, #40]	@ (8000c7c <RS485_Setup+0x48>)
 8000c54:	480a      	ldr	r0, [pc, #40]	@ (8000c80 <RS485_Setup+0x4c>)
 8000c56:	f005 f917 	bl	8005e88 <HAL_UARTEx_ReceiveToIdle_DMA>

	// Enable IDLE interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <RS485_Setup+0x4c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <RS485_Setup+0x4c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f042 0210 	orr.w	r2, r2, #16
 8000c68:	601a      	str	r2, [r3, #0]
}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	2000034c 	.word	0x2000034c
 8000c78:	20000350 	.word	0x20000350
 8000c7c:	20000354 	.word	0x20000354
 8000c80:	20000254 	.word	0x20000254

08000c84 <HAL_UARTEx_RxEventCallback>:

	// Receive data
	HAL_UART_Receive(&huart2, buffer, len, HAL_MAX_DELAY);
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	807b      	strh	r3, [r7, #2]
	RS485_ReceivedLength = size;
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <HAL_UARTEx_RxEventCallback+0x44>)
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	8013      	strh	r3, [r2, #0]

	// DEBUG PRINT TO USB OVER SERIAL
	if (RS485_ReceivedLength < RS485_DMA_BUFFER_SIZE) {
 8000c96:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc8 <HAL_UARTEx_RxEventCallback+0x44>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c9e:	d806      	bhi.n	8000cae <HAL_UARTEx_RxEventCallback+0x2a>
		RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
 8000ca0:	4b09      	ldr	r3, [pc, #36]	@ (8000cc8 <HAL_UARTEx_RxEventCallback+0x44>)
 8000ca2:	881b      	ldrh	r3, [r3, #0]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	4b08      	ldr	r3, [pc, #32]	@ (8000ccc <HAL_UARTEx_RxEventCallback+0x48>)
 8000caa:	2100      	movs	r1, #0
 8000cac:	5499      	strb	r1, [r3, r2]
	}
	usb_serial_println((char*)RS485_DMA_BUFFER);
 8000cae:	4807      	ldr	r0, [pc, #28]	@ (8000ccc <HAL_UARTEx_RxEventCallback+0x48>)
 8000cb0:	f7ff ff9a 	bl	8000be8 <usb_serial_println>

	// Ready for next reception
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000cb4:	2240      	movs	r2, #64	@ 0x40
 8000cb6:	4905      	ldr	r1, [pc, #20]	@ (8000ccc <HAL_UARTEx_RxEventCallback+0x48>)
 8000cb8:	4805      	ldr	r0, [pc, #20]	@ (8000cd0 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000cba:	f005 f8e5 	bl	8005e88 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000394 	.word	0x20000394
 8000ccc:	20000354 	.word	0x20000354
 8000cd0:	20000254 	.word	0x20000254

08000cd4 <DWT_Init>:
static uint16_t DHT11_PIN;

// --- Initialise the DWT ---
// Initates the DWT (Data Watchpoint and Trace) unit (if not already initiated)
// Used for microsecond timing
static void DWT_Init(void) {
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <DWT_Init+0x34>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d10b      	bne.n	8000cfc <DWT_Init+0x28>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <DWT_Init+0x38>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <DWT_Init+0x38>)
 8000cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cee:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <DWT_Init+0x34>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a04      	ldr	r2, [pc, #16]	@ (8000d08 <DWT_Init+0x34>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	6013      	str	r3, [r2, #0]
    }
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e0001000 	.word	0xe0001000
 8000d0c:	e000edf0 	.word	0xe000edf0

08000d10 <set_output>:
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL; // Works for me without internal or external pull up. External may be required for some models?
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
}

static void set_output(void) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <set_output+0x3c>)
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <set_output+0x40>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	1d3a      	adds	r2, r7, #4
 8000d3c:	4611      	mov	r1, r2
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f000 fd68 	bl	8001814 <HAL_GPIO_Init>
}
 8000d44:	bf00      	nop
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	2000039c 	.word	0x2000039c
 8000d50:	20000398 	.word	0x20000398

08000d54 <DHT11_Init>:
    }
    return 0xFFFFFFFF; // timeout
}

// --- Initiate the DHT11 ---
static void DHT11_Init(void) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
    DWT_Init();
 8000d58:	f7ff ffbc 	bl	8000cd4 <DWT_Init>
    set_output();
 8000d5c:	f7ff ffd8 	bl	8000d10 <set_output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // set pin to HIGH
 8000d60:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <DHT11_Init+0x20>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <DHT11_Init+0x24>)
 8000d66:	8811      	ldrh	r1, [r2, #0]
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 fed4 	bl	8001b18 <HAL_GPIO_WritePin>
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000398 	.word	0x20000398
 8000d78:	2000039c 	.word	0x2000039c

08000d7c <DHT11_Setup>:
 * DHT11 sensor.
 *
 * @param port: Pointer to the port where the DHT11 data pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the DHT11 data pin is connected.
 */
void DHT11_Setup(GPIO_TypeDef* port, uint16_t pin) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	807b      	strh	r3, [r7, #2]
	DHT11_PORT = port;
 8000d88:	4a1e      	ldr	r2, [pc, #120]	@ (8000e04 <DHT11_Setup+0x88>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]
	DHT11_PIN = pin;
 8000d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000e08 <DHT11_Setup+0x8c>)
 8000d90:	887b      	ldrh	r3, [r7, #2]
 8000d92:	8013      	strh	r3, [r2, #0]

	// Enable the ports peripheral clock
	if (port == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d9a:	d10c      	bne.n	8000db6 <DHT11_Setup+0x3a>
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <DHT11_Setup+0x90>)
 8000d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e0c <DHT11_Setup+0x90>)
 8000da2:	f043 0301 	orr.w	r3, r3, #1
 8000da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da8:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <DHT11_Setup+0x90>)
 8000daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dac:	f003 0301 	and.w	r3, r3, #1
 8000db0:	617b      	str	r3, [r7, #20]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	e020      	b.n	8000df8 <DHT11_Setup+0x7c>
	else if (port == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a15      	ldr	r2, [pc, #84]	@ (8000e10 <DHT11_Setup+0x94>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d10c      	bne.n	8000dd8 <DHT11_Setup+0x5c>
 8000dbe:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <DHT11_Setup+0x90>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <DHT11_Setup+0x90>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dca:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <DHT11_Setup+0x90>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	e00f      	b.n	8000df8 <DHT11_Setup+0x7c>
	else if (port == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a0e      	ldr	r2, [pc, #56]	@ (8000e14 <DHT11_Setup+0x98>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d10b      	bne.n	8000df8 <DHT11_Setup+0x7c>
 8000de0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <DHT11_Setup+0x90>)
 8000de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de4:	4a09      	ldr	r2, [pc, #36]	@ (8000e0c <DHT11_Setup+0x90>)
 8000de6:	f043 0304 	orr.w	r3, r3, #4
 8000dea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dec:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <DHT11_Setup+0x90>)
 8000dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]

	DHT11_Init();
 8000df8:	f7ff ffac 	bl	8000d54 <DHT11_Init>
}
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000398 	.word	0x20000398
 8000e08:	2000039c 	.word	0x2000039c
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	48000400 	.word	0x48000400
 8000e14:	48000800 	.word	0x48000800

08000e18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e18:	480d      	ldr	r0, [pc, #52]	@ (8000e50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e1a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e1c:	f7ff fec0 	bl	8000ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e20:	480c      	ldr	r0, [pc, #48]	@ (8000e54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e22:	490d      	ldr	r1, [pc, #52]	@ (8000e58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <LoopForever+0xe>)
  movs r3, #0
 8000e26:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e28:	e002      	b.n	8000e30 <LoopCopyDataInit>

08000e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2e:	3304      	adds	r3, #4

08000e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e34:	d3f9      	bcc.n	8000e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e36:	4a0a      	ldr	r2, [pc, #40]	@ (8000e60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e38:	4c0a      	ldr	r4, [pc, #40]	@ (8000e64 <LoopForever+0x16>)
  movs r3, #0
 8000e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e3c:	e001      	b.n	8000e42 <LoopFillZerobss>

08000e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e40:	3204      	adds	r2, #4

08000e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e44:	d3fb      	bcc.n	8000e3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e46:	f009 f8ed 	bl	800a024 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e4a:	f7ff fbd7 	bl	80005fc <main>

08000e4e <LoopForever>:

LoopForever:
    b LoopForever
 8000e4e:	e7fe      	b.n	8000e4e <LoopForever>
  ldr   r0, =_estack
 8000e50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e58:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000e5c:	0800a9f0 	.word	0x0800a9f0
  ldr r2, =_sbss
 8000e60:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000e64:	20001ebc 	.word	0x20001ebc

08000e68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e68:	e7fe      	b.n	8000e68 <ADC1_2_IRQHandler>

08000e6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e70:	2300      	movs	r3, #0
 8000e72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 f95b 	bl	8001130 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e7a:	200f      	movs	r0, #15
 8000e7c:	f000 f80e 	bl	8000e9c <HAL_InitTick>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d002      	beq.n	8000e8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	71fb      	strb	r3, [r7, #7]
 8000e8a:	e001      	b.n	8000e90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e8c:	f7ff fd10 	bl	80008b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e90:	79fb      	ldrb	r3, [r7, #7]

}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ea8:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <HAL_InitTick+0x68>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d022      	beq.n	8000ef6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000eb0:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <HAL_InitTick+0x6c>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <HAL_InitTick+0x68>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ebc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f000 f966 	bl	8001196 <HAL_SYSTICK_Config>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d10f      	bne.n	8000ef0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b0f      	cmp	r3, #15
 8000ed4:	d809      	bhi.n	8000eea <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	f04f 30ff 	mov.w	r0, #4294967295
 8000ede:	f000 f932 	bl	8001146 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <HAL_InitTick+0x70>)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6013      	str	r3, [r2, #0]
 8000ee8:	e007      	b.n	8000efa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	73fb      	strb	r3, [r7, #15]
 8000eee:	e004      	b.n	8000efa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	73fb      	strb	r3, [r7, #15]
 8000ef4:	e001      	b.n	8000efa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f14:	4b05      	ldr	r3, [pc, #20]	@ (8000f2c <HAL_IncTick+0x1c>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <HAL_IncTick+0x20>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4a03      	ldr	r2, [pc, #12]	@ (8000f2c <HAL_IncTick+0x1c>)
 8000f20:	6013      	str	r3, [r2, #0]
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	200003a0 	.word	0x200003a0
 8000f30:	20000008 	.word	0x20000008

08000f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return uwTick;
 8000f38:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <HAL_GetTick+0x14>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	200003a0 	.word	0x200003a0

08000f4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f54:	f7ff ffee 	bl	8000f34 <HAL_GetTick>
 8000f58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f64:	d004      	beq.n	8000f70 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_Delay+0x40>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f70:	bf00      	nop
 8000f72:	f7ff ffdf 	bl	8000f34 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d8f7      	bhi.n	8000f72 <HAL_Delay+0x26>
  {
  }
}
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000008 	.word	0x20000008

08000f90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fac:	4013      	ands	r3, r2
 8000fae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fc2:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	60d3      	str	r3, [r2, #12]
}
 8000fc8:	bf00      	nop
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fdc:	4b04      	ldr	r3, [pc, #16]	@ (8000ff0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	0a1b      	lsrs	r3, r3, #8
 8000fe2:	f003 0307 	and.w	r3, r3, #7
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	2b00      	cmp	r3, #0
 8001004:	db0b      	blt.n	800101e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	f003 021f 	and.w	r2, r3, #31
 800100c:	4907      	ldr	r1, [pc, #28]	@ (800102c <__NVIC_EnableIRQ+0x38>)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	095b      	lsrs	r3, r3, #5
 8001014:	2001      	movs	r0, #1
 8001016:	fa00 f202 	lsl.w	r2, r0, r2
 800101a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000e100 	.word	0xe000e100

08001030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800103c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001040:	2b00      	cmp	r3, #0
 8001042:	db0a      	blt.n	800105a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	b2da      	uxtb	r2, r3
 8001048:	490c      	ldr	r1, [pc, #48]	@ (800107c <__NVIC_SetPriority+0x4c>)
 800104a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104e:	0112      	lsls	r2, r2, #4
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	440b      	add	r3, r1
 8001054:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001058:	e00a      	b.n	8001070 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	b2da      	uxtb	r2, r3
 800105e:	4908      	ldr	r1, [pc, #32]	@ (8001080 <__NVIC_SetPriority+0x50>)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	3b04      	subs	r3, #4
 8001068:	0112      	lsls	r2, r2, #4
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	440b      	add	r3, r1
 800106e:	761a      	strb	r2, [r3, #24]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000e100 	.word	0xe000e100
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001084:	b480      	push	{r7}
 8001086:	b089      	sub	sp, #36	@ 0x24
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f1c3 0307 	rsb	r3, r3, #7
 800109e:	2b04      	cmp	r3, #4
 80010a0:	bf28      	it	cs
 80010a2:	2304      	movcs	r3, #4
 80010a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	3304      	adds	r3, #4
 80010aa:	2b06      	cmp	r3, #6
 80010ac:	d902      	bls.n	80010b4 <NVIC_EncodePriority+0x30>
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	3b03      	subs	r3, #3
 80010b2:	e000      	b.n	80010b6 <NVIC_EncodePriority+0x32>
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b8:	f04f 32ff 	mov.w	r2, #4294967295
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43da      	mvns	r2, r3
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	401a      	ands	r2, r3
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010cc:	f04f 31ff 	mov.w	r1, #4294967295
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa01 f303 	lsl.w	r3, r1, r3
 80010d6:	43d9      	mvns	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010dc:	4313      	orrs	r3, r2
         );
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3724      	adds	r7, #36	@ 0x24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010fc:	d301      	bcc.n	8001102 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010fe:	2301      	movs	r3, #1
 8001100:	e00f      	b.n	8001122 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001102:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <SysTick_Config+0x40>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110a:	210f      	movs	r1, #15
 800110c:	f04f 30ff 	mov.w	r0, #4294967295
 8001110:	f7ff ff8e 	bl	8001030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001114:	4b05      	ldr	r3, [pc, #20]	@ (800112c <SysTick_Config+0x40>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111a:	4b04      	ldr	r3, [pc, #16]	@ (800112c <SysTick_Config+0x40>)
 800111c:	2207      	movs	r2, #7
 800111e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	e000e010 	.word	0xe000e010

08001130 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff ff29 	bl	8000f90 <__NVIC_SetPriorityGrouping>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b086      	sub	sp, #24
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
 8001152:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001154:	f7ff ff40 	bl	8000fd8 <__NVIC_GetPriorityGrouping>
 8001158:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	68b9      	ldr	r1, [r7, #8]
 800115e:	6978      	ldr	r0, [r7, #20]
 8001160:	f7ff ff90 	bl	8001084 <NVIC_EncodePriority>
 8001164:	4602      	mov	r2, r0
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	4611      	mov	r1, r2
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff5f 	bl	8001030 <__NVIC_SetPriority>
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff33 	bl	8000ff4 <__NVIC_EnableIRQ>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff ffa4 	bl	80010ec <SysTick_Config>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e08d      	b.n	80012de <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b47      	ldr	r3, [pc, #284]	@ (80012e8 <HAL_DMA_Init+0x138>)
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d80f      	bhi.n	80011ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b45      	ldr	r3, [pc, #276]	@ (80012ec <HAL_DMA_Init+0x13c>)
 80011d6:	4413      	add	r3, r2
 80011d8:	4a45      	ldr	r2, [pc, #276]	@ (80012f0 <HAL_DMA_Init+0x140>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	091b      	lsrs	r3, r3, #4
 80011e0:	009a      	lsls	r2, r3, #2
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a42      	ldr	r2, [pc, #264]	@ (80012f4 <HAL_DMA_Init+0x144>)
 80011ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80011ec:	e00e      	b.n	800120c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b40      	ldr	r3, [pc, #256]	@ (80012f8 <HAL_DMA_Init+0x148>)
 80011f6:	4413      	add	r3, r2
 80011f8:	4a3d      	ldr	r2, [pc, #244]	@ (80012f0 <HAL_DMA_Init+0x140>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	091b      	lsrs	r3, r3, #4
 8001200:	009a      	lsls	r2, r3, #2
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a3c      	ldr	r2, [pc, #240]	@ (80012fc <HAL_DMA_Init+0x14c>)
 800120a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2202      	movs	r2, #2
 8001210:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001226:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001230:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800123c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001248:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	4313      	orrs	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f000 fa76 	bl	8001750 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800126c:	d102      	bne.n	8001274 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001288:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d010      	beq.n	80012b4 <HAL_DMA_Init+0x104>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b04      	cmp	r3, #4
 8001298:	d80c      	bhi.n	80012b4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f000 fa96 	bl	80017cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	e008      	b.n	80012c6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40020407 	.word	0x40020407
 80012ec:	bffdfff8 	.word	0xbffdfff8
 80012f0:	cccccccd 	.word	0xcccccccd
 80012f4:	40020000 	.word	0x40020000
 80012f8:	bffdfbf8 	.word	0xbffdfbf8
 80012fc:	40020400 	.word	0x40020400

08001300 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001318:	2b01      	cmp	r3, #1
 800131a:	d101      	bne.n	8001320 <HAL_DMA_Start_IT+0x20>
 800131c:	2302      	movs	r3, #2
 800131e:	e066      	b.n	80013ee <HAL_DMA_Start_IT+0xee>
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2201      	movs	r2, #1
 8001324:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b01      	cmp	r3, #1
 8001332:	d155      	bne.n	80013e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2202      	movs	r2, #2
 8001338:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2200      	movs	r2, #0
 8001340:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0201 	bic.w	r2, r2, #1
 8001350:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	68b9      	ldr	r1, [r7, #8]
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f000 f9bb 	bl	80016d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	2b00      	cmp	r3, #0
 8001364:	d008      	beq.n	8001378 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f042 020e 	orr.w	r2, r2, #14
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	e00f      	b.n	8001398 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 0204 	bic.w	r2, r2, #4
 8001386:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f042 020a 	orr.w	r2, r2, #10
 8001396:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80013b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d007      	beq.n	80013ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80013cc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f042 0201 	orr.w	r2, r2, #1
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	e005      	b.n	80013ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80013e8:	2302      	movs	r3, #2
 80013ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80013ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b085      	sub	sp, #20
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d005      	beq.n	800141a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2204      	movs	r2, #4
 8001412:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	73fb      	strb	r3, [r7, #15]
 8001418:	e037      	b.n	800148a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 020e 	bic.w	r2, r2, #14
 8001428:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001434:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001438:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0201 	bic.w	r2, r2, #1
 8001448:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144e:	f003 021f 	and.w	r2, r3, #31
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	2101      	movs	r1, #1
 8001458:	fa01 f202 	lsl.w	r2, r1, r2
 800145c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001466:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800146c:	2b00      	cmp	r3, #0
 800146e:	d00c      	beq.n	800148a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800147a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800147e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001488:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2201      	movs	r2, #1
 800148e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800149a:	7bfb      	ldrb	r3, [r7, #15]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d00d      	beq.n	80014dc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2204      	movs	r2, #4
 80014c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2201      	movs	r2, #1
 80014ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2200      	movs	r2, #0
 80014d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	73fb      	strb	r3, [r7, #15]
 80014da:	e047      	b.n	800156c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 020e 	bic.w	r2, r2, #14
 80014ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 0201 	bic.w	r2, r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001506:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800150a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001510:	f003 021f 	and.w	r2, r3, #31
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	2101      	movs	r1, #1
 800151a:	fa01 f202 	lsl.w	r2, r1, r2
 800151e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001528:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00c      	beq.n	800154c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800153c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001540:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800154a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	4798      	blx	r3
    }
  }
  return status;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b084      	sub	sp, #16
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001592:	f003 031f 	and.w	r3, r3, #31
 8001596:	2204      	movs	r2, #4
 8001598:	409a      	lsls	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4013      	ands	r3, r2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d026      	beq.n	80015f0 <HAL_DMA_IRQHandler+0x7a>
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d021      	beq.n	80015f0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0320 	and.w	r3, r3, #32
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d107      	bne.n	80015ca <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 0204 	bic.w	r2, r2, #4
 80015c8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ce:	f003 021f 	and.w	r2, r3, #31
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	2104      	movs	r1, #4
 80015d8:	fa01 f202 	lsl.w	r2, r1, r2
 80015dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d071      	beq.n	80016ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80015ee:	e06c      	b.n	80016ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f4:	f003 031f 	and.w	r3, r3, #31
 80015f8:	2202      	movs	r2, #2
 80015fa:	409a      	lsls	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4013      	ands	r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d02e      	beq.n	8001662 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d029      	beq.n	8001662 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0320 	and.w	r3, r3, #32
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10b      	bne.n	8001634 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f022 020a 	bic.w	r2, r2, #10
 800162a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	2102      	movs	r1, #2
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001654:	2b00      	cmp	r3, #0
 8001656:	d038      	beq.n	80016ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001660:	e033      	b.n	80016ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001666:	f003 031f 	and.w	r3, r3, #31
 800166a:	2208      	movs	r2, #8
 800166c:	409a      	lsls	r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4013      	ands	r3, r2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d02a      	beq.n	80016cc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b00      	cmp	r3, #0
 800167e:	d025      	beq.n	80016cc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 020e 	bic.w	r2, r2, #14
 800168e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	f003 021f 	and.w	r2, r3, #31
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	2101      	movs	r1, #1
 800169e:	fa01 f202 	lsl.w	r2, r1, r2
 80016a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2201      	movs	r2, #1
 80016ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d004      	beq.n	80016cc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80016ca:	bf00      	nop
 80016cc:	bf00      	nop
}
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
 80016e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80016ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d004      	beq.n	80016fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80016fc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001702:	f003 021f 	and.w	r2, r3, #31
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	2101      	movs	r1, #1
 800170c:	fa01 f202 	lsl.w	r2, r1, r2
 8001710:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	683a      	ldr	r2, [r7, #0]
 8001718:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	2b10      	cmp	r3, #16
 8001720:	d108      	bne.n	8001734 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001732:	e007      	b.n	8001744 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	60da      	str	r2, [r3, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001750:	b480      	push	{r7}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001760:	429a      	cmp	r2, r3
 8001762:	d802      	bhi.n	800176a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001764:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	e001      	b.n	800176e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800176c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	b2db      	uxtb	r3, r3
 8001778:	3b08      	subs	r3, #8
 800177a:	4a12      	ldr	r2, [pc, #72]	@ (80017c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800177c:	fba2 2303 	umull	r2, r3, r2, r3
 8001780:	091b      	lsrs	r3, r3, #4
 8001782:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001788:	089b      	lsrs	r3, r3, #2
 800178a:	009a      	lsls	r2, r3, #2
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4413      	add	r3, r2
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800179a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 031f 	and.w	r3, r3, #31
 80017a2:	2201      	movs	r2, #1
 80017a4:	409a      	lsls	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80017aa:	bf00      	nop
 80017ac:	371c      	adds	r7, #28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	40020407 	.word	0x40020407
 80017bc:	40020800 	.word	0x40020800
 80017c0:	40020820 	.word	0x40020820
 80017c4:	cccccccd 	.word	0xcccccccd
 80017c8:	40020880 	.word	0x40020880

080017cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80017e0:	4413      	add	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	461a      	mov	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a08      	ldr	r2, [pc, #32]	@ (8001810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80017ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	f003 031f 	and.w	r3, r3, #31
 80017f8:	2201      	movs	r2, #1
 80017fa:	409a      	lsls	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	1000823f 	.word	0x1000823f
 8001810:	40020940 	.word	0x40020940

08001814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001822:	e15a      	b.n	8001ada <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2101      	movs	r1, #1
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	fa01 f303 	lsl.w	r3, r1, r3
 8001830:	4013      	ands	r3, r2
 8001832:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2b00      	cmp	r3, #0
 8001838:	f000 814c 	beq.w	8001ad4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	2b01      	cmp	r3, #1
 8001846:	d005      	beq.n	8001854 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001850:	2b02      	cmp	r3, #2
 8001852:	d130      	bne.n	80018b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	2203      	movs	r2, #3
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4013      	ands	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	68da      	ldr	r2, [r3, #12]
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	693a      	ldr	r2, [r7, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800188a:	2201      	movs	r2, #1
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	4013      	ands	r3, r2
 8001898:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	091b      	lsrs	r3, r3, #4
 80018a0:	f003 0201 	and.w	r2, r3, #1
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d017      	beq.n	80018f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	2203      	movs	r2, #3
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d123      	bne.n	8001946 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	08da      	lsrs	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3208      	adds	r2, #8
 8001906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800190a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	220f      	movs	r2, #15
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43db      	mvns	r3, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	691a      	ldr	r2, [r3, #16]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	08da      	lsrs	r2, r3, #3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3208      	adds	r2, #8
 8001940:	6939      	ldr	r1, [r7, #16]
 8001942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	2203      	movs	r2, #3
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f003 0203 	and.w	r2, r3, #3
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 80a6 	beq.w	8001ad4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001988:	4b5b      	ldr	r3, [pc, #364]	@ (8001af8 <HAL_GPIO_Init+0x2e4>)
 800198a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800198c:	4a5a      	ldr	r2, [pc, #360]	@ (8001af8 <HAL_GPIO_Init+0x2e4>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6613      	str	r3, [r2, #96]	@ 0x60
 8001994:	4b58      	ldr	r3, [pc, #352]	@ (8001af8 <HAL_GPIO_Init+0x2e4>)
 8001996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019a0:	4a56      	ldr	r2, [pc, #344]	@ (8001afc <HAL_GPIO_Init+0x2e8>)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	089b      	lsrs	r3, r3, #2
 80019a6:	3302      	adds	r3, #2
 80019a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	220f      	movs	r2, #15
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019ca:	d01f      	beq.n	8001a0c <HAL_GPIO_Init+0x1f8>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001b00 <HAL_GPIO_Init+0x2ec>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d019      	beq.n	8001a08 <HAL_GPIO_Init+0x1f4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4a4b      	ldr	r2, [pc, #300]	@ (8001b04 <HAL_GPIO_Init+0x2f0>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d013      	beq.n	8001a04 <HAL_GPIO_Init+0x1f0>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a4a      	ldr	r2, [pc, #296]	@ (8001b08 <HAL_GPIO_Init+0x2f4>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d00d      	beq.n	8001a00 <HAL_GPIO_Init+0x1ec>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a49      	ldr	r2, [pc, #292]	@ (8001b0c <HAL_GPIO_Init+0x2f8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d007      	beq.n	80019fc <HAL_GPIO_Init+0x1e8>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a48      	ldr	r2, [pc, #288]	@ (8001b10 <HAL_GPIO_Init+0x2fc>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d101      	bne.n	80019f8 <HAL_GPIO_Init+0x1e4>
 80019f4:	2305      	movs	r3, #5
 80019f6:	e00a      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 80019f8:	2306      	movs	r3, #6
 80019fa:	e008      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 80019fc:	2304      	movs	r3, #4
 80019fe:	e006      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 8001a00:	2303      	movs	r3, #3
 8001a02:	e004      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e002      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e000      	b.n	8001a0e <HAL_GPIO_Init+0x1fa>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	f002 0203 	and.w	r2, r2, #3
 8001a14:	0092      	lsls	r2, r2, #2
 8001a16:	4093      	lsls	r3, r2
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a1e:	4937      	ldr	r1, [pc, #220]	@ (8001afc <HAL_GPIO_Init+0x2e8>)
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	089b      	lsrs	r3, r3, #2
 8001a24:	3302      	adds	r3, #2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a2c:	4b39      	ldr	r3, [pc, #228]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d003      	beq.n	8001a50 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a50:	4a30      	ldr	r2, [pc, #192]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a56:	4b2f      	ldr	r3, [pc, #188]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a7a:	4a26      	ldr	r2, [pc, #152]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001a80:	4b24      	ldr	r3, [pc, #144]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001aa4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ace:	4a11      	ldr	r2, [pc, #68]	@ (8001b14 <HAL_GPIO_Init+0x300>)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f47f ae9d 	bne.w	8001824 <HAL_GPIO_Init+0x10>
  }
}
 8001aea:	bf00      	nop
 8001aec:	bf00      	nop
 8001aee:	371c      	adds	r7, #28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40010000 	.word	0x40010000
 8001b00:	48000400 	.word	0x48000400
 8001b04:	48000800 	.word	0x48000800
 8001b08:	48000c00 	.word	0x48000c00
 8001b0c:	48001000 	.word	0x48001000
 8001b10:	48001400 	.word	0x48001400
 8001b14:	40010400 	.word	0x40010400

08001b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
 8001b24:	4613      	mov	r3, r2
 8001b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b34:	e002      	b.n	8001b3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b36:	887a      	ldrh	r2, [r7, #2]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0c0      	b.n	8001cdc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d106      	bne.n	8001b74 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f007 ff10 	bl	8009994 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2203      	movs	r2, #3
 8001b78:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f004 fa3a 	bl	8005ffa <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e03e      	b.n	8001c0a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b8c:	7bfa      	ldrb	r2, [r7, #15]
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	440b      	add	r3, r1
 8001b9a:	3311      	adds	r3, #17
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ba0:	7bfa      	ldrb	r2, [r7, #15]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	3310      	adds	r3, #16
 8001bb0:	7bfa      	ldrb	r2, [r7, #15]
 8001bb2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3313      	adds	r3, #19
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001bc8:	7bfa      	ldrb	r2, [r7, #15]
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	440b      	add	r3, r1
 8001bd6:	3320      	adds	r3, #32
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001bdc:	7bfa      	ldrb	r2, [r7, #15]
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	4613      	mov	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	440b      	add	r3, r1
 8001bea:	3324      	adds	r3, #36	@ 0x24
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	3301      	adds	r3, #1
 8001c08:	73fb      	strb	r3, [r7, #15]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	791b      	ldrb	r3, [r3, #4]
 8001c0e:	7bfa      	ldrb	r2, [r7, #15]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d3bb      	bcc.n	8001b8c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c14:	2300      	movs	r3, #0
 8001c16:	73fb      	strb	r3, [r7, #15]
 8001c18:	e044      	b.n	8001ca4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c1a:	7bfa      	ldrb	r2, [r7, #15]
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	440b      	add	r3, r1
 8001c28:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c30:	7bfa      	ldrb	r2, [r7, #15]
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c42:	7bfa      	ldrb	r2, [r7, #15]
 8001c44:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c46:	7bfa      	ldrb	r2, [r7, #15]
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	440b      	add	r3, r1
 8001c54:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c5c:	7bfa      	ldrb	r2, [r7, #15]
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	4613      	mov	r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4413      	add	r3, r2
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	440b      	add	r3, r1
 8001c6a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c72:	7bfa      	ldrb	r2, [r7, #15]
 8001c74:	6879      	ldr	r1, [r7, #4]
 8001c76:	4613      	mov	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	440b      	add	r3, r1
 8001c80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c88:	7bfa      	ldrb	r2, [r7, #15]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	440b      	add	r3, r1
 8001c96:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	73fb      	strb	r3, [r7, #15]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	791b      	ldrb	r3, [r3, #4]
 8001ca8:	7bfa      	ldrb	r2, [r7, #15]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3b5      	bcc.n	8001c1a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6818      	ldr	r0, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001cba:	f004 f9b9 	bl	8006030 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	7a9b      	ldrb	r3, [r3, #10]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d102      	bne.n	8001cda <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f001 fc0e 	bl	80034f6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_PCD_Start+0x16>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e012      	b.n	8001d20 <HAL_PCD_Start+0x3c>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f004 f960 	bl	8005fcc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f005 ff3d 	bl	8007b90 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f005 ff42 	bl	8007bbe <USB_ReadInterrupts>
 8001d3a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 fb06 	bl	8002358 <PCD_EP_ISR_Handler>

    return;
 8001d4c:	e110      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d013      	beq.n	8001d80 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d6a:	b292      	uxth	r2, r2
 8001d6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f007 fea0 	bl	8009ab6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001d76:	2100      	movs	r1, #0
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 f8fc 	bl	8001f76 <HAL_PCD_SetAddress>

    return;
 8001d7e:	e0f7      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00c      	beq.n	8001da4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001d9c:	b292      	uxth	r2, r2
 8001d9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001da2:	e0e5      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00c      	beq.n	8001dc8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001dc0:	b292      	uxth	r2, r2
 8001dc2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001dc6:	e0d3      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d034      	beq.n	8001e3c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0204 	bic.w	r2, r2, #4
 8001de4:	b292      	uxth	r2, r2
 8001de6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0208 	bic.w	r2, r2, #8
 8001dfc:	b292      	uxth	r2, r2
 8001dfe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d107      	bne.n	8001e1c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e14:	2100      	movs	r1, #0
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f008 f840 	bl	8009e9c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f007 fe83 	bl	8009b28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e34:	b292      	uxth	r2, r2
 8001e36:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e3a:	e099      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d027      	beq.n	8001e96 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f042 0208 	orr.w	r2, r2, #8
 8001e58:	b292      	uxth	r2, r2
 8001e5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e70:	b292      	uxth	r2, r2
 8001e72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f042 0204 	orr.w	r2, r2, #4
 8001e88:	b292      	uxth	r2, r2
 8001e8a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f007 fe30 	bl	8009af4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e94:	e06c      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d040      	beq.n	8001f22 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb2:	b292      	uxth	r2, r2
 8001eb4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d12b      	bne.n	8001f1a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f042 0204 	orr.w	r2, r2, #4
 8001ed4:	b292      	uxth	r2, r2
 8001ed6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f042 0208 	orr.w	r2, r2, #8
 8001eec:	b292      	uxth	r2, r2
 8001eee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001f10:	2101      	movs	r1, #1
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f007 ffc2 	bl	8009e9c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001f18:	e02a      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f007 fdea 	bl	8009af4 <HAL_PCD_SuspendCallback>
    return;
 8001f20:	e026      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00f      	beq.n	8001f4c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f3e:	b292      	uxth	r2, r2
 8001f40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f007 fda8 	bl	8009a9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001f4a:	e011      	b.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00c      	beq.n	8001f70 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f68:	b292      	uxth	r2, r2
 8001f6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001f6e:	bf00      	nop
  }
}
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_PCD_SetAddress+0x1a>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e012      	b.n	8001fb6 <HAL_PCD_SetAddress+0x40>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	78fa      	ldrb	r2, [r7, #3]
 8001f9c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	78fa      	ldrb	r2, [r7, #3]
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f005 fdde 	bl	8007b68 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	4608      	mov	r0, r1
 8001fc8:	4611      	mov	r1, r2
 8001fca:	461a      	mov	r2, r3
 8001fcc:	4603      	mov	r3, r0
 8001fce:	70fb      	strb	r3, [r7, #3]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	803b      	strh	r3, [r7, #0]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	da0e      	bge.n	8002002 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fe4:	78fb      	ldrb	r3, [r7, #3]
 8001fe6:	f003 0207 	and.w	r2, r3, #7
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	3310      	adds	r3, #16
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	705a      	strb	r2, [r3, #1]
 8002000:	e00e      	b.n	8002020 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002002:	78fb      	ldrb	r3, [r7, #3]
 8002004:	f003 0207 	and.w	r2, r3, #7
 8002008:	4613      	mov	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	4413      	add	r3, r2
 800200e:	00db      	lsls	r3, r3, #3
 8002010:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	b2da      	uxtb	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800202c:	883b      	ldrh	r3, [r7, #0]
 800202e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	78ba      	ldrb	r2, [r7, #2]
 800203a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800203c:	78bb      	ldrb	r3, [r7, #2]
 800203e:	2b02      	cmp	r3, #2
 8002040:	d102      	bne.n	8002048 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <HAL_PCD_EP_Open+0x98>
 8002052:	2302      	movs	r3, #2
 8002054:	e00e      	b.n	8002074 <HAL_PCD_EP_Open+0xb6>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68f9      	ldr	r1, [r7, #12]
 8002064:	4618      	mov	r0, r3
 8002066:	f004 f801 	bl	800606c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002072:	7afb      	ldrb	r3, [r7, #11]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002088:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800208c:	2b00      	cmp	r3, #0
 800208e:	da0e      	bge.n	80020ae <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002090:	78fb      	ldrb	r3, [r7, #3]
 8002092:	f003 0207 	and.w	r2, r3, #7
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	3310      	adds	r3, #16
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	4413      	add	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2201      	movs	r2, #1
 80020aa:	705a      	strb	r2, [r3, #1]
 80020ac:	e00e      	b.n	80020cc <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ae:	78fb      	ldrb	r3, [r7, #3]
 80020b0:	f003 0207 	and.w	r2, r3, #7
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	4413      	add	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d101      	bne.n	80020e6 <HAL_PCD_EP_Close+0x6a>
 80020e2:	2302      	movs	r3, #2
 80020e4:	e00e      	b.n	8002104 <HAL_PCD_EP_Close+0x88>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68f9      	ldr	r1, [r7, #12]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f004 fca1 	bl	8006a3c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	607a      	str	r2, [r7, #4]
 8002116:	603b      	str	r3, [r7, #0]
 8002118:	460b      	mov	r3, r1
 800211a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800211c:	7afb      	ldrb	r3, [r7, #11]
 800211e:	f003 0207 	and.w	r2, r3, #7
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	4413      	add	r3, r2
 8002132:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	2200      	movs	r2, #0
 8002144:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	2200      	movs	r2, #0
 800214a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800214c:	7afb      	ldrb	r3, [r7, #11]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	b2da      	uxtb	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6979      	ldr	r1, [r7, #20]
 800215e:	4618      	mov	r0, r3
 8002160:	f004 fe59 	bl	8006e16 <USB_EPStartXfer>

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
 8002176:	460b      	mov	r3, r1
 8002178:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800217a:	78fb      	ldrb	r3, [r7, #3]
 800217c:	f003 0207 	and.w	r2, r3, #7
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	440b      	add	r3, r1
 800218c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002190:	681b      	ldr	r3, [r3, #0]
}
 8002192:	4618      	mov	r0, r3
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b086      	sub	sp, #24
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	603b      	str	r3, [r7, #0]
 80021aa:	460b      	mov	r3, r1
 80021ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021ae:	7afb      	ldrb	r3, [r7, #11]
 80021b0:	f003 0207 	and.w	r2, r3, #7
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	3310      	adds	r3, #16
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	4413      	add	r3, r2
 80021c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	2200      	movs	r2, #0
 80021e2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2201      	movs	r2, #1
 80021e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021ea:	7afb      	ldrb	r3, [r7, #11]
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6979      	ldr	r1, [r7, #20]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f004 fe0a 	bl	8006e16 <USB_EPStartXfer>

  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	7912      	ldrb	r2, [r2, #4]
 8002222:	4293      	cmp	r3, r2
 8002224:	d901      	bls.n	800222a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e03e      	b.n	80022a8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800222a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800222e:	2b00      	cmp	r3, #0
 8002230:	da0e      	bge.n	8002250 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002232:	78fb      	ldrb	r3, [r7, #3]
 8002234:	f003 0207 	and.w	r2, r3, #7
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	3310      	adds	r3, #16
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2201      	movs	r2, #1
 800224c:	705a      	strb	r2, [r3, #1]
 800224e:	e00c      	b.n	800226a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2201      	movs	r2, #1
 800226e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002270:	78fb      	ldrb	r3, [r7, #3]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	b2da      	uxtb	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002282:	2b01      	cmp	r3, #1
 8002284:	d101      	bne.n	800228a <HAL_PCD_EP_SetStall+0x7e>
 8002286:	2302      	movs	r3, #2
 8002288:	e00e      	b.n	80022a8 <HAL_PCD_EP_SetStall+0x9c>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68f9      	ldr	r1, [r7, #12]
 8002298:	4618      	mov	r0, r3
 800229a:	f005 fb6b 	bl	8007974 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80022bc:	78fb      	ldrb	r3, [r7, #3]
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	7912      	ldrb	r2, [r2, #4]
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d901      	bls.n	80022ce <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e040      	b.n	8002350 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da0e      	bge.n	80022f4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	f003 0207 	and.w	r2, r3, #7
 80022dc:	4613      	mov	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	3310      	adds	r3, #16
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2201      	movs	r2, #1
 80022f0:	705a      	strb	r2, [r3, #1]
 80022f2:	e00e      	b.n	8002312 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022f4:	78fb      	ldrb	r3, [r7, #3]
 80022f6:	f003 0207 	and.w	r2, r3, #7
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	b2da      	uxtb	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <HAL_PCD_EP_ClrStall+0x82>
 800232e:	2302      	movs	r3, #2
 8002330:	e00e      	b.n	8002350 <HAL_PCD_EP_ClrStall+0xa0>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68f9      	ldr	r1, [r7, #12]
 8002340:	4618      	mov	r0, r3
 8002342:	f005 fb68 	bl	8007a16 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b092      	sub	sp, #72	@ 0x48
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002360:	e333      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800236a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800236c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f003 030f 	and.w	r3, r3, #15
 8002374:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002378:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800237c:	2b00      	cmp	r3, #0
 800237e:	f040 8108 	bne.w	8002592 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002382:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b00      	cmp	r3, #0
 800238a:	d14c      	bne.n	8002426 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	b29b      	uxth	r3, r3
 8002394:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800239c:	813b      	strh	r3, [r7, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	893b      	ldrh	r3, [r7, #8]
 80023a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3310      	adds	r3, #16
 80023b4:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023be:	b29b      	uxth	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	4413      	add	r3, r2
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6812      	ldr	r2, [r2, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023dc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80023de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023e0:	695a      	ldr	r2, [r3, #20]
 80023e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	441a      	add	r2, r3
 80023e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ea:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80023ec:	2100      	movs	r1, #0
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f007 fb39 	bl	8009a66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	7b1b      	ldrb	r3, [r3, #12]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f000 82e5 	beq.w	80029ca <PCD_EP_ISR_Handler+0x672>
 8002400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	2b00      	cmp	r3, #0
 8002406:	f040 82e0 	bne.w	80029ca <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	7b1b      	ldrb	r3, [r3, #12]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002414:	b2da      	uxtb	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	731a      	strb	r2, [r3, #12]
 8002424:	e2d1      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800242c:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	881b      	ldrh	r3, [r3, #0]
 8002434:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002436:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800243c:	2b00      	cmp	r3, #0
 800243e:	d032      	beq.n	80024a6 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002448:	b29b      	uxth	r3, r3
 800244a:	461a      	mov	r2, r3
 800244c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6812      	ldr	r2, [r2, #0]
 8002458:	4413      	add	r3, r2
 800245a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002466:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002474:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002476:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002478:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800247a:	b29b      	uxth	r3, r3
 800247c:	f005 fbf2 	bl	8007c64 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b29a      	uxth	r2, r3
 8002488:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800248c:	4013      	ands	r3, r2
 800248e:	817b      	strh	r3, [r7, #10]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	897a      	ldrh	r2, [r7, #10]
 8002496:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800249a:	b292      	uxth	r2, r2
 800249c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f007 fab4 	bl	8009a0c <HAL_PCD_SetupStageCallback>
 80024a4:	e291      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80024a6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f280 828d 	bge.w	80029ca <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80024bc:	4013      	ands	r3, r2
 80024be:	81fb      	strh	r3, [r7, #14]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	89fa      	ldrh	r2, [r7, #14]
 80024c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024ca:	b292      	uxth	r2, r2
 80024cc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	4413      	add	r3, r2
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	4413      	add	r3, r2
 80024e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80024f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d019      	beq.n	8002532 <PCD_EP_ISR_Handler+0x1da>
 80024fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d015      	beq.n	8002532 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6818      	ldr	r0, [r3, #0]
 800250a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800250c:	6959      	ldr	r1, [r3, #20]
 800250e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002510:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002514:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002516:	b29b      	uxth	r3, r3
 8002518:	f005 fba4 	bl	8007c64 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800251c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	441a      	add	r2, r3
 8002526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002528:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800252a:	2100      	movs	r1, #0
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f007 fa7f 	bl	8009a30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800253a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800253c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002540:	2b00      	cmp	r3, #0
 8002542:	f040 8242 	bne.w	80029ca <PCD_EP_ISR_Handler+0x672>
 8002546:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002548:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800254c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002550:	f000 823b 	beq.w	80029ca <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002560:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002564:	81bb      	strh	r3, [r7, #12]
 8002566:	89bb      	ldrh	r3, [r7, #12]
 8002568:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800256c:	81bb      	strh	r3, [r7, #12]
 800256e:	89bb      	ldrh	r3, [r7, #12]
 8002570:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002574:	81bb      	strh	r3, [r7, #12]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	89bb      	ldrh	r3, [r7, #12]
 800257c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002580:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002584:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800258c:	b29b      	uxth	r3, r3
 800258e:	8013      	strh	r3, [r2, #0]
 8002590:	e21b      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025a4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f280 80f1 	bge.w	8002790 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	b29a      	uxth	r2, r3
 80025c0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80025c4:	4013      	ands	r3, r2
 80025c6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80025d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025dc:	b292      	uxth	r2, r2
 80025de:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80025e0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80025e4:	4613      	mov	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4413      	add	r3, r2
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	4413      	add	r3, r2
 80025f4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80025f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025f8:	7b1b      	ldrb	r3, [r3, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d123      	bne.n	8002646 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002606:	b29b      	uxth	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	4413      	add	r3, r2
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	4413      	add	r3, r2
 8002618:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002622:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002626:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 808b 	beq.w	8002746 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6818      	ldr	r0, [r3, #0]
 8002634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002636:	6959      	ldr	r1, [r3, #20]
 8002638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800263a:	88da      	ldrh	r2, [r3, #6]
 800263c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002640:	f005 fb10 	bl	8007c64 <USB_ReadPMA>
 8002644:	e07f      	b.n	8002746 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002648:	78db      	ldrb	r3, [r3, #3]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d109      	bne.n	8002662 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800264e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002650:	461a      	mov	r2, r3
 8002652:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f9c6 	bl	80029e6 <HAL_PCD_EP_DB_Receive>
 800265a:	4603      	mov	r3, r0
 800265c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002660:	e071      	b.n	8002746 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800267c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	461a      	mov	r2, r3
 8002684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	441a      	add	r2, r3
 800268c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800268e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002692:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800269a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800269e:	b29b      	uxth	r3, r3
 80026a0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	461a      	mov	r2, r3
 80026a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d022      	beq.n	8002702 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	4413      	add	r3, r2
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6812      	ldr	r2, [r2, #0]
 80026d4:	4413      	add	r3, r2
 80026d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80026e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d02c      	beq.n	8002746 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026f2:	6959      	ldr	r1, [r3, #20]
 80026f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026f6:	891a      	ldrh	r2, [r3, #8]
 80026f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80026fc:	f005 fab2 	bl	8007c64 <USB_ReadPMA>
 8002700:	e021      	b.n	8002746 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800270a:	b29b      	uxth	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4413      	add	r3, r2
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	4413      	add	r3, r2
 800271c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002726:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800272a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002738:	6959      	ldr	r1, [r3, #20]
 800273a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800273c:	895a      	ldrh	r2, [r3, #10]
 800273e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002742:	f005 fa8f 	bl	8007c64 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002748:	69da      	ldr	r2, [r3, #28]
 800274a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800274e:	441a      	add	r2, r3
 8002750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002752:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002756:	695a      	ldr	r2, [r3, #20]
 8002758:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800275c:	441a      	add	r2, r3
 800275e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002760:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d005      	beq.n	8002776 <PCD_EP_ISR_Handler+0x41e>
 800276a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800276e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	429a      	cmp	r2, r3
 8002774:	d206      	bcs.n	8002784 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	4619      	mov	r1, r3
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f007 f957 	bl	8009a30 <HAL_PCD_DataOutStageCallback>
 8002782:	e005      	b.n	8002790 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800278a:	4618      	mov	r0, r3
 800278c:	f004 fb43 	bl	8006e16 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002790:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 8117 	beq.w	80029ca <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800279c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80027a0:	4613      	mov	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4413      	add	r3, r2
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	3310      	adds	r3, #16
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	4413      	add	r3, r2
 80027ae:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80027c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	441a      	add	r2, r3
 80027da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80027dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80027e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027ea:	78db      	ldrb	r3, [r3, #3]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	f040 80a1 	bne.w	8002934 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80027f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80027f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027fa:	7b1b      	ldrb	r3, [r3, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 8092 	beq.w	8002926 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002802:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002808:	2b00      	cmp	r3, #0
 800280a:	d046      	beq.n	800289a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800280c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800280e:	785b      	ldrb	r3, [r3, #1]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d126      	bne.n	8002862 <PCD_EP_ISR_Handler+0x50a>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002822:	b29b      	uxth	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	4413      	add	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	00da      	lsls	r2, r3, #3
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	4413      	add	r3, r2
 8002836:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800283a:	613b      	str	r3, [r7, #16]
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
 8002842:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002846:	b29a      	uxth	r2, r3
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	801a      	strh	r2, [r3, #0]
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	b29b      	uxth	r3, r3
 8002852:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002856:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800285a:	b29a      	uxth	r2, r3
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	801a      	strh	r2, [r3, #0]
 8002860:	e061      	b.n	8002926 <PCD_EP_ISR_Handler+0x5ce>
 8002862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002864:	785b      	ldrb	r3, [r3, #1]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d15d      	bne.n	8002926 <PCD_EP_ISR_Handler+0x5ce>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	61fb      	str	r3, [r7, #28]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002878:	b29b      	uxth	r3, r3
 800287a:	461a      	mov	r2, r3
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	4413      	add	r3, r2
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	00da      	lsls	r2, r3, #3
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	4413      	add	r3, r2
 800288c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002890:	61bb      	str	r3, [r7, #24]
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	2200      	movs	r2, #0
 8002896:	801a      	strh	r2, [r3, #0]
 8002898:	e045      	b.n	8002926 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028a2:	785b      	ldrb	r3, [r3, #1]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d126      	bne.n	80028f6 <PCD_EP_ISR_Handler+0x59e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	461a      	mov	r2, r3
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	4413      	add	r3, r2
 80028be:	627b      	str	r3, [r7, #36]	@ 0x24
 80028c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	00da      	lsls	r2, r3, #3
 80028c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c8:	4413      	add	r3, r2
 80028ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028ce:	623b      	str	r3, [r7, #32]
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028da:	b29a      	uxth	r2, r3
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	801a      	strh	r2, [r3, #0]
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	6a3b      	ldr	r3, [r7, #32]
 80028f2:	801a      	strh	r2, [r3, #0]
 80028f4:	e017      	b.n	8002926 <PCD_EP_ISR_Handler+0x5ce>
 80028f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028f8:	785b      	ldrb	r3, [r3, #1]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d113      	bne.n	8002926 <PCD_EP_ISR_Handler+0x5ce>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002906:	b29b      	uxth	r3, r3
 8002908:	461a      	mov	r2, r3
 800290a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800290c:	4413      	add	r3, r2
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	00da      	lsls	r2, r3, #3
 8002916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002918:	4413      	add	r3, r2
 800291a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800291e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002922:	2200      	movs	r2, #0
 8002924:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	4619      	mov	r1, r3
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f007 f89a 	bl	8009a66 <HAL_PCD_DataInStageCallback>
 8002932:	e04a      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002934:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800293a:	2b00      	cmp	r3, #0
 800293c:	d13f      	bne.n	80029be <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002946:	b29b      	uxth	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	4413      	add	r3, r2
 8002958:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002962:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002966:	699a      	ldr	r2, [r3, #24]
 8002968:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800296a:	429a      	cmp	r2, r3
 800296c:	d906      	bls.n	800297c <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800296e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002970:	699a      	ldr	r2, [r3, #24]
 8002972:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002974:	1ad2      	subs	r2, r2, r3
 8002976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002978:	619a      	str	r2, [r3, #24]
 800297a:	e002      	b.n	8002982 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800297c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800298a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	4619      	mov	r1, r3
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f007 f868 	bl	8009a66 <HAL_PCD_DataInStageCallback>
 8002996:	e018      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800299a:	695a      	ldr	r2, [r3, #20]
 800299c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800299e:	441a      	add	r2, r3
 80029a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029a2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80029a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029a6:	69da      	ldr	r2, [r3, #28]
 80029a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80029aa:	441a      	add	r2, r3
 80029ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ae:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80029b6:	4618      	mov	r0, r3
 80029b8:	f004 fa2d 	bl	8006e16 <USB_EPStartXfer>
 80029bc:	e005      	b.n	80029ca <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80029be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029c0:	461a      	mov	r2, r3
 80029c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 f917 	bl	8002bf8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	b21b      	sxth	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f6ff acc3 	blt.w	8002362 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3748      	adds	r7, #72	@ 0x48
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b088      	sub	sp, #32
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	4613      	mov	r3, r2
 80029f2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d07c      	beq.n	8002af8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	4413      	add	r3, r2
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	4413      	add	r3, r2
 8002a18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a22:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	699a      	ldr	r2, [r3, #24]
 8002a28:	8b7b      	ldrh	r3, [r7, #26]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d306      	bcc.n	8002a3c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	699a      	ldr	r2, [r3, #24]
 8002a32:	8b7b      	ldrh	r3, [r7, #26]
 8002a34:	1ad2      	subs	r2, r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	619a      	str	r2, [r3, #24]
 8002a3a:	e002      	b.n	8002a42 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d123      	bne.n	8002a92 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a64:	833b      	strh	r3, [r7, #24]
 8002a66:	8b3b      	ldrh	r3, [r7, #24]
 8002a68:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002a6c:	833b      	strh	r3, [r7, #24]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	441a      	add	r2, r3
 8002a7c:	8b3b      	ldrh	r3, [r7, #24]
 8002a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d01f      	beq.n	8002adc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ab6:	82fb      	strh	r3, [r7, #22]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	441a      	add	r2, r3
 8002ac6:	8afb      	ldrh	r3, [r7, #22]
 8002ac8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002acc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ad0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ad4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002adc:	8b7b      	ldrh	r3, [r7, #26]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 8085 	beq.w	8002bee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6818      	ldr	r0, [r3, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	6959      	ldr	r1, [r3, #20]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	891a      	ldrh	r2, [r3, #8]
 8002af0:	8b7b      	ldrh	r3, [r7, #26]
 8002af2:	f005 f8b7 	bl	8007c64 <USB_ReadPMA>
 8002af6:	e07a      	b.n	8002bee <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	4413      	add	r3, r2
 8002b12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b16:	881b      	ldrh	r3, [r3, #0]
 8002b18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b1c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	699a      	ldr	r2, [r3, #24]
 8002b22:	8b7b      	ldrh	r3, [r7, #26]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d306      	bcc.n	8002b36 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	699a      	ldr	r2, [r3, #24]
 8002b2c:	8b7b      	ldrh	r3, [r7, #26]
 8002b2e:	1ad2      	subs	r2, r2, r3
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	619a      	str	r2, [r3, #24]
 8002b34:	e002      	b.n	8002b3c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d123      	bne.n	8002b8c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b5e:	83fb      	strh	r3, [r7, #30]
 8002b60:	8bfb      	ldrh	r3, [r7, #30]
 8002b62:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002b66:	83fb      	strh	r3, [r7, #30]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	441a      	add	r2, r3
 8002b76:	8bfb      	ldrh	r3, [r7, #30]
 8002b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002b8c:	88fb      	ldrh	r3, [r7, #6]
 8002b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d11f      	bne.n	8002bd6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	881b      	ldrh	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bb0:	83bb      	strh	r3, [r7, #28]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	441a      	add	r2, r3
 8002bc0:	8bbb      	ldrh	r3, [r7, #28]
 8002bc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002bd6:	8b7b      	ldrh	r3, [r7, #26]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d008      	beq.n	8002bee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	6959      	ldr	r1, [r3, #20]
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	895a      	ldrh	r2, [r3, #10]
 8002be8:	8b7b      	ldrh	r3, [r7, #26]
 8002bea:	f005 f83b 	bl	8007c64 <USB_ReadPMA>
    }
  }

  return count;
 8002bee:	8b7b      	ldrh	r3, [r7, #26]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3720      	adds	r7, #32
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b0a6      	sub	sp, #152	@ 0x98
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	4613      	mov	r3, r2
 8002c04:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c06:	88fb      	ldrh	r3, [r7, #6]
 8002c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 81f7 	beq.w	8003000 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	4413      	add	r3, r2
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c36:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	699a      	ldr	r2, [r3, #24]
 8002c3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d907      	bls.n	8002c56 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	699a      	ldr	r2, [r3, #24]
 8002c4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002c4e:	1ad2      	subs	r2, r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	619a      	str	r2, [r3, #24]
 8002c54:	e002      	b.n	8002c5c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f040 80e1 	bne.w	8002e28 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	785b      	ldrb	r3, [r3, #1]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d126      	bne.n	8002cbc <HAL_PCD_EP_DB_Transmit+0xc4>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c82:	4413      	add	r3, r2
 8002c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	00da      	lsls	r2, r3, #3
 8002c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c8e:	4413      	add	r3, r2
 8002c90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca4:	801a      	strh	r2, [r3, #0]
 8002ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb8:	801a      	strh	r2, [r3, #0]
 8002cba:	e01a      	b.n	8002cf2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	785b      	ldrb	r3, [r3, #1]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d116      	bne.n	8002cf2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd8:	4413      	add	r3, r2
 8002cda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	00da      	lsls	r2, r3, #3
 8002ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002cea:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cee:	2200      	movs	r2, #0
 8002cf0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	785b      	ldrb	r3, [r3, #1]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d126      	bne.n	8002d4e <HAL_PCD_EP_DB_Transmit+0x156>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	623b      	str	r3, [r7, #32]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	461a      	mov	r2, r3
 8002d12:	6a3b      	ldr	r3, [r7, #32]
 8002d14:	4413      	add	r3, r2
 8002d16:	623b      	str	r3, [r7, #32]
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	00da      	lsls	r2, r3, #3
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	4413      	add	r3, r2
 8002d22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	801a      	strh	r2, [r3, #0]
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	881b      	ldrh	r3, [r3, #0]
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	801a      	strh	r2, [r3, #0]
 8002d4c:	e017      	b.n	8002d7e <HAL_PCD_EP_DB_Transmit+0x186>
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	785b      	ldrb	r3, [r3, #1]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d113      	bne.n	8002d7e <HAL_PCD_EP_DB_Transmit+0x186>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	461a      	mov	r2, r3
 8002d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d64:	4413      	add	r3, r2
 8002d66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	00da      	lsls	r2, r3, #3
 8002d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d70:	4413      	add	r3, r2
 8002d72:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	78db      	ldrb	r3, [r3, #3]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d123      	bne.n	8002dce <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002da0:	837b      	strh	r3, [r7, #26]
 8002da2:	8b7b      	ldrh	r3, [r7, #26]
 8002da4:	f083 0320 	eor.w	r3, r3, #32
 8002da8:	837b      	strh	r3, [r7, #26]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	441a      	add	r2, r3
 8002db8:	8b7b      	ldrh	r3, [r7, #26]
 8002dba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002dbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f006 fe46 	bl	8009a66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d01f      	beq.n	8002e24 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	461a      	mov	r2, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dfe:	833b      	strh	r3, [r7, #24]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	461a      	mov	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	441a      	add	r2, r3
 8002e0e:	8b3b      	ldrh	r3, [r7, #24]
 8002e10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	e31f      	b.n	8003468 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d021      	beq.n	8002e76 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e4c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	461a      	mov	r2, r3
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	441a      	add	r2, r3
 8002e5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002e62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	f040 82ca 	bne.w	8003416 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002e8a:	441a      	add	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	69da      	ldr	r2, [r3, #28]
 8002e94:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002e98:	441a      	add	r2, r3
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	6a1a      	ldr	r2, [r3, #32]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d309      	bcc.n	8002ebe <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	6a1a      	ldr	r2, [r3, #32]
 8002eb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002eb6:	1ad2      	subs	r2, r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	621a      	str	r2, [r3, #32]
 8002ebc:	e015      	b.n	8002eea <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d107      	bne.n	8002ed6 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002ec6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002eca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ed4:	e009      	b.n	8002eea <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	785b      	ldrb	r3, [r3, #1]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d15f      	bne.n	8002fb2 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	461a      	mov	r2, r3
 8002f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f06:	4413      	add	r3, r2
 8002f08:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	00da      	lsls	r2, r3, #3
 8002f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f12:	4413      	add	r3, r2
 8002f14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f28:	801a      	strh	r2, [r3, #0]
 8002f2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <HAL_PCD_EP_DB_Transmit+0x34e>
 8002f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f42:	801a      	strh	r2, [r3, #0]
 8002f44:	e051      	b.n	8002fea <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002f46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f48:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f4a:	d816      	bhi.n	8002f7a <HAL_PCD_EP_DB_Transmit+0x382>
 8002f4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f4e:	085b      	lsrs	r3, r3, #1
 8002f50:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002f5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f5e:	3301      	adds	r3, #1
 8002f60:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	029b      	lsls	r3, r3, #10
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4313      	orrs	r3, r2
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f76:	801a      	strh	r2, [r3, #0]
 8002f78:	e037      	b.n	8002fea <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f7c:	095b      	lsrs	r3, r3, #5
 8002f7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f82:	f003 031f 	and.w	r3, r3, #31
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d102      	bne.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x398>
 8002f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	029b      	lsls	r3, r3, #10
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fae:	801a      	strh	r2, [r3, #0]
 8002fb0:	e01b      	b.n	8002fea <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	785b      	ldrb	r3, [r3, #1]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d117      	bne.n	8002fea <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	461a      	mov	r2, r3
 8002fcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fce:	4413      	add	r3, r2
 8002fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	00da      	lsls	r2, r3, #3
 8002fd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fda:	4413      	add	r3, r2
 8002fdc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fe2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fe8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6818      	ldr	r0, [r3, #0]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	6959      	ldr	r1, [r3, #20]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	891a      	ldrh	r2, [r3, #8]
 8002ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	f004 fdf0 	bl	8007bde <USB_WritePMA>
 8002ffe:	e20a      	b.n	8003416 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003008:	b29b      	uxth	r3, r3
 800300a:	461a      	mov	r2, r3
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	4413      	add	r3, r2
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	4413      	add	r3, r2
 800301a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003024:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	699a      	ldr	r2, [r3, #24]
 800302c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003030:	429a      	cmp	r2, r3
 8003032:	d307      	bcc.n	8003044 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	699a      	ldr	r2, [r3, #24]
 8003038:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800303c:	1ad2      	subs	r2, r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	619a      	str	r2, [r3, #24]
 8003042:	e002      	b.n	800304a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2200      	movs	r2, #0
 8003048:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	2b00      	cmp	r3, #0
 8003050:	f040 80f6 	bne.w	8003240 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	785b      	ldrb	r3, [r3, #1]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d126      	bne.n	80030aa <HAL_PCD_EP_DB_Transmit+0x4b2>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	677b      	str	r3, [r7, #116]	@ 0x74
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800306a:	b29b      	uxth	r3, r3
 800306c:	461a      	mov	r2, r3
 800306e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003070:	4413      	add	r3, r2
 8003072:	677b      	str	r3, [r7, #116]	@ 0x74
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	00da      	lsls	r2, r3, #3
 800307a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800307c:	4413      	add	r3, r2
 800307e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003082:	673b      	str	r3, [r7, #112]	@ 0x70
 8003084:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	b29b      	uxth	r3, r3
 800308a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800308e:	b29a      	uxth	r2, r3
 8003090:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003092:	801a      	strh	r2, [r3, #0]
 8003094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	b29b      	uxth	r3, r3
 800309a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800309e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030a6:	801a      	strh	r2, [r3, #0]
 80030a8:	e01a      	b.n	80030e0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	785b      	ldrb	r3, [r3, #1]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d116      	bne.n	80030e0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030c6:	4413      	add	r3, r2
 80030c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	00da      	lsls	r2, r3, #3
 80030d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030d2:	4413      	add	r3, r2
 80030d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030dc:	2200      	movs	r2, #0
 80030de:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	785b      	ldrb	r3, [r3, #1]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d12f      	bne.n	8003150 <HAL_PCD_EP_DB_Transmit+0x558>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003100:	b29b      	uxth	r3, r3
 8003102:	461a      	mov	r2, r3
 8003104:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003108:	4413      	add	r3, r2
 800310a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	00da      	lsls	r2, r3, #3
 8003114:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003118:	4413      	add	r3, r2
 800311a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800311e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003122:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	b29b      	uxth	r3, r3
 800312a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800312e:	b29a      	uxth	r2, r3
 8003130:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003134:	801a      	strh	r2, [r3, #0]
 8003136:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	b29b      	uxth	r3, r3
 800313e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003146:	b29a      	uxth	r2, r3
 8003148:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800314c:	801a      	strh	r2, [r3, #0]
 800314e:	e01c      	b.n	800318a <HAL_PCD_EP_DB_Transmit+0x592>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	785b      	ldrb	r3, [r3, #1]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d118      	bne.n	800318a <HAL_PCD_EP_DB_Transmit+0x592>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003160:	b29b      	uxth	r3, r3
 8003162:	461a      	mov	r2, r3
 8003164:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003168:	4413      	add	r3, r2
 800316a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	00da      	lsls	r2, r3, #3
 8003174:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003178:	4413      	add	r3, r2
 800317a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800317e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003182:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003186:	2200      	movs	r2, #0
 8003188:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	78db      	ldrb	r3, [r3, #3]
 800318e:	2b02      	cmp	r3, #2
 8003190:	d127      	bne.n	80031e2 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031ac:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80031b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80031b4:	f083 0320 	eor.w	r3, r3, #32
 80031b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80031ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031de:	b29b      	uxth	r3, r3
 80031e0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f006 fc3c 	bl	8009a66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031ee:	88fb      	ldrh	r3, [r7, #6]
 80031f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d121      	bne.n	800323c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	4413      	add	r3, r2
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	b29b      	uxth	r3, r3
 800320a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800320e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003212:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	441a      	add	r2, r3
 8003224:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800322c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003238:	b29b      	uxth	r3, r3
 800323a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800323c:	2300      	movs	r3, #0
 800323e:	e113      	b.n	8003468 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003240:	88fb      	ldrh	r3, [r7, #6]
 8003242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d121      	bne.n	800328e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	881b      	ldrh	r3, [r3, #0]
 800325a:	b29b      	uxth	r3, r3
 800325c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003264:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	461a      	mov	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	441a      	add	r2, r3
 8003276:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800327a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800327e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003282:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800328a:	b29b      	uxth	r3, r3
 800328c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003294:	2b01      	cmp	r3, #1
 8003296:	f040 80be 	bne.w	8003416 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	695a      	ldr	r2, [r3, #20]
 800329e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80032a2:	441a      	add	r2, r3
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	69da      	ldr	r2, [r3, #28]
 80032ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80032b0:	441a      	add	r2, r3
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	6a1a      	ldr	r2, [r3, #32]
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d309      	bcc.n	80032d6 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	6a1a      	ldr	r2, [r3, #32]
 80032cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032ce:	1ad2      	subs	r2, r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	621a      	str	r2, [r3, #32]
 80032d4:	e015      	b.n	8003302 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d107      	bne.n	80032ee <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80032de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80032e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80032ec:	e009      	b.n	8003302 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2200      	movs	r2, #0
 80032f8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	785b      	ldrb	r3, [r3, #1]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d15f      	bne.n	80033d0 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800331e:	b29b      	uxth	r3, r3
 8003320:	461a      	mov	r2, r3
 8003322:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003324:	4413      	add	r3, r2
 8003326:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	00da      	lsls	r2, r3, #3
 800332e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003330:	4413      	add	r3, r2
 8003332:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003336:	667b      	str	r3, [r7, #100]	@ 0x64
 8003338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	b29b      	uxth	r3, r3
 800333e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003342:	b29a      	uxth	r2, r3
 8003344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10a      	bne.n	8003364 <HAL_PCD_EP_DB_Transmit+0x76c>
 800334e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003358:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800335c:	b29a      	uxth	r2, r3
 800335e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003360:	801a      	strh	r2, [r3, #0]
 8003362:	e04e      	b.n	8003402 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003366:	2b3e      	cmp	r3, #62	@ 0x3e
 8003368:	d816      	bhi.n	8003398 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800336a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800336c:	085b      	lsrs	r3, r3, #1
 800336e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <HAL_PCD_EP_DB_Transmit+0x788>
 800337a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800337c:	3301      	adds	r3, #1
 800337e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003380:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	b29a      	uxth	r2, r3
 8003386:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003388:	b29b      	uxth	r3, r3
 800338a:	029b      	lsls	r3, r3, #10
 800338c:	b29b      	uxth	r3, r3
 800338e:	4313      	orrs	r3, r2
 8003390:	b29a      	uxth	r2, r3
 8003392:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003394:	801a      	strh	r2, [r3, #0]
 8003396:	e034      	b.n	8003402 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003398:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	663b      	str	r3, [r7, #96]	@ 0x60
 800339e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d102      	bne.n	80033ae <HAL_PCD_EP_DB_Transmit+0x7b6>
 80033a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033aa:	3b01      	subs	r3, #1
 80033ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80033ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033b0:	881b      	ldrh	r3, [r3, #0]
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	029b      	lsls	r3, r3, #10
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	4313      	orrs	r3, r2
 80033be:	b29b      	uxth	r3, r3
 80033c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033cc:	801a      	strh	r2, [r3, #0]
 80033ce:	e018      	b.n	8003402 <HAL_PCD_EP_DB_Transmit+0x80a>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	785b      	ldrb	r3, [r3, #1]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d114      	bne.n	8003402 <HAL_PCD_EP_DB_Transmit+0x80a>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033e6:	4413      	add	r3, r2
 80033e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	00da      	lsls	r2, r3, #3
 80033f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033f2:	4413      	add	r3, r2
 80033f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003400:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6818      	ldr	r0, [r3, #0]
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	6959      	ldr	r1, [r3, #20]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	895a      	ldrh	r2, [r3, #10]
 800340e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003410:	b29b      	uxth	r3, r3
 8003412:	f004 fbe4 	bl	8007bde <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	881b      	ldrh	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800342c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003430:	82fb      	strh	r3, [r7, #22]
 8003432:	8afb      	ldrh	r3, [r7, #22]
 8003434:	f083 0310 	eor.w	r3, r3, #16
 8003438:	82fb      	strh	r3, [r7, #22]
 800343a:	8afb      	ldrh	r3, [r7, #22]
 800343c:	f083 0320 	eor.w	r3, r3, #32
 8003440:	82fb      	strh	r3, [r7, #22]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	441a      	add	r2, r3
 8003450:	8afb      	ldrh	r3, [r7, #22]
 8003452:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003456:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800345a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800345e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003462:	b29b      	uxth	r3, r3
 8003464:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3798      	adds	r7, #152	@ 0x98
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003470:	b480      	push	{r7}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	607b      	str	r3, [r7, #4]
 800347a:	460b      	mov	r3, r1
 800347c:	817b      	strh	r3, [r7, #10]
 800347e:	4613      	mov	r3, r2
 8003480:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003482:	897b      	ldrh	r3, [r7, #10]
 8003484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003488:	b29b      	uxth	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00b      	beq.n	80034a6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800348e:	897b      	ldrh	r3, [r7, #10]
 8003490:	f003 0207 	and.w	r2, r3, #7
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	3310      	adds	r3, #16
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	4413      	add	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	e009      	b.n	80034ba <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80034a6:	897a      	ldrh	r2, [r7, #10]
 80034a8:	4613      	mov	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	4413      	add	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80034ba:	893b      	ldrh	r3, [r7, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2200      	movs	r2, #0
 80034c4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	80da      	strh	r2, [r3, #6]
 80034ce:	e00b      	b.n	80034e8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	2201      	movs	r2, #1
 80034d4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	b29a      	uxth	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800351a:	b29b      	uxth	r3, r3
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800352e:	b29b      	uxth	r3, r3
 8003530:	f043 0302 	orr.w	r3, r3, #2
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d141      	bne.n	80035de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800355a:	4b4b      	ldr	r3, [pc, #300]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003566:	d131      	bne.n	80035cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003568:	4b47      	ldr	r3, [pc, #284]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800356e:	4a46      	ldr	r2, [pc, #280]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003574:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003578:	4b43      	ldr	r3, [pc, #268]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003580:	4a41      	ldr	r2, [pc, #260]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003582:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003586:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003588:	4b40      	ldr	r3, [pc, #256]	@ (800368c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2232      	movs	r2, #50	@ 0x32
 800358e:	fb02 f303 	mul.w	r3, r2, r3
 8003592:	4a3f      	ldr	r2, [pc, #252]	@ (8003690 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003594:	fba2 2303 	umull	r2, r3, r2, r3
 8003598:	0c9b      	lsrs	r3, r3, #18
 800359a:	3301      	adds	r3, #1
 800359c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800359e:	e002      	b.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035a6:	4b38      	ldr	r3, [pc, #224]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b2:	d102      	bne.n	80035ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f2      	bne.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ba:	4b33      	ldr	r3, [pc, #204]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c6:	d158      	bne.n	800367a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e057      	b.n	800367c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035dc:	e04d      	b.n	800367a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035e4:	d141      	bne.n	800366a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035e6:	4b28      	ldr	r3, [pc, #160]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035f2:	d131      	bne.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035f4:	4b24      	ldr	r3, [pc, #144]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035fa:	4a23      	ldr	r2, [pc, #140]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003600:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003604:	4b20      	ldr	r3, [pc, #128]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800360c:	4a1e      	ldr	r2, [pc, #120]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800360e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003612:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003614:	4b1d      	ldr	r3, [pc, #116]	@ (800368c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2232      	movs	r2, #50	@ 0x32
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	4a1c      	ldr	r2, [pc, #112]	@ (8003690 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	0c9b      	lsrs	r3, r3, #18
 8003626:	3301      	adds	r3, #1
 8003628:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800362a:	e002      	b.n	8003632 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	3b01      	subs	r3, #1
 8003630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003632:	4b15      	ldr	r3, [pc, #84]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363e:	d102      	bne.n	8003646 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f2      	bne.n	800362c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003646:	4b10      	ldr	r3, [pc, #64]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800364e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003652:	d112      	bne.n	800367a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e011      	b.n	800367c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003658:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800365a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800365e:	4a0a      	ldr	r2, [pc, #40]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003664:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003668:	e007      	b.n	800367a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800366a:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003672:	4a05      	ldr	r2, [pc, #20]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003674:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003678:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	40007000 	.word	0x40007000
 800368c:	20000000 	.word	0x20000000
 8003690:	431bde83 	.word	0x431bde83

08003694 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003698:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	4a04      	ldr	r2, [pc, #16]	@ (80036b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800369e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036a2:	6093      	str	r3, [r2, #8]
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40007000 	.word	0x40007000

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e2fe      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d075      	beq.n	80037be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036d2:	4b97      	ldr	r3, [pc, #604]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036dc:	4b94      	ldr	r3, [pc, #592]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	d102      	bne.n	80036f2 <HAL_RCC_OscConfig+0x3e>
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2b03      	cmp	r3, #3
 80036f0:	d002      	beq.n	80036f8 <HAL_RCC_OscConfig+0x44>
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d10b      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f8:	4b8d      	ldr	r3, [pc, #564]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05b      	beq.n	80037bc <HAL_RCC_OscConfig+0x108>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d157      	bne.n	80037bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e2d9      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003718:	d106      	bne.n	8003728 <HAL_RCC_OscConfig+0x74>
 800371a:	4b85      	ldr	r3, [pc, #532]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a84      	ldr	r2, [pc, #528]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e01d      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b7f      	ldr	r3, [pc, #508]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7e      	ldr	r2, [pc, #504]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b7c      	ldr	r3, [pc, #496]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a7b      	ldr	r2, [pc, #492]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 800374c:	4b78      	ldr	r3, [pc, #480]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a77      	ldr	r2, [pc, #476]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b75      	ldr	r3, [pc, #468]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a74      	ldr	r2, [pc, #464]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fd fbe2 	bl	8000f34 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003774:	f7fd fbde 	bl	8000f34 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	@ 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e29e      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003786:	4b6a      	ldr	r3, [pc, #424]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0xc0>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fd fbce 	bl	8000f34 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fd fbca 	bl	8000f34 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e28a      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ae:	4b60      	ldr	r3, [pc, #384]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0xe8>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d075      	beq.n	80038b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ca:	4b59      	ldr	r3, [pc, #356]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037d4:	4b56      	ldr	r3, [pc, #344]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f003 0303 	and.w	r3, r3, #3
 80037dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b0c      	cmp	r3, #12
 80037e2:	d102      	bne.n	80037ea <HAL_RCC_OscConfig+0x136>
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d002      	beq.n	80037f0 <HAL_RCC_OscConfig+0x13c>
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d11f      	bne.n	8003830 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037f0:	4b4f      	ldr	r3, [pc, #316]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d005      	beq.n	8003808 <HAL_RCC_OscConfig+0x154>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e25d      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003808:	4b49      	ldr	r3, [pc, #292]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	061b      	lsls	r3, r3, #24
 8003816:	4946      	ldr	r1, [pc, #280]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003818:	4313      	orrs	r3, r2
 800381a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800381c:	4b45      	ldr	r3, [pc, #276]	@ (8003934 <HAL_RCC_OscConfig+0x280>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7fd fb3b 	bl	8000e9c <HAL_InitTick>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d043      	beq.n	80038b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e249      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d023      	beq.n	8003880 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b3d      	ldr	r3, [pc, #244]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a3c      	ldr	r2, [pc, #240]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800383e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003842:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003844:	f7fd fb76 	bl	8000f34 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384c:	f7fd fb72 	bl	8000f34 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e232      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800385e:	4b34      	ldr	r3, [pc, #208]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386a:	4b31      	ldr	r3, [pc, #196]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	061b      	lsls	r3, r3, #24
 8003878:	492d      	ldr	r1, [pc, #180]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800387a:	4313      	orrs	r3, r2
 800387c:	604b      	str	r3, [r1, #4]
 800387e:	e01a      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003880:	4b2b      	ldr	r3, [pc, #172]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a2a      	ldr	r2, [pc, #168]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003886:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800388a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fd fb52 	bl	8000f34 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003894:	f7fd fb4e 	bl	8000f34 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e20e      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038a6:	4b22      	ldr	r3, [pc, #136]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCC_OscConfig+0x1e0>
 80038b2:	e000      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d041      	beq.n	8003946 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d01c      	beq.n	8003904 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80038cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038d0:	4a17      	ldr	r2, [pc, #92]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80038d2:	f043 0301 	orr.w	r3, r3, #1
 80038d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038da:	f7fd fb2b 	bl	8000f34 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e2:	f7fd fb27 	bl	8000f34 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e1e7      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 80038f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0ef      	beq.n	80038e2 <HAL_RCC_OscConfig+0x22e>
 8003902:	e020      	b.n	8003946 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003904:	4b0a      	ldr	r3, [pc, #40]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 8003906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800390a:	4a09      	ldr	r2, [pc, #36]	@ (8003930 <HAL_RCC_OscConfig+0x27c>)
 800390c:	f023 0301 	bic.w	r3, r3, #1
 8003910:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003914:	f7fd fb0e 	bl	8000f34 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800391a:	e00d      	b.n	8003938 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391c:	f7fd fb0a 	bl	8000f34 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d906      	bls.n	8003938 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e1ca      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000
 8003934:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003938:	4b8c      	ldr	r3, [pc, #560]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 800393a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1ea      	bne.n	800391c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 80a6 	beq.w	8003aa0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003954:	2300      	movs	r3, #0
 8003956:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003958:	4b84      	ldr	r3, [pc, #528]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 800395a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_RCC_OscConfig+0x2b4>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <HAL_RCC_OscConfig+0x2b6>
 8003968:	2300      	movs	r3, #0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00d      	beq.n	800398a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800396e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	4a7e      	ldr	r2, [pc, #504]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003978:	6593      	str	r3, [r2, #88]	@ 0x58
 800397a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	60fb      	str	r3, [r7, #12]
 8003984:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003986:	2301      	movs	r3, #1
 8003988:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800398a:	4b79      	ldr	r3, [pc, #484]	@ (8003b70 <HAL_RCC_OscConfig+0x4bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d118      	bne.n	80039c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003996:	4b76      	ldr	r3, [pc, #472]	@ (8003b70 <HAL_RCC_OscConfig+0x4bc>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a75      	ldr	r2, [pc, #468]	@ (8003b70 <HAL_RCC_OscConfig+0x4bc>)
 800399c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a2:	f7fd fac7 	bl	8000f34 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039aa:	f7fd fac3 	bl	8000f34 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e183      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039bc:	4b6c      	ldr	r3, [pc, #432]	@ (8003b70 <HAL_RCC_OscConfig+0x4bc>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d108      	bne.n	80039e2 <HAL_RCC_OscConfig+0x32e>
 80039d0:	4b66      	ldr	r3, [pc, #408]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 80039d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039d6:	4a65      	ldr	r2, [pc, #404]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 80039d8:	f043 0301 	orr.w	r3, r3, #1
 80039dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039e0:	e024      	b.n	8003a2c <HAL_RCC_OscConfig+0x378>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b05      	cmp	r3, #5
 80039e8:	d110      	bne.n	8003a0c <HAL_RCC_OscConfig+0x358>
 80039ea:	4b60      	ldr	r3, [pc, #384]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 80039ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f0:	4a5e      	ldr	r2, [pc, #376]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 80039f2:	f043 0304 	orr.w	r3, r3, #4
 80039f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039fa:	4b5c      	ldr	r3, [pc, #368]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 80039fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a00:	4a5a      	ldr	r2, [pc, #360]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a0a:	e00f      	b.n	8003a2c <HAL_RCC_OscConfig+0x378>
 8003a0c:	4b57      	ldr	r3, [pc, #348]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a12:	4a56      	ldr	r2, [pc, #344]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a14:	f023 0301 	bic.w	r3, r3, #1
 8003a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a1c:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	4a52      	ldr	r2, [pc, #328]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a24:	f023 0304 	bic.w	r3, r3, #4
 8003a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d016      	beq.n	8003a62 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a34:	f7fd fa7e 	bl	8000f34 <HAL_GetTick>
 8003a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a3a:	e00a      	b.n	8003a52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a3c:	f7fd fa7a 	bl	8000f34 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e138      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a52:	4b46      	ldr	r3, [pc, #280]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0ed      	beq.n	8003a3c <HAL_RCC_OscConfig+0x388>
 8003a60:	e015      	b.n	8003a8e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a62:	f7fd fa67 	bl	8000f34 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a68:	e00a      	b.n	8003a80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6a:	f7fd fa63 	bl	8000f34 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e121      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a80:	4b3a      	ldr	r3, [pc, #232]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1ed      	bne.n	8003a6a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a8e:	7ffb      	ldrb	r3, [r7, #31]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d105      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a94:	4b35      	ldr	r3, [pc, #212]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a98:	4a34      	ldr	r2, [pc, #208]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a9e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0320 	and.w	r3, r3, #32
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d03c      	beq.n	8003b26 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d01c      	beq.n	8003aee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003ab6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003aba:	4a2c      	ldr	r2, [pc, #176]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac4:	f7fd fa36 	bl	8000f34 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003acc:	f7fd fa32 	bl	8000f34 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e0f2      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ade:	4b23      	ldr	r3, [pc, #140]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003ae0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0ef      	beq.n	8003acc <HAL_RCC_OscConfig+0x418>
 8003aec:	e01b      	b.n	8003b26 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003aee:	4b1f      	ldr	r3, [pc, #124]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003af4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003af6:	f023 0301 	bic.w	r3, r3, #1
 8003afa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afe:	f7fd fa19 	bl	8000f34 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b06:	f7fd fa15 	bl	8000f34 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e0d5      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b18:	4b14      	ldr	r3, [pc, #80]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1ef      	bne.n	8003b06 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 80c9 	beq.w	8003cc2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b30:	4b0e      	ldr	r3, [pc, #56]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b0c      	cmp	r3, #12
 8003b3a:	f000 8083 	beq.w	8003c44 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d15e      	bne.n	8003c04 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b46:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a08      	ldr	r2, [pc, #32]	@ (8003b6c <HAL_RCC_OscConfig+0x4b8>)
 8003b4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b52:	f7fd f9ef 	bl	8000f34 <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b58:	e00c      	b.n	8003b74 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5a:	f7fd f9eb 	bl	8000f34 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d905      	bls.n	8003b74 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e0ab      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b74:	4b55      	ldr	r3, [pc, #340]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1ec      	bne.n	8003b5a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b80:	4b52      	ldr	r3, [pc, #328]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	4b52      	ldr	r3, [pc, #328]	@ (8003cd0 <HAL_RCC_OscConfig+0x61c>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6a11      	ldr	r1, [r2, #32]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b90:	3a01      	subs	r2, #1
 8003b92:	0112      	lsls	r2, r2, #4
 8003b94:	4311      	orrs	r1, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b9a:	0212      	lsls	r2, r2, #8
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ba2:	0852      	lsrs	r2, r2, #1
 8003ba4:	3a01      	subs	r2, #1
 8003ba6:	0552      	lsls	r2, r2, #21
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003bae:	0852      	lsrs	r2, r2, #1
 8003bb0:	3a01      	subs	r2, #1
 8003bb2:	0652      	lsls	r2, r2, #25
 8003bb4:	4311      	orrs	r1, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003bba:	06d2      	lsls	r2, r2, #27
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	4943      	ldr	r1, [pc, #268]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc4:	4b41      	ldr	r3, [pc, #260]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a40      	ldr	r2, [pc, #256]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bd0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	4a3d      	ldr	r2, [pc, #244]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bda:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7fd f9aa 	bl	8000f34 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fd f9a6 	bl	8000f34 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e066      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bf6:	4b35      	ldr	r3, [pc, #212]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0f0      	beq.n	8003be4 <HAL_RCC_OscConfig+0x530>
 8003c02:	e05e      	b.n	8003cc2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c04:	4b31      	ldr	r3, [pc, #196]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a30      	ldr	r2, [pc, #192]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fd f990 	bl	8000f34 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c18:	f7fd f98c 	bl	8000f34 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e04c      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c2a:	4b28      	ldr	r3, [pc, #160]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003c36:	4b25      	ldr	r3, [pc, #148]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c38:	68da      	ldr	r2, [r3, #12]
 8003c3a:	4924      	ldr	r1, [pc, #144]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c3c:	4b25      	ldr	r3, [pc, #148]	@ (8003cd4 <HAL_RCC_OscConfig+0x620>)
 8003c3e:	4013      	ands	r3, r2
 8003c40:	60cb      	str	r3, [r1, #12]
 8003c42:	e03e      	b.n	8003cc2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e039      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003c50:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <HAL_RCC_OscConfig+0x618>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f003 0203 	and.w	r2, r3, #3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d12c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d123      	bne.n	8003cbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c80:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d11b      	bne.n	8003cbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d113      	bne.n	8003cbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca0:	085b      	lsrs	r3, r3, #1
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d109      	bne.n	8003cbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cb4:	085b      	lsrs	r3, r3, #1
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d001      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3720      	adds	r7, #32
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	019f800c 	.word	0x019f800c
 8003cd4:	feeefffc 	.word	0xfeeefffc

08003cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e11e      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cf0:	4b91      	ldr	r3, [pc, #580]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d910      	bls.n	8003d20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfe:	4b8e      	ldr	r3, [pc, #568]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 020f 	bic.w	r2, r3, #15
 8003d06:	498c      	ldr	r1, [pc, #560]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d0e:	4b8a      	ldr	r3, [pc, #552]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e106      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d073      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2b03      	cmp	r3, #3
 8003d32:	d129      	bne.n	8003d88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d34:	4b81      	ldr	r3, [pc, #516]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0f4      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003d44:	f000 f99e 	bl	8004084 <RCC_GetSysClockFreqFromPLLSource>
 8003d48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4a7c      	ldr	r2, [pc, #496]	@ (8003f40 <HAL_RCC_ClockConfig+0x268>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d93f      	bls.n	8003dd2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d52:	4b7a      	ldr	r3, [pc, #488]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d009      	beq.n	8003d72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d033      	beq.n	8003dd2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d12f      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d72:	4b72      	ldr	r3, [pc, #456]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d7a:	4a70      	ldr	r2, [pc, #448]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	617b      	str	r3, [r7, #20]
 8003d86:	e024      	b.n	8003dd2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d107      	bne.n	8003da0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d90:	4b6a      	ldr	r3, [pc, #424]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d109      	bne.n	8003db0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0c6      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003da0:	4b66      	ldr	r3, [pc, #408]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e0be      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003db0:	f000 f8ce 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8003db4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	4a61      	ldr	r2, [pc, #388]	@ (8003f40 <HAL_RCC_ClockConfig+0x268>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d909      	bls.n	8003dd2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003dbe:	4b5f      	ldr	r3, [pc, #380]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dc6:	4a5d      	ldr	r2, [pc, #372]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dcc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003dce:	2380      	movs	r3, #128	@ 0x80
 8003dd0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dd2:	4b5a      	ldr	r3, [pc, #360]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f023 0203 	bic.w	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	4957      	ldr	r1, [pc, #348]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003de4:	f7fd f8a6 	bl	8000f34 <HAL_GetTick>
 8003de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dea:	e00a      	b.n	8003e02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dec:	f7fd f8a2 	bl	8000f34 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e095      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	4b4e      	ldr	r3, [pc, #312]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 020c 	and.w	r2, r3, #12
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d1eb      	bne.n	8003dec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d023      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e2c:	4b43      	ldr	r3, [pc, #268]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a42      	ldr	r2, [pc, #264]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d007      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003e44:	4b3d      	ldr	r3, [pc, #244]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e54:	4b39      	ldr	r3, [pc, #228]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	4936      	ldr	r1, [pc, #216]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	608b      	str	r3, [r1, #8]
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b80      	cmp	r3, #128	@ 0x80
 8003e6c:	d105      	bne.n	8003e7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e6e:	4b33      	ldr	r3, [pc, #204]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4a32      	ldr	r2, [pc, #200]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003e74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d21d      	bcs.n	8003ec4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e88:	4b2b      	ldr	r3, [pc, #172]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 020f 	bic.w	r2, r3, #15
 8003e90:	4929      	ldr	r1, [pc, #164]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e98:	f7fd f84c 	bl	8000f34 <HAL_GetTick>
 8003e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	e00a      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea0:	f7fd f848 	bl	8000f34 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e03b      	b.n	8003f2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb6:	4b20      	ldr	r3, [pc, #128]	@ (8003f38 <HAL_RCC_ClockConfig+0x260>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d1ed      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d008      	beq.n	8003ee2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4917      	ldr	r1, [pc, #92]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eee:	4b13      	ldr	r3, [pc, #76]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	490f      	ldr	r1, [pc, #60]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f02:	f000 f825 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8003f06:	4602      	mov	r2, r0
 8003f08:	4b0c      	ldr	r3, [pc, #48]	@ (8003f3c <HAL_RCC_ClockConfig+0x264>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	091b      	lsrs	r3, r3, #4
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	490c      	ldr	r1, [pc, #48]	@ (8003f44 <HAL_RCC_ClockConfig+0x26c>)
 8003f14:	5ccb      	ldrb	r3, [r1, r3]
 8003f16:	f003 031f 	and.w	r3, r3, #31
 8003f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f48 <HAL_RCC_ClockConfig+0x270>)
 8003f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f22:	4b0a      	ldr	r3, [pc, #40]	@ (8003f4c <HAL_RCC_ClockConfig+0x274>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fc ffb8 	bl	8000e9c <HAL_InitTick>
 8003f2c:	4603      	mov	r3, r0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	40022000 	.word	0x40022000
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	04c4b400 	.word	0x04c4b400
 8003f44:	0800a96c 	.word	0x0800a96c
 8003f48:	20000000 	.word	0x20000000
 8003f4c:	20000004 	.word	0x20000004

08003f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f56:	4b2c      	ldr	r3, [pc, #176]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d102      	bne.n	8003f68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f62:	4b2a      	ldr	r3, [pc, #168]	@ (800400c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	e047      	b.n	8003ff8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003f68:	4b27      	ldr	r3, [pc, #156]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f003 030c 	and.w	r3, r3, #12
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d102      	bne.n	8003f7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f74:	4b26      	ldr	r3, [pc, #152]	@ (8004010 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f76:	613b      	str	r3, [r7, #16]
 8003f78:	e03e      	b.n	8003ff8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003f7a:	4b23      	ldr	r3, [pc, #140]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
 8003f82:	2b0c      	cmp	r3, #12
 8003f84:	d136      	bne.n	8003ff4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f86:	4b20      	ldr	r3, [pc, #128]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f90:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	091b      	lsrs	r3, r3, #4
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b03      	cmp	r3, #3
 8003fa2:	d10c      	bne.n	8003fbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8004010 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fac:	4a16      	ldr	r2, [pc, #88]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fae:	68d2      	ldr	r2, [r2, #12]
 8003fb0:	0a12      	lsrs	r2, r2, #8
 8003fb2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	617b      	str	r3, [r7, #20]
      break;
 8003fbc:	e00c      	b.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fbe:	4a13      	ldr	r2, [pc, #76]	@ (800400c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc6:	4a10      	ldr	r2, [pc, #64]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fc8:	68d2      	ldr	r2, [r2, #12]
 8003fca:	0a12      	lsrs	r2, r2, #8
 8003fcc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fd0:	fb02 f303 	mul.w	r3, r2, r3
 8003fd4:	617b      	str	r3, [r7, #20]
      break;
 8003fd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	0e5b      	lsrs	r3, r3, #25
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff0:	613b      	str	r3, [r7, #16]
 8003ff2:	e001      	b.n	8003ff8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ff8:	693b      	ldr	r3, [r7, #16]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	371c      	adds	r7, #28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40021000 	.word	0x40021000
 800400c:	00f42400 	.word	0x00f42400
 8004010:	007a1200 	.word	0x007a1200

08004014 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004018:	4b03      	ldr	r3, [pc, #12]	@ (8004028 <HAL_RCC_GetHCLKFreq+0x14>)
 800401a:	681b      	ldr	r3, [r3, #0]
}
 800401c:	4618      	mov	r0, r3
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	20000000 	.word	0x20000000

0800402c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004030:	f7ff fff0 	bl	8004014 <HAL_RCC_GetHCLKFreq>
 8004034:	4602      	mov	r2, r0
 8004036:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	0a1b      	lsrs	r3, r3, #8
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	4904      	ldr	r1, [pc, #16]	@ (8004054 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004042:	5ccb      	ldrb	r3, [r1, r3]
 8004044:	f003 031f 	and.w	r3, r3, #31
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40021000 	.word	0x40021000
 8004054:	0800a97c 	.word	0x0800a97c

08004058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800405c:	f7ff ffda 	bl	8004014 <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b06      	ldr	r3, [pc, #24]	@ (800407c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	0adb      	lsrs	r3, r3, #11
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4904      	ldr	r1, [pc, #16]	@ (8004080 <HAL_RCC_GetPCLK2Freq+0x28>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	f003 031f 	and.w	r3, r3, #31
 8004074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004078:	4618      	mov	r0, r3
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40021000 	.word	0x40021000
 8004080:	0800a97c 	.word	0x0800a97c

08004084 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800408a:	4b1e      	ldr	r3, [pc, #120]	@ (8004104 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f003 0303 	and.w	r3, r3, #3
 8004092:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004094:	4b1b      	ldr	r3, [pc, #108]	@ (8004104 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	091b      	lsrs	r3, r3, #4
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	3301      	adds	r3, #1
 80040a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d10c      	bne.n	80040c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040a8:	4a17      	ldr	r2, [pc, #92]	@ (8004108 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b0:	4a14      	ldr	r2, [pc, #80]	@ (8004104 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040b2:	68d2      	ldr	r2, [r2, #12]
 80040b4:	0a12      	lsrs	r2, r2, #8
 80040b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	617b      	str	r3, [r7, #20]
    break;
 80040c0:	e00c      	b.n	80040dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040c2:	4a12      	ldr	r2, [pc, #72]	@ (800410c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ca:	4a0e      	ldr	r2, [pc, #56]	@ (8004104 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040cc:	68d2      	ldr	r2, [r2, #12]
 80040ce:	0a12      	lsrs	r2, r2, #8
 80040d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040d4:	fb02 f303 	mul.w	r3, r2, r3
 80040d8:	617b      	str	r3, [r7, #20]
    break;
 80040da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040dc:	4b09      	ldr	r3, [pc, #36]	@ (8004104 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	0e5b      	lsrs	r3, r3, #25
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	3301      	adds	r3, #1
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80040f6:	687b      	ldr	r3, [r7, #4]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	40021000 	.word	0x40021000
 8004108:	007a1200 	.word	0x007a1200
 800410c:	00f42400 	.word	0x00f42400

08004110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004118:	2300      	movs	r3, #0
 800411a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800411c:	2300      	movs	r3, #0
 800411e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8098 	beq.w	800425e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004132:	4b43      	ldr	r3, [pc, #268]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10d      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800413e:	4b40      	ldr	r3, [pc, #256]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004142:	4a3f      	ldr	r2, [pc, #252]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004148:	6593      	str	r3, [r2, #88]	@ 0x58
 800414a:	4b3d      	ldr	r3, [pc, #244]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800414c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004152:	60bb      	str	r3, [r7, #8]
 8004154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004156:	2301      	movs	r3, #1
 8004158:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800415a:	4b3a      	ldr	r3, [pc, #232]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a39      	ldr	r2, [pc, #228]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004164:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004166:	f7fc fee5 	bl	8000f34 <HAL_GetTick>
 800416a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800416c:	e009      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800416e:	f7fc fee1 	bl	8000f34 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d902      	bls.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	74fb      	strb	r3, [r7, #19]
        break;
 8004180:	e005      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004182:	4b30      	ldr	r3, [pc, #192]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0ef      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d159      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004194:	4b2a      	ldr	r3, [pc, #168]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d01e      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d019      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041b0:	4b23      	ldr	r3, [pc, #140]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041bc:	4b20      	ldr	r3, [pc, #128]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041dc:	4a18      	ldr	r2, [pc, #96]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d016      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ee:	f7fc fea1 	bl	8000f34 <HAL_GetTick>
 80041f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041f4:	e00b      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f6:	f7fc fe9d 	bl	8000f34 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004204:	4293      	cmp	r3, r2
 8004206:	d902      	bls.n	800420e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	74fb      	strb	r3, [r7, #19]
            break;
 800420c:	e006      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800420e:	4b0c      	ldr	r3, [pc, #48]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ec      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800421c:	7cfb      	ldrb	r3, [r7, #19]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10b      	bne.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004222:	4b07      	ldr	r3, [pc, #28]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004230:	4903      	ldr	r1, [pc, #12]	@ (8004240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004232:	4313      	orrs	r3, r2
 8004234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004238:	e008      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800423a:	7cfb      	ldrb	r3, [r7, #19]
 800423c:	74bb      	strb	r3, [r7, #18]
 800423e:	e005      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004240:	40021000 	.word	0x40021000
 8004244:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004248:	7cfb      	ldrb	r3, [r7, #19]
 800424a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800424c:	7c7b      	ldrb	r3, [r7, #17]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d105      	bne.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004252:	4ba7      	ldr	r3, [pc, #668]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	4aa6      	ldr	r2, [pc, #664]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800425c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800426a:	4ba1      	ldr	r3, [pc, #644]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004270:	f023 0203 	bic.w	r2, r3, #3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	499d      	ldr	r1, [pc, #628]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800428c:	4b98      	ldr	r3, [pc, #608]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004292:	f023 020c 	bic.w	r2, r3, #12
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	4995      	ldr	r1, [pc, #596]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042ae:	4b90      	ldr	r3, [pc, #576]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	498c      	ldr	r1, [pc, #560]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042d0:	4b87      	ldr	r3, [pc, #540]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	4984      	ldr	r1, [pc, #528]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0310 	and.w	r3, r3, #16
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042f2:	4b7f      	ldr	r3, [pc, #508]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	497b      	ldr	r1, [pc, #492]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0320 	and.w	r3, r3, #32
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004314:	4b76      	ldr	r3, [pc, #472]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	4973      	ldr	r1, [pc, #460]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004336:	4b6e      	ldr	r3, [pc, #440]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	496a      	ldr	r1, [pc, #424]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004358:	4b65      	ldr	r3, [pc, #404]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	4962      	ldr	r1, [pc, #392]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800437a:	4b5d      	ldr	r3, [pc, #372]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004380:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	4959      	ldr	r1, [pc, #356]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800439c:	4b54      	ldr	r3, [pc, #336]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043a2:	f023 0203 	bic.w	r2, r3, #3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	4951      	ldr	r1, [pc, #324]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043be:	4b4c      	ldr	r3, [pc, #304]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043cc:	4948      	ldr	r1, [pc, #288]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d015      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043e0:	4b43      	ldr	r3, [pc, #268]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	4940      	ldr	r1, [pc, #256]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043fe:	d105      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004400:	4b3b      	ldr	r3, [pc, #236]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4a3a      	ldr	r2, [pc, #232]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800440a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004414:	2b00      	cmp	r3, #0
 8004416:	d015      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004418:	4b35      	ldr	r3, [pc, #212]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004426:	4932      	ldr	r1, [pc, #200]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004432:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004436:	d105      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004438:	4b2d      	ldr	r3, [pc, #180]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	4a2c      	ldr	r2, [pc, #176]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800443e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004442:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d015      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004450:	4b27      	ldr	r3, [pc, #156]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004456:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445e:	4924      	ldr	r1, [pc, #144]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004460:	4313      	orrs	r3, r2
 8004462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800446e:	d105      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004470:	4b1f      	ldr	r3, [pc, #124]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4a1e      	ldr	r2, [pc, #120]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800447a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d015      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004488:	4b19      	ldr	r3, [pc, #100]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004496:	4916      	ldr	r1, [pc, #88]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044a6:	d105      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044a8:	4b11      	ldr	r3, [pc, #68]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	4a10      	ldr	r2, [pc, #64]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d019      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044c0:	4b0b      	ldr	r3, [pc, #44]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	4908      	ldr	r1, [pc, #32]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044de:	d109      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044e0:	4b03      	ldr	r3, [pc, #12]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	4a02      	ldr	r2, [pc, #8]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044ea:	60d3      	str	r3, [r2, #12]
 80044ec:	e002      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80044ee:	bf00      	nop
 80044f0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d015      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004500:	4b29      	ldr	r3, [pc, #164]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450e:	4926      	ldr	r1, [pc, #152]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800451e:	d105      	bne.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004520:	4b21      	ldr	r3, [pc, #132]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4a20      	ldr	r2, [pc, #128]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800452a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d015      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004538:	4b1b      	ldr	r3, [pc, #108]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004546:	4918      	ldr	r1, [pc, #96]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004556:	d105      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004558:	4b13      	ldr	r3, [pc, #76]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	4a12      	ldr	r2, [pc, #72]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800455e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004562:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d015      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004570:	4b0d      	ldr	r3, [pc, #52]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004572:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004576:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457e:	490a      	ldr	r1, [pc, #40]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004580:	4313      	orrs	r3, r2
 8004582:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800458e:	d105      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4a04      	ldr	r2, [pc, #16]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800459a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800459c:	7cbb      	ldrb	r3, [r7, #18]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000

080045ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e09d      	b.n	80046fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d108      	bne.n	80045d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045ce:	d009      	beq.n	80045e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	61da      	str	r2, [r3, #28]
 80045d6:	e005      	b.n	80045e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d106      	bne.n	8004604 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fc f97a 	bl	80008f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800461a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004624:	d902      	bls.n	800462c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	e002      	b.n	8004632 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800462c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004630:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800463a:	d007      	beq.n	800464c <HAL_SPI_Init+0xa0>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004644:	d002      	beq.n	800464c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800465c:	431a      	orrs	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	431a      	orrs	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69db      	ldr	r3, [r3, #28]
 8004680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468e:	ea42 0103 	orr.w	r1, r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004696:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	0c1b      	lsrs	r3, r3, #16
 80046a8:	f003 0204 	and.w	r2, r3, #4
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	f003 0310 	and.w	r3, r3, #16
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ba:	f003 0308 	and.w	r3, r3, #8
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80046c8:	ea42 0103 	orr.w	r1, r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	69da      	ldr	r2, [r3, #28]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b082      	sub	sp, #8
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e042      	b.n	800479a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471a:	2b00      	cmp	r3, #0
 800471c:	d106      	bne.n	800472c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7fc f928 	bl	800097c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2224      	movs	r2, #36	@ 0x24
 8004730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0201 	bic.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 fe8f 	bl	8005470 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 fb90 	bl	8004e78 <UART_SetConfig>
 8004758:	4603      	mov	r3, r0
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e01b      	b.n	800479a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004770:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004780:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0201 	orr.w	r2, r2, #1
 8004790:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 ff0e 	bl	80055b4 <UART_CheckIdleState>
 8004798:	4603      	mov	r3, r0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b0ba      	sub	sp, #232	@ 0xe8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80047ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80047ce:	f640 030f 	movw	r3, #2063	@ 0x80f
 80047d2:	4013      	ands	r3, r2
 80047d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80047d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d11b      	bne.n	8004818 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80047e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047e4:	f003 0320 	and.w	r3, r3, #32
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d015      	beq.n	8004818 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80047ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d105      	bne.n	8004804 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80047f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d009      	beq.n	8004818 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 8300 	beq.w	8004e0e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	4798      	blx	r3
      }
      return;
 8004816:	e2fa      	b.n	8004e0e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004818:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8123 	beq.w	8004a68 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004822:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004826:	4b8d      	ldr	r3, [pc, #564]	@ (8004a5c <HAL_UART_IRQHandler+0x2b8>)
 8004828:	4013      	ands	r3, r2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800482e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004832:	4b8b      	ldr	r3, [pc, #556]	@ (8004a60 <HAL_UART_IRQHandler+0x2bc>)
 8004834:	4013      	ands	r3, r2
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8116 	beq.w	8004a68 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800483c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d011      	beq.n	800486c <HAL_UART_IRQHandler+0xc8>
 8004848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800484c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00b      	beq.n	800486c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2201      	movs	r2, #1
 800485a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004862:	f043 0201 	orr.w	r2, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800486c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d011      	beq.n	800489c <HAL_UART_IRQHandler+0xf8>
 8004878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00b      	beq.n	800489c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2202      	movs	r2, #2
 800488a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004892:	f043 0204 	orr.w	r2, r3, #4
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800489c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d011      	beq.n	80048cc <HAL_UART_IRQHandler+0x128>
 80048a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00b      	beq.n	80048cc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2204      	movs	r2, #4
 80048ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c2:	f043 0202 	orr.w	r2, r3, #2
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80048cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d0:	f003 0308 	and.w	r3, r3, #8
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d017      	beq.n	8004908 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048dc:	f003 0320 	and.w	r3, r3, #32
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80048e4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80048e8:	4b5c      	ldr	r3, [pc, #368]	@ (8004a5c <HAL_UART_IRQHandler+0x2b8>)
 80048ea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00b      	beq.n	8004908 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2208      	movs	r2, #8
 80048f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fe:	f043 0208 	orr.w	r2, r3, #8
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800490c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004910:	2b00      	cmp	r3, #0
 8004912:	d012      	beq.n	800493a <HAL_UART_IRQHandler+0x196>
 8004914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004918:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00c      	beq.n	800493a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004928:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004930:	f043 0220 	orr.w	r2, r3, #32
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 8266 	beq.w	8004e12 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	d013      	beq.n	800497a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004956:	f003 0320 	and.w	r3, r3, #32
 800495a:	2b00      	cmp	r3, #0
 800495c:	d105      	bne.n	800496a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800495e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004980:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498e:	2b40      	cmp	r3, #64	@ 0x40
 8004990:	d005      	beq.n	800499e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004992:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004996:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800499a:	2b00      	cmp	r3, #0
 800499c:	d054      	beq.n	8004a48 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f001 f807 	bl	80059b2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ae:	2b40      	cmp	r3, #64	@ 0x40
 80049b0:	d146      	bne.n	8004a40 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3308      	adds	r3, #8
 80049b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049c0:	e853 3f00 	ldrex	r3, [r3]
 80049c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	3308      	adds	r3, #8
 80049da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049ee:	e841 2300 	strex	r3, r2, [r1]
 80049f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1d9      	bne.n	80049b2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d017      	beq.n	8004a38 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a0e:	4a15      	ldr	r2, [pc, #84]	@ (8004a64 <HAL_UART_IRQHandler+0x2c0>)
 8004a10:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7fc fd45 	bl	80014a8 <HAL_DMA_Abort_IT>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d019      	beq.n	8004a58 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004a32:	4610      	mov	r0, r2
 8004a34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a36:	e00f      	b.n	8004a58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 fa13 	bl	8004e64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a3e:	e00b      	b.n	8004a58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 fa0f 	bl	8004e64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a46:	e007      	b.n	8004a58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 fa0b 	bl	8004e64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004a56:	e1dc      	b.n	8004e12 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a58:	bf00      	nop
    return;
 8004a5a:	e1da      	b.n	8004e12 <HAL_UART_IRQHandler+0x66e>
 8004a5c:	10000001 	.word	0x10000001
 8004a60:	04000120 	.word	0x04000120
 8004a64:	08005c69 	.word	0x08005c69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	f040 8170 	bne.w	8004d52 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 8169 	beq.w	8004d52 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a84:	f003 0310 	and.w	r3, r3, #16
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 8162 	beq.w	8004d52 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2210      	movs	r2, #16
 8004a94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b40      	cmp	r3, #64	@ 0x40
 8004aa2:	f040 80d8 	bne.w	8004c56 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ab4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 80af 	beq.w	8004c1c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ac4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	f080 80a7 	bcs.w	8004c1c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ad4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f040 8087 	bne.w	8004bfa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	461a      	mov	r2, r3
 8004b12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1da      	bne.n	8004aec <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3308      	adds	r3, #8
 8004b3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b40:	e853 3f00 	ldrex	r3, [r3]
 8004b44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b48:	f023 0301 	bic.w	r3, r3, #1
 8004b4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3308      	adds	r3, #8
 8004b56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b66:	e841 2300 	strex	r3, r2, [r1]
 8004b6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1e1      	bne.n	8004b36 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3308      	adds	r3, #8
 8004b78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b7c:	e853 3f00 	ldrex	r3, [r3]
 8004b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	3308      	adds	r3, #8
 8004b92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b9e:	e841 2300 	strex	r3, r2, [r1]
 8004ba2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ba4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1e3      	bne.n	8004b72 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2220      	movs	r2, #32
 8004bae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bc8:	f023 0310 	bic.w	r3, r3, #16
 8004bcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bdc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004be0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004be8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e4      	bne.n	8004bb8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7fc fbfe 	bl	80013f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	4619      	mov	r1, r3
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f7fc f835 	bl	8000c84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c1a:	e0fc      	b.n	8004e16 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004c22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c26:	429a      	cmp	r2, r3
 8004c28:	f040 80f5 	bne.w	8004e16 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	f040 80eb 	bne.w	8004e16 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fc f818 	bl	8000c84 <HAL_UARTEx_RxEventCallback>
      return;
 8004c54:	e0df      	b.n	8004e16 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 80d1 	beq.w	8004e1a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004c78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 80cc 	beq.w	8004e1a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8a:	e853 3f00 	ldrex	r3, [r3]
 8004c8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ca6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004caa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cac:	e841 2300 	strex	r3, r2, [r1]
 8004cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e4      	bne.n	8004c82 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3308      	adds	r3, #8
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc2:	e853 3f00 	ldrex	r3, [r3]
 8004cc6:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc8:	6a3b      	ldr	r3, [r7, #32]
 8004cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cce:	f023 0301 	bic.w	r3, r3, #1
 8004cd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	3308      	adds	r3, #8
 8004cdc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ce0:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ce8:	e841 2300 	strex	r3, r2, [r1]
 8004cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1e1      	bne.n	8004cb8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	e853 3f00 	ldrex	r3, [r3]
 8004d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f023 0310 	bic.w	r3, r3, #16
 8004d1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	461a      	mov	r2, r3
 8004d26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2e:	69b9      	ldr	r1, [r7, #24]
 8004d30:	69fa      	ldr	r2, [r7, #28]
 8004d32:	e841 2300 	strex	r3, r2, [r1]
 8004d36:	617b      	str	r3, [r7, #20]
   return(result);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d1e4      	bne.n	8004d08 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2202      	movs	r2, #2
 8004d42:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d48:	4619      	mov	r1, r3
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fb ff9a 	bl	8000c84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d50:	e063      	b.n	8004e1a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00e      	beq.n	8004d7c <HAL_UART_IRQHandler+0x5d8>
 8004d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d008      	beq.n	8004d7c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 ffb4 	bl	8005ce2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d7a:	e051      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d014      	beq.n	8004db2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d105      	bne.n	8004da0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004d94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d008      	beq.n	8004db2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d03a      	beq.n	8004e1e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	4798      	blx	r3
    }
    return;
 8004db0:	e035      	b.n	8004e1e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d009      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x62e>
 8004dbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 ff5e 	bl	8005c8c <UART_EndTransmit_IT>
    return;
 8004dd0:	e026      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d009      	beq.n	8004df2 <HAL_UART_IRQHandler+0x64e>
 8004dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 ff8d 	bl	8005d0a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004df0:	e016      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d010      	beq.n	8004e20 <HAL_UART_IRQHandler+0x67c>
 8004dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	da0c      	bge.n	8004e20 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 ff75 	bl	8005cf6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e0c:	e008      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e0e:	bf00      	nop
 8004e10:	e006      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
    return;
 8004e12:	bf00      	nop
 8004e14:	e004      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e16:	bf00      	nop
 8004e18:	e002      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e1a:	bf00      	nop
 8004e1c:	e000      	b.n	8004e20 <HAL_UART_IRQHandler+0x67c>
    return;
 8004e1e:	bf00      	nop
  }
}
 8004e20:	37e8      	adds	r7, #232	@ 0xe8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop

08004e28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e7c:	b08c      	sub	sp, #48	@ 0x30
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	4baa      	ldr	r3, [pc, #680]	@ (8005150 <UART_SetConfig+0x2d8>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	6812      	ldr	r2, [r2, #0]
 8004eae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb0:	430b      	orrs	r3, r1
 8004eb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	68da      	ldr	r2, [r3, #12]
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a9f      	ldr	r2, [pc, #636]	@ (8005154 <UART_SetConfig+0x2dc>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d004      	beq.n	8004ee4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004eee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ef8:	430b      	orrs	r3, r1
 8004efa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f02:	f023 010f 	bic.w	r1, r3, #15
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a90      	ldr	r2, [pc, #576]	@ (8005158 <UART_SetConfig+0x2e0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d125      	bne.n	8004f68 <UART_SetConfig+0xf0>
 8004f1c:	4b8f      	ldr	r3, [pc, #572]	@ (800515c <UART_SetConfig+0x2e4>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d81a      	bhi.n	8004f60 <UART_SetConfig+0xe8>
 8004f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f30 <UART_SetConfig+0xb8>)
 8004f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f30:	08004f41 	.word	0x08004f41
 8004f34:	08004f51 	.word	0x08004f51
 8004f38:	08004f49 	.word	0x08004f49
 8004f3c:	08004f59 	.word	0x08004f59
 8004f40:	2301      	movs	r3, #1
 8004f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f46:	e116      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4e:	e112      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004f50:	2304      	movs	r3, #4
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f56:	e10e      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004f58:	2308      	movs	r3, #8
 8004f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5e:	e10a      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004f60:	2310      	movs	r3, #16
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f66:	e106      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a7c      	ldr	r2, [pc, #496]	@ (8005160 <UART_SetConfig+0x2e8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d138      	bne.n	8004fe4 <UART_SetConfig+0x16c>
 8004f72:	4b7a      	ldr	r3, [pc, #488]	@ (800515c <UART_SetConfig+0x2e4>)
 8004f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f78:	f003 030c 	and.w	r3, r3, #12
 8004f7c:	2b0c      	cmp	r3, #12
 8004f7e:	d82d      	bhi.n	8004fdc <UART_SetConfig+0x164>
 8004f80:	a201      	add	r2, pc, #4	@ (adr r2, 8004f88 <UART_SetConfig+0x110>)
 8004f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f86:	bf00      	nop
 8004f88:	08004fbd 	.word	0x08004fbd
 8004f8c:	08004fdd 	.word	0x08004fdd
 8004f90:	08004fdd 	.word	0x08004fdd
 8004f94:	08004fdd 	.word	0x08004fdd
 8004f98:	08004fcd 	.word	0x08004fcd
 8004f9c:	08004fdd 	.word	0x08004fdd
 8004fa0:	08004fdd 	.word	0x08004fdd
 8004fa4:	08004fdd 	.word	0x08004fdd
 8004fa8:	08004fc5 	.word	0x08004fc5
 8004fac:	08004fdd 	.word	0x08004fdd
 8004fb0:	08004fdd 	.word	0x08004fdd
 8004fb4:	08004fdd 	.word	0x08004fdd
 8004fb8:	08004fd5 	.word	0x08004fd5
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc2:	e0d8      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fca:	e0d4      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004fcc:	2304      	movs	r3, #4
 8004fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fd2:	e0d0      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004fd4:	2308      	movs	r3, #8
 8004fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fda:	e0cc      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004fdc:	2310      	movs	r3, #16
 8004fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fe2:	e0c8      	b.n	8005176 <UART_SetConfig+0x2fe>
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a5e      	ldr	r2, [pc, #376]	@ (8005164 <UART_SetConfig+0x2ec>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d125      	bne.n	800503a <UART_SetConfig+0x1c2>
 8004fee:	4b5b      	ldr	r3, [pc, #364]	@ (800515c <UART_SetConfig+0x2e4>)
 8004ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ff8:	2b30      	cmp	r3, #48	@ 0x30
 8004ffa:	d016      	beq.n	800502a <UART_SetConfig+0x1b2>
 8004ffc:	2b30      	cmp	r3, #48	@ 0x30
 8004ffe:	d818      	bhi.n	8005032 <UART_SetConfig+0x1ba>
 8005000:	2b20      	cmp	r3, #32
 8005002:	d00a      	beq.n	800501a <UART_SetConfig+0x1a2>
 8005004:	2b20      	cmp	r3, #32
 8005006:	d814      	bhi.n	8005032 <UART_SetConfig+0x1ba>
 8005008:	2b00      	cmp	r3, #0
 800500a:	d002      	beq.n	8005012 <UART_SetConfig+0x19a>
 800500c:	2b10      	cmp	r3, #16
 800500e:	d008      	beq.n	8005022 <UART_SetConfig+0x1aa>
 8005010:	e00f      	b.n	8005032 <UART_SetConfig+0x1ba>
 8005012:	2300      	movs	r3, #0
 8005014:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005018:	e0ad      	b.n	8005176 <UART_SetConfig+0x2fe>
 800501a:	2302      	movs	r3, #2
 800501c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005020:	e0a9      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005022:	2304      	movs	r3, #4
 8005024:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005028:	e0a5      	b.n	8005176 <UART_SetConfig+0x2fe>
 800502a:	2308      	movs	r3, #8
 800502c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005030:	e0a1      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005032:	2310      	movs	r3, #16
 8005034:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005038:	e09d      	b.n	8005176 <UART_SetConfig+0x2fe>
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a4a      	ldr	r2, [pc, #296]	@ (8005168 <UART_SetConfig+0x2f0>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d125      	bne.n	8005090 <UART_SetConfig+0x218>
 8005044:	4b45      	ldr	r3, [pc, #276]	@ (800515c <UART_SetConfig+0x2e4>)
 8005046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800504e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005050:	d016      	beq.n	8005080 <UART_SetConfig+0x208>
 8005052:	2bc0      	cmp	r3, #192	@ 0xc0
 8005054:	d818      	bhi.n	8005088 <UART_SetConfig+0x210>
 8005056:	2b80      	cmp	r3, #128	@ 0x80
 8005058:	d00a      	beq.n	8005070 <UART_SetConfig+0x1f8>
 800505a:	2b80      	cmp	r3, #128	@ 0x80
 800505c:	d814      	bhi.n	8005088 <UART_SetConfig+0x210>
 800505e:	2b00      	cmp	r3, #0
 8005060:	d002      	beq.n	8005068 <UART_SetConfig+0x1f0>
 8005062:	2b40      	cmp	r3, #64	@ 0x40
 8005064:	d008      	beq.n	8005078 <UART_SetConfig+0x200>
 8005066:	e00f      	b.n	8005088 <UART_SetConfig+0x210>
 8005068:	2300      	movs	r3, #0
 800506a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800506e:	e082      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005070:	2302      	movs	r3, #2
 8005072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005076:	e07e      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005078:	2304      	movs	r3, #4
 800507a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507e:	e07a      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005080:	2308      	movs	r3, #8
 8005082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005086:	e076      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005088:	2310      	movs	r3, #16
 800508a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508e:	e072      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a35      	ldr	r2, [pc, #212]	@ (800516c <UART_SetConfig+0x2f4>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d12a      	bne.n	80050f0 <UART_SetConfig+0x278>
 800509a:	4b30      	ldr	r3, [pc, #192]	@ (800515c <UART_SetConfig+0x2e4>)
 800509c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a8:	d01a      	beq.n	80050e0 <UART_SetConfig+0x268>
 80050aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ae:	d81b      	bhi.n	80050e8 <UART_SetConfig+0x270>
 80050b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b4:	d00c      	beq.n	80050d0 <UART_SetConfig+0x258>
 80050b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ba:	d815      	bhi.n	80050e8 <UART_SetConfig+0x270>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <UART_SetConfig+0x250>
 80050c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050c4:	d008      	beq.n	80050d8 <UART_SetConfig+0x260>
 80050c6:	e00f      	b.n	80050e8 <UART_SetConfig+0x270>
 80050c8:	2300      	movs	r3, #0
 80050ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ce:	e052      	b.n	8005176 <UART_SetConfig+0x2fe>
 80050d0:	2302      	movs	r3, #2
 80050d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050d6:	e04e      	b.n	8005176 <UART_SetConfig+0x2fe>
 80050d8:	2304      	movs	r3, #4
 80050da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050de:	e04a      	b.n	8005176 <UART_SetConfig+0x2fe>
 80050e0:	2308      	movs	r3, #8
 80050e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050e6:	e046      	b.n	8005176 <UART_SetConfig+0x2fe>
 80050e8:	2310      	movs	r3, #16
 80050ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ee:	e042      	b.n	8005176 <UART_SetConfig+0x2fe>
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a17      	ldr	r2, [pc, #92]	@ (8005154 <UART_SetConfig+0x2dc>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d13a      	bne.n	8005170 <UART_SetConfig+0x2f8>
 80050fa:	4b18      	ldr	r3, [pc, #96]	@ (800515c <UART_SetConfig+0x2e4>)
 80050fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005100:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005104:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005108:	d01a      	beq.n	8005140 <UART_SetConfig+0x2c8>
 800510a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800510e:	d81b      	bhi.n	8005148 <UART_SetConfig+0x2d0>
 8005110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005114:	d00c      	beq.n	8005130 <UART_SetConfig+0x2b8>
 8005116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800511a:	d815      	bhi.n	8005148 <UART_SetConfig+0x2d0>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <UART_SetConfig+0x2b0>
 8005120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005124:	d008      	beq.n	8005138 <UART_SetConfig+0x2c0>
 8005126:	e00f      	b.n	8005148 <UART_SetConfig+0x2d0>
 8005128:	2300      	movs	r3, #0
 800512a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800512e:	e022      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005130:	2302      	movs	r3, #2
 8005132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005136:	e01e      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005138:	2304      	movs	r3, #4
 800513a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513e:	e01a      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005140:	2308      	movs	r3, #8
 8005142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005146:	e016      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005148:	2310      	movs	r3, #16
 800514a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514e:	e012      	b.n	8005176 <UART_SetConfig+0x2fe>
 8005150:	cfff69f3 	.word	0xcfff69f3
 8005154:	40008000 	.word	0x40008000
 8005158:	40013800 	.word	0x40013800
 800515c:	40021000 	.word	0x40021000
 8005160:	40004400 	.word	0x40004400
 8005164:	40004800 	.word	0x40004800
 8005168:	40004c00 	.word	0x40004c00
 800516c:	40005000 	.word	0x40005000
 8005170:	2310      	movs	r3, #16
 8005172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4aae      	ldr	r2, [pc, #696]	@ (8005434 <UART_SetConfig+0x5bc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	f040 8097 	bne.w	80052b0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005182:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005186:	2b08      	cmp	r3, #8
 8005188:	d823      	bhi.n	80051d2 <UART_SetConfig+0x35a>
 800518a:	a201      	add	r2, pc, #4	@ (adr r2, 8005190 <UART_SetConfig+0x318>)
 800518c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005190:	080051b5 	.word	0x080051b5
 8005194:	080051d3 	.word	0x080051d3
 8005198:	080051bd 	.word	0x080051bd
 800519c:	080051d3 	.word	0x080051d3
 80051a0:	080051c3 	.word	0x080051c3
 80051a4:	080051d3 	.word	0x080051d3
 80051a8:	080051d3 	.word	0x080051d3
 80051ac:	080051d3 	.word	0x080051d3
 80051b0:	080051cb 	.word	0x080051cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b4:	f7fe ff3a 	bl	800402c <HAL_RCC_GetPCLK1Freq>
 80051b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051ba:	e010      	b.n	80051de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051bc:	4b9e      	ldr	r3, [pc, #632]	@ (8005438 <UART_SetConfig+0x5c0>)
 80051be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051c0:	e00d      	b.n	80051de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c2:	f7fe fec5 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 80051c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051c8:	e009      	b.n	80051de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051d0:	e005      	b.n	80051de <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80051d2:	2300      	movs	r3, #0
 80051d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 8130 	beq.w	8005446 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ea:	4a94      	ldr	r2, [pc, #592]	@ (800543c <UART_SetConfig+0x5c4>)
 80051ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051f0:	461a      	mov	r2, r3
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80051f8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4613      	mov	r3, r2
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	4413      	add	r3, r2
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	429a      	cmp	r2, r3
 8005208:	d305      	bcc.n	8005216 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	429a      	cmp	r2, r3
 8005214:	d903      	bls.n	800521e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800521c:	e113      	b.n	8005446 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005220:	2200      	movs	r2, #0
 8005222:	60bb      	str	r3, [r7, #8]
 8005224:	60fa      	str	r2, [r7, #12]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	4a84      	ldr	r2, [pc, #528]	@ (800543c <UART_SetConfig+0x5c4>)
 800522c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005230:	b29b      	uxth	r3, r3
 8005232:	2200      	movs	r2, #0
 8005234:	603b      	str	r3, [r7, #0]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800523c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005240:	f7fb f846 	bl	80002d0 <__aeabi_uldivmod>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4610      	mov	r0, r2
 800524a:	4619      	mov	r1, r3
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	020b      	lsls	r3, r1, #8
 8005256:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800525a:	0202      	lsls	r2, r0, #8
 800525c:	6979      	ldr	r1, [r7, #20]
 800525e:	6849      	ldr	r1, [r1, #4]
 8005260:	0849      	lsrs	r1, r1, #1
 8005262:	2000      	movs	r0, #0
 8005264:	460c      	mov	r4, r1
 8005266:	4605      	mov	r5, r0
 8005268:	eb12 0804 	adds.w	r8, r2, r4
 800526c:	eb43 0905 	adc.w	r9, r3, r5
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	469a      	mov	sl, r3
 8005278:	4693      	mov	fp, r2
 800527a:	4652      	mov	r2, sl
 800527c:	465b      	mov	r3, fp
 800527e:	4640      	mov	r0, r8
 8005280:	4649      	mov	r1, r9
 8005282:	f7fb f825 	bl	80002d0 <__aeabi_uldivmod>
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	4613      	mov	r3, r2
 800528c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800528e:	6a3b      	ldr	r3, [r7, #32]
 8005290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005294:	d308      	bcc.n	80052a8 <UART_SetConfig+0x430>
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800529c:	d204      	bcs.n	80052a8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6a3a      	ldr	r2, [r7, #32]
 80052a4:	60da      	str	r2, [r3, #12]
 80052a6:	e0ce      	b.n	8005446 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80052ae:	e0ca      	b.n	8005446 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	69db      	ldr	r3, [r3, #28]
 80052b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052b8:	d166      	bne.n	8005388 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80052ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052be:	2b08      	cmp	r3, #8
 80052c0:	d827      	bhi.n	8005312 <UART_SetConfig+0x49a>
 80052c2:	a201      	add	r2, pc, #4	@ (adr r2, 80052c8 <UART_SetConfig+0x450>)
 80052c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c8:	080052ed 	.word	0x080052ed
 80052cc:	080052f5 	.word	0x080052f5
 80052d0:	080052fd 	.word	0x080052fd
 80052d4:	08005313 	.word	0x08005313
 80052d8:	08005303 	.word	0x08005303
 80052dc:	08005313 	.word	0x08005313
 80052e0:	08005313 	.word	0x08005313
 80052e4:	08005313 	.word	0x08005313
 80052e8:	0800530b 	.word	0x0800530b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052ec:	f7fe fe9e 	bl	800402c <HAL_RCC_GetPCLK1Freq>
 80052f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052f2:	e014      	b.n	800531e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052f4:	f7fe feb0 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 80052f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052fa:	e010      	b.n	800531e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052fc:	4b4e      	ldr	r3, [pc, #312]	@ (8005438 <UART_SetConfig+0x5c0>)
 80052fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005300:	e00d      	b.n	800531e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005302:	f7fe fe25 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8005306:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005308:	e009      	b.n	800531e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800530a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800530e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005310:	e005      	b.n	800531e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800531c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 8090 	beq.w	8005446 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	4a44      	ldr	r2, [pc, #272]	@ (800543c <UART_SetConfig+0x5c4>)
 800532c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005330:	461a      	mov	r2, r3
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	fbb3 f3f2 	udiv	r3, r3, r2
 8005338:	005a      	lsls	r2, r3, #1
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	085b      	lsrs	r3, r3, #1
 8005340:	441a      	add	r2, r3
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	fbb2 f3f3 	udiv	r3, r2, r3
 800534a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	2b0f      	cmp	r3, #15
 8005350:	d916      	bls.n	8005380 <UART_SetConfig+0x508>
 8005352:	6a3b      	ldr	r3, [r7, #32]
 8005354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005358:	d212      	bcs.n	8005380 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800535a:	6a3b      	ldr	r3, [r7, #32]
 800535c:	b29b      	uxth	r3, r3
 800535e:	f023 030f 	bic.w	r3, r3, #15
 8005362:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005364:	6a3b      	ldr	r3, [r7, #32]
 8005366:	085b      	lsrs	r3, r3, #1
 8005368:	b29b      	uxth	r3, r3
 800536a:	f003 0307 	and.w	r3, r3, #7
 800536e:	b29a      	uxth	r2, r3
 8005370:	8bfb      	ldrh	r3, [r7, #30]
 8005372:	4313      	orrs	r3, r2
 8005374:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	8bfa      	ldrh	r2, [r7, #30]
 800537c:	60da      	str	r2, [r3, #12]
 800537e:	e062      	b.n	8005446 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005386:	e05e      	b.n	8005446 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005388:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800538c:	2b08      	cmp	r3, #8
 800538e:	d828      	bhi.n	80053e2 <UART_SetConfig+0x56a>
 8005390:	a201      	add	r2, pc, #4	@ (adr r2, 8005398 <UART_SetConfig+0x520>)
 8005392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005396:	bf00      	nop
 8005398:	080053bd 	.word	0x080053bd
 800539c:	080053c5 	.word	0x080053c5
 80053a0:	080053cd 	.word	0x080053cd
 80053a4:	080053e3 	.word	0x080053e3
 80053a8:	080053d3 	.word	0x080053d3
 80053ac:	080053e3 	.word	0x080053e3
 80053b0:	080053e3 	.word	0x080053e3
 80053b4:	080053e3 	.word	0x080053e3
 80053b8:	080053db 	.word	0x080053db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053bc:	f7fe fe36 	bl	800402c <HAL_RCC_GetPCLK1Freq>
 80053c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053c2:	e014      	b.n	80053ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053c4:	f7fe fe48 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 80053c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053ca:	e010      	b.n	80053ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005438 <UART_SetConfig+0x5c0>)
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053d0:	e00d      	b.n	80053ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053d2:	f7fe fdbd 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 80053d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053d8:	e009      	b.n	80053ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053e0:	e005      	b.n	80053ee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053ec:	bf00      	nop
    }

    if (pclk != 0U)
 80053ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d028      	beq.n	8005446 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	4a10      	ldr	r2, [pc, #64]	@ (800543c <UART_SetConfig+0x5c4>)
 80053fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053fe:	461a      	mov	r2, r3
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	fbb3 f2f2 	udiv	r2, r3, r2
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	085b      	lsrs	r3, r3, #1
 800540c:	441a      	add	r2, r3
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	fbb2 f3f3 	udiv	r3, r2, r3
 8005416:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	2b0f      	cmp	r3, #15
 800541c:	d910      	bls.n	8005440 <UART_SetConfig+0x5c8>
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005424:	d20c      	bcs.n	8005440 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	b29a      	uxth	r2, r3
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	60da      	str	r2, [r3, #12]
 8005430:	e009      	b.n	8005446 <UART_SetConfig+0x5ce>
 8005432:	bf00      	nop
 8005434:	40008000 	.word	0x40008000
 8005438:	00f42400 	.word	0x00f42400
 800543c:	0800a984 	.word	0x0800a984
      }
      else
      {
        ret = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2201      	movs	r2, #1
 800544a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	2201      	movs	r2, #1
 8005452:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2200      	movs	r2, #0
 800545a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	2200      	movs	r2, #0
 8005460:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005462:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005466:	4618      	mov	r0, r3
 8005468:	3730      	adds	r7, #48	@ 0x30
 800546a:	46bd      	mov	sp, r7
 800546c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00a      	beq.n	800549a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00a      	beq.n	80054de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	f003 0310 	and.w	r3, r3, #16
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01a      	beq.n	8005586 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800556e:	d10a      	bne.n	8005586 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	605a      	str	r2, [r3, #4]
  }
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b098      	sub	sp, #96	@ 0x60
 80055b8:	af02      	add	r7, sp, #8
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055c4:	f7fb fcb6 	bl	8000f34 <HAL_GetTick>
 80055c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d12f      	bne.n	8005638 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f88e 	bl	8005708 <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d022      	beq.n	8005638 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005606:	653b      	str	r3, [r7, #80]	@ 0x50
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005610:	647b      	str	r3, [r7, #68]	@ 0x44
 8005612:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005616:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800561e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e6      	bne.n	80055f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e063      	b.n	8005700 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0304 	and.w	r3, r3, #4
 8005642:	2b04      	cmp	r3, #4
 8005644:	d149      	bne.n	80056da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005646:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800564e:	2200      	movs	r2, #0
 8005650:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f857 	bl	8005708 <UART_WaitOnFlagUntilTimeout>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d03c      	beq.n	80056da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	e853 3f00 	ldrex	r3, [r3]
 800566c:	623b      	str	r3, [r7, #32]
   return(result);
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005674:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800567e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005680:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005686:	e841 2300 	strex	r3, r2, [r1]
 800568a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1e6      	bne.n	8005660 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	3308      	adds	r3, #8
 8005698:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	e853 3f00 	ldrex	r3, [r3]
 80056a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f023 0301 	bic.w	r3, r3, #1
 80056a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3308      	adds	r3, #8
 80056b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056b2:	61fa      	str	r2, [r7, #28]
 80056b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	69b9      	ldr	r1, [r7, #24]
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	617b      	str	r3, [r7, #20]
   return(result);
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1e5      	bne.n	8005692 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2220      	movs	r2, #32
 80056ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e012      	b.n	8005700 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2220      	movs	r2, #32
 80056de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3758      	adds	r7, #88	@ 0x58
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	603b      	str	r3, [r7, #0]
 8005714:	4613      	mov	r3, r2
 8005716:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005718:	e04f      	b.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005720:	d04b      	beq.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005722:	f7fb fc07 	bl	8000f34 <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	429a      	cmp	r2, r3
 8005730:	d302      	bcc.n	8005738 <UART_WaitOnFlagUntilTimeout+0x30>
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e04e      	b.n	80057da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b00      	cmp	r3, #0
 8005748:	d037      	beq.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b80      	cmp	r3, #128	@ 0x80
 800574e:	d034      	beq.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2b40      	cmp	r3, #64	@ 0x40
 8005754:	d031      	beq.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b08      	cmp	r3, #8
 8005762:	d110      	bne.n	8005786 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2208      	movs	r2, #8
 800576a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f920 	bl	80059b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2208      	movs	r2, #8
 8005776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e029      	b.n	80057da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005794:	d111      	bne.n	80057ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800579e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 f906 	bl	80059b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2220      	movs	r2, #32
 80057aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e00f      	b.n	80057da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	69da      	ldr	r2, [r3, #28]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	4013      	ands	r3, r2
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	bf0c      	ite	eq
 80057ca:	2301      	moveq	r3, #1
 80057cc:	2300      	movne	r3, #0
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	461a      	mov	r2, r3
 80057d2:	79fb      	ldrb	r3, [r7, #7]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d0a0      	beq.n	800571a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b096      	sub	sp, #88	@ 0x58
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	88fa      	ldrh	r2, [r7, #6]
 80057fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2222      	movs	r2, #34	@ 0x22
 800580c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005816:	2b00      	cmp	r3, #0
 8005818:	d02d      	beq.n	8005876 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005820:	4a40      	ldr	r2, [pc, #256]	@ (8005924 <UART_Start_Receive_DMA+0x140>)
 8005822:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800582a:	4a3f      	ldr	r2, [pc, #252]	@ (8005928 <UART_Start_Receive_DMA+0x144>)
 800582c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005834:	4a3d      	ldr	r2, [pc, #244]	@ (800592c <UART_Start_Receive_DMA+0x148>)
 8005836:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800583e:	2200      	movs	r2, #0
 8005840:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	3324      	adds	r3, #36	@ 0x24
 800584e:	4619      	mov	r1, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005854:	461a      	mov	r2, r3
 8005856:	88fb      	ldrh	r3, [r7, #6]
 8005858:	f7fb fd52 	bl	8001300 <HAL_DMA_Start_IT>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d009      	beq.n	8005876 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2210      	movs	r2, #16
 8005866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e051      	b.n	800591a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d018      	beq.n	80058b0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005886:	e853 3f00 	ldrex	r3, [r3]
 800588a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800588c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800588e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005892:	657b      	str	r3, [r7, #84]	@ 0x54
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	461a      	mov	r2, r3
 800589a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800589c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800589e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058a4:	e841 2300 	strex	r3, r2, [r1]
 80058a8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1e6      	bne.n	800587e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	3308      	adds	r3, #8
 80058b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ba:	e853 3f00 	ldrex	r3, [r3]
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3308      	adds	r3, #8
 80058ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80058d0:	637a      	str	r2, [r7, #52]	@ 0x34
 80058d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80058de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e5      	bne.n	80058b0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3308      	adds	r3, #8
 80058ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	613b      	str	r3, [r7, #16]
   return(result);
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3308      	adds	r3, #8
 8005902:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005904:	623a      	str	r2, [r7, #32]
 8005906:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	69f9      	ldr	r1, [r7, #28]
 800590a:	6a3a      	ldr	r2, [r7, #32]
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	61bb      	str	r3, [r7, #24]
   return(result);
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e5      	bne.n	80058e4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3758      	adds	r7, #88	@ 0x58
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	08005a7f 	.word	0x08005a7f
 8005928:	08005bab 	.word	0x08005bab
 800592c:	08005be9 	.word	0x08005be9

08005930 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005930:	b480      	push	{r7}
 8005932:	b08f      	sub	sp, #60	@ 0x3c
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	e853 3f00 	ldrex	r3, [r3]
 8005944:	61fb      	str	r3, [r7, #28]
   return(result);
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800594c:	637b      	str	r3, [r7, #52]	@ 0x34
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005956:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005958:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800595c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800595e:	e841 2300 	strex	r3, r2, [r1]
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1e6      	bne.n	8005938 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3308      	adds	r3, #8
 8005970:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	e853 3f00 	ldrex	r3, [r3]
 8005978:	60bb      	str	r3, [r7, #8]
   return(result);
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005980:	633b      	str	r3, [r7, #48]	@ 0x30
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3308      	adds	r3, #8
 8005988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800598a:	61ba      	str	r2, [r7, #24]
 800598c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	6979      	ldr	r1, [r7, #20]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	613b      	str	r3, [r7, #16]
   return(result);
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1e5      	bne.n	800596a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80059a6:	bf00      	nop
 80059a8:	373c      	adds	r7, #60	@ 0x3c
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b095      	sub	sp, #84	@ 0x54
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	461a      	mov	r2, r3
 80059d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80059da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e6      	bne.n	80059ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3308      	adds	r3, #8
 80059f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	e853 3f00 	ldrex	r3, [r3]
 80059fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a02:	f023 0301 	bic.w	r3, r3, #1
 8005a06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	3308      	adds	r3, #8
 8005a0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a18:	e841 2300 	strex	r3, r2, [r1]
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1e3      	bne.n	80059ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d118      	bne.n	8005a5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	f023 0310 	bic.w	r3, r3, #16
 8005a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	461a      	mov	r2, r3
 8005a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a4a:	61bb      	str	r3, [r7, #24]
 8005a4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6979      	ldr	r1, [r7, #20]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	613b      	str	r3, [r7, #16]
   return(result);
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e6      	bne.n	8005a2c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2220      	movs	r2, #32
 8005a62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a72:	bf00      	nop
 8005a74:	3754      	adds	r7, #84	@ 0x54
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b09c      	sub	sp, #112	@ 0x70
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d171      	bne.n	8005b7e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8005a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aaa:	e853 3f00 	ldrex	r3, [r3]
 8005aae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ab2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ab6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	461a      	mov	r2, r3
 8005abe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ac2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ac6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ac8:	e841 2300 	strex	r3, r2, [r1]
 8005acc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ace:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e6      	bne.n	8005aa2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3308      	adds	r3, #8
 8005ada:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	667b      	str	r3, [r7, #100]	@ 0x64
 8005aec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3308      	adds	r3, #8
 8005af2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005af4:	647a      	str	r2, [r7, #68]	@ 0x44
 8005af6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005afa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e5      	bne.n	8005ad4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3308      	adds	r3, #8
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	623b      	str	r3, [r7, #32]
   return(result);
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3308      	adds	r3, #8
 8005b26:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005b28:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005b3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d118      	bne.n	8005b7e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f023 0310 	bic.w	r3, r3, #16
 8005b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b6a:	61fb      	str	r3, [r7, #28]
 8005b6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	69b9      	ldr	r1, [r7, #24]
 8005b70:	69fa      	ldr	r2, [r7, #28]
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	617b      	str	r3, [r7, #20]
   return(result);
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e6      	bne.n	8005b4c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b80:	2200      	movs	r2, #0
 8005b82:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d107      	bne.n	8005b9c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b92:	4619      	mov	r1, r3
 8005b94:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005b96:	f7fb f875 	bl	8000c84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b9a:	e002      	b.n	8005ba2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005b9c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005b9e:	f7ff f94d 	bl	8004e3c <HAL_UART_RxCpltCallback>
}
 8005ba2:	bf00      	nop
 8005ba4:	3770      	adds	r7, #112	@ 0x70
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d109      	bne.n	8005bda <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bcc:	085b      	lsrs	r3, r3, #1
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f7fb f856 	bl	8000c84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005bd8:	e002      	b.n	8005be0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f7ff f938 	bl	8004e50 <HAL_UART_RxHalfCpltCallback>
}
 8005be0:	bf00      	nop
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b086      	sub	sp, #24
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bfc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c04:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c10:	2b80      	cmp	r3, #128	@ 0x80
 8005c12:	d109      	bne.n	8005c28 <UART_DMAError+0x40>
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	2b21      	cmp	r3, #33	@ 0x21
 8005c18:	d106      	bne.n	8005c28 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005c22:	6978      	ldr	r0, [r7, #20]
 8005c24:	f7ff fe84 	bl	8005930 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c32:	2b40      	cmp	r3, #64	@ 0x40
 8005c34:	d109      	bne.n	8005c4a <UART_DMAError+0x62>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b22      	cmp	r3, #34	@ 0x22
 8005c3a:	d106      	bne.n	8005c4a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005c44:	6978      	ldr	r0, [r7, #20]
 8005c46:	f7ff feb4 	bl	80059b2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c50:	f043 0210 	orr.w	r2, r3, #16
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c5a:	6978      	ldr	r0, [r7, #20]
 8005c5c:	f7ff f902 	bl	8004e64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c60:	bf00      	nop
 8005c62:	3718      	adds	r7, #24
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f7ff f8f0 	bl	8004e64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c84:	bf00      	nop
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	e853 3f00 	ldrex	r3, [r3]
 8005ca0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ca8:	61fb      	str	r3, [r7, #28]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	61bb      	str	r3, [r7, #24]
 8005cb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb6:	6979      	ldr	r1, [r7, #20]
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	e841 2300 	strex	r3, r2, [r1]
 8005cbe:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1e6      	bne.n	8005c94 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f7ff f8a7 	bl	8004e28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cda:	bf00      	nop
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	b083      	sub	sp, #12
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005cea:	bf00      	nop
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b083      	sub	sp, #12
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005cfe:	bf00      	nop
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b083      	sub	sp, #12
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005d12:	bf00      	nop
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b085      	sub	sp, #20
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d101      	bne.n	8005d34 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d30:	2302      	movs	r3, #2
 8005d32:	e027      	b.n	8005d84 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	@ 0x24
 8005d40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0201 	bic.w	r2, r2, #1
 8005d5a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005d62:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2220      	movs	r2, #32
 8005d76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e02d      	b.n	8005e04 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2224      	movs	r2, #36	@ 0x24
 8005db4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	430a      	orrs	r2, r1
 8005de2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f8a3 	bl	8005f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d101      	bne.n	8005e24 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e20:	2302      	movs	r3, #2
 8005e22:	e02d      	b.n	8005e80 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2224      	movs	r2, #36	@ 0x24
 8005e30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f022 0201 	bic.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f865 	bl	8005f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08c      	sub	sp, #48	@ 0x30
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e9c:	2b20      	cmp	r3, #32
 8005e9e:	d142      	bne.n	8005f26 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005ea6:	88fb      	ldrh	r3, [r7, #6]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e03b      	b.n	8005f28 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f7ff fc8e 	bl	80057e4 <UART_Start_Receive_DMA>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005ece:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d124      	bne.n	8005f20 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d11d      	bne.n	8005f1a <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2210      	movs	r2, #16
 8005ee4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	e853 3f00 	ldrex	r3, [r3]
 8005ef2:	617b      	str	r3, [r7, #20]
   return(result);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f043 0310 	orr.w	r3, r3, #16
 8005efa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	461a      	mov	r2, r3
 8005f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f06:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6a39      	ldr	r1, [r7, #32]
 8005f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e6      	bne.n	8005ee6 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005f18:	e002      	b.n	8005f20 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005f20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f24:	e000      	b.n	8005f28 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005f26:	2302      	movs	r3, #2
  }
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3730      	adds	r7, #48	@ 0x30
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d108      	bne.n	8005f52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005f50:	e031      	b.n	8005fb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005f52:	2308      	movs	r3, #8
 8005f54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f56:	2308      	movs	r3, #8
 8005f58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	0e5b      	lsrs	r3, r3, #25
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	0f5b      	lsrs	r3, r3, #29
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f7a:	7bbb      	ldrb	r3, [r7, #14]
 8005f7c:	7b3a      	ldrb	r2, [r7, #12]
 8005f7e:	4911      	ldr	r1, [pc, #68]	@ (8005fc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005f80:	5c8a      	ldrb	r2, [r1, r2]
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f86:	7b3a      	ldrb	r2, [r7, #12]
 8005f88:	490f      	ldr	r1, [pc, #60]	@ (8005fc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005f8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	7b7a      	ldrb	r2, [r7, #13]
 8005f9c:	4909      	ldr	r1, [pc, #36]	@ (8005fc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005f9e:	5c8a      	ldrb	r2, [r1, r2]
 8005fa0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005fa4:	7b7a      	ldrb	r2, [r7, #13]
 8005fa6:	4908      	ldr	r1, [pc, #32]	@ (8005fc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005fa8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005faa:	fb93 f3f2 	sdiv	r3, r3, r2
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005fb6:	bf00      	nop
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	0800a99c 	.word	0x0800a99c
 8005fc8:	0800a9a4 	.word	0x0800a9a4

08005fcc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005fdc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005fe0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006002:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006006:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	b29b      	uxth	r3, r3
 8006014:	43db      	mvns	r3, r3
 8006016:	b29b      	uxth	r3, r3
 8006018:	4013      	ands	r3, r2
 800601a:	b29a      	uxth	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	1d3b      	adds	r3, r7, #4
 800603a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3714      	adds	r7, #20
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800606c:	b480      	push	{r7}
 800606e:	b0a7      	sub	sp, #156	@ 0x9c
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29b      	uxth	r3, r3
 800608a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800608e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006092:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	78db      	ldrb	r3, [r3, #3]
 800609a:	2b03      	cmp	r3, #3
 800609c:	d81f      	bhi.n	80060de <USB_ActivateEndpoint+0x72>
 800609e:	a201      	add	r2, pc, #4	@ (adr r2, 80060a4 <USB_ActivateEndpoint+0x38>)
 80060a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a4:	080060b5 	.word	0x080060b5
 80060a8:	080060d1 	.word	0x080060d1
 80060ac:	080060e7 	.word	0x080060e7
 80060b0:	080060c3 	.word	0x080060c3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80060b4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80060b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80060bc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80060c0:	e012      	b.n	80060e8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80060c2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80060c6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80060ca:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80060ce:	e00b      	b.n	80060e8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80060d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80060d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80060dc:	e004      	b.n	80060e8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80060e4:	e000      	b.n	80060e8 <USB_ActivateEndpoint+0x7c>
      break;
 80060e6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	441a      	add	r2, r3
 80060f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80060f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006106:	b29b      	uxth	r3, r3
 8006108:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	4413      	add	r3, r2
 8006114:	881b      	ldrh	r3, [r3, #0]
 8006116:	b29b      	uxth	r3, r3
 8006118:	b21b      	sxth	r3, r3
 800611a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800611e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006122:	b21a      	sxth	r2, r3
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	b21b      	sxth	r3, r3
 800612a:	4313      	orrs	r3, r2
 800612c:	b21b      	sxth	r3, r3
 800612e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	441a      	add	r2, r3
 800613c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006148:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800614c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006150:	b29b      	uxth	r3, r3
 8006152:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	7b1b      	ldrb	r3, [r3, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	f040 8180 	bne.w	800645e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 8084 	beq.w	8006270 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	61bb      	str	r3, [r7, #24]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006172:	b29b      	uxth	r3, r3
 8006174:	461a      	mov	r2, r3
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	4413      	add	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	00da      	lsls	r2, r3, #3
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	4413      	add	r3, r2
 8006186:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800618a:	617b      	str	r3, [r7, #20]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	88db      	ldrh	r3, [r3, #6]
 8006190:	085b      	lsrs	r3, r3, #1
 8006192:	b29b      	uxth	r3, r3
 8006194:	005b      	lsls	r3, r3, #1
 8006196:	b29a      	uxth	r2, r3
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	4413      	add	r3, r2
 80061a6:	881b      	ldrh	r3, [r3, #0]
 80061a8:	827b      	strh	r3, [r7, #18]
 80061aa:	8a7b      	ldrh	r3, [r7, #18]
 80061ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01b      	beq.n	80061ec <USB_ActivateEndpoint+0x180>
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	881b      	ldrh	r3, [r3, #0]
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061ca:	823b      	strh	r3, [r7, #16]
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	441a      	add	r2, r3
 80061d6:	8a3b      	ldrh	r3, [r7, #16]
 80061d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	78db      	ldrb	r3, [r3, #3]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d020      	beq.n	8006236 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	4413      	add	r3, r2
 80061fe:	881b      	ldrh	r3, [r3, #0]
 8006200:	b29b      	uxth	r3, r3
 8006202:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006206:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800620a:	81bb      	strh	r3, [r7, #12]
 800620c:	89bb      	ldrh	r3, [r7, #12]
 800620e:	f083 0320 	eor.w	r3, r3, #32
 8006212:	81bb      	strh	r3, [r7, #12]
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	441a      	add	r2, r3
 800621e:	89bb      	ldrh	r3, [r7, #12]
 8006220:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006224:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006228:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800622c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006230:	b29b      	uxth	r3, r3
 8006232:	8013      	strh	r3, [r2, #0]
 8006234:	e3f9      	b.n	8006a2a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	4413      	add	r3, r2
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	b29b      	uxth	r3, r3
 8006244:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800624c:	81fb      	strh	r3, [r7, #14]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	441a      	add	r2, r3
 8006258:	89fb      	ldrh	r3, [r7, #14]
 800625a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800625e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800626a:	b29b      	uxth	r3, r3
 800626c:	8013      	strh	r3, [r2, #0]
 800626e:	e3dc      	b.n	8006a2a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	633b      	str	r3, [r7, #48]	@ 0x30
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800627a:	b29b      	uxth	r3, r3
 800627c:	461a      	mov	r2, r3
 800627e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006280:	4413      	add	r3, r2
 8006282:	633b      	str	r3, [r7, #48]	@ 0x30
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	00da      	lsls	r2, r3, #3
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	4413      	add	r3, r2
 800628e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006292:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	88db      	ldrh	r3, [r3, #6]
 8006298:	085b      	lsrs	r3, r3, #1
 800629a:	b29b      	uxth	r3, r3
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	461a      	mov	r2, r3
 80062b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b4:	4413      	add	r3, r2
 80062b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	00da      	lsls	r2, r3, #3
 80062be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c0:	4413      	add	r3, r2
 80062c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	881b      	ldrh	r3, [r3, #0]
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062d2:	b29a      	uxth	r2, r3
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	801a      	strh	r2, [r3, #0]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10a      	bne.n	80062f6 <USB_ActivateEndpoint+0x28a>
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	801a      	strh	r2, [r3, #0]
 80062f4:	e041      	b.n	800637a <USB_ActivateEndpoint+0x30e>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80062fc:	d81c      	bhi.n	8006338 <USB_ActivateEndpoint+0x2cc>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	085b      	lsrs	r3, r3, #1
 8006304:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	2b00      	cmp	r3, #0
 8006312:	d004      	beq.n	800631e <USB_ActivateEndpoint+0x2b2>
 8006314:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006318:	3301      	adds	r3, #1
 800631a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	881b      	ldrh	r3, [r3, #0]
 8006322:	b29a      	uxth	r2, r3
 8006324:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006328:	b29b      	uxth	r3, r3
 800632a:	029b      	lsls	r3, r3, #10
 800632c:	b29b      	uxth	r3, r3
 800632e:	4313      	orrs	r3, r2
 8006330:	b29a      	uxth	r2, r3
 8006332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006334:	801a      	strh	r2, [r3, #0]
 8006336:	e020      	b.n	800637a <USB_ActivateEndpoint+0x30e>
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	095b      	lsrs	r3, r3, #5
 800633e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f003 031f 	and.w	r3, r3, #31
 800634a:	2b00      	cmp	r3, #0
 800634c:	d104      	bne.n	8006358 <USB_ActivateEndpoint+0x2ec>
 800634e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006352:	3b01      	subs	r3, #1
 8006354:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	881b      	ldrh	r3, [r3, #0]
 800635c:	b29a      	uxth	r2, r3
 800635e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006362:	b29b      	uxth	r3, r3
 8006364:	029b      	lsls	r3, r3, #10
 8006366:	b29b      	uxth	r3, r3
 8006368:	4313      	orrs	r3, r2
 800636a:	b29b      	uxth	r3, r3
 800636c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006370:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006374:	b29a      	uxth	r2, r3
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	881b      	ldrh	r3, [r3, #0]
 8006386:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006388:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800638a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d01b      	beq.n	80063ca <USB_ActivateEndpoint+0x35e>
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4413      	add	r3, r2
 800639c:	881b      	ldrh	r3, [r3, #0]
 800639e:	b29b      	uxth	r3, r3
 80063a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063a8:	843b      	strh	r3, [r7, #32]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	441a      	add	r2, r3
 80063b4:	8c3b      	ldrh	r3, [r7, #32]
 80063b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80063c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d124      	bne.n	800641c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4413      	add	r3, r2
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e8:	83bb      	strh	r3, [r7, #28]
 80063ea:	8bbb      	ldrh	r3, [r7, #28]
 80063ec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80063f0:	83bb      	strh	r3, [r7, #28]
 80063f2:	8bbb      	ldrh	r3, [r7, #28]
 80063f4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80063f8:	83bb      	strh	r3, [r7, #28]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	441a      	add	r2, r3
 8006404:	8bbb      	ldrh	r3, [r7, #28]
 8006406:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800640a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800640e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006416:	b29b      	uxth	r3, r3
 8006418:	8013      	strh	r3, [r2, #0]
 800641a:	e306      	b.n	8006a2a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4413      	add	r3, r2
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	b29b      	uxth	r3, r3
 800642a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800642e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006432:	83fb      	strh	r3, [r7, #30]
 8006434:	8bfb      	ldrh	r3, [r7, #30]
 8006436:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800643a:	83fb      	strh	r3, [r7, #30]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	441a      	add	r2, r3
 8006446:	8bfb      	ldrh	r3, [r7, #30]
 8006448:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800644c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006450:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006458:	b29b      	uxth	r3, r3
 800645a:	8013      	strh	r3, [r2, #0]
 800645c:	e2e5      	b.n	8006a2a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	78db      	ldrb	r3, [r3, #3]
 8006462:	2b02      	cmp	r3, #2
 8006464:	d11e      	bne.n	80064a4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	4413      	add	r3, r2
 8006470:	881b      	ldrh	r3, [r3, #0]
 8006472:	b29b      	uxth	r3, r3
 8006474:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800647c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	441a      	add	r2, r3
 800648a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800648e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006496:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800649a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800649e:	b29b      	uxth	r3, r3
 80064a0:	8013      	strh	r3, [r2, #0]
 80064a2:	e01d      	b.n	80064e0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	4413      	add	r3, r2
 80064ae:	881b      	ldrh	r3, [r3, #0]
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80064b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ba:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	441a      	add	r2, r3
 80064c8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80064cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064dc:	b29b      	uxth	r3, r3
 80064de:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	461a      	mov	r2, r3
 80064ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064f0:	4413      	add	r3, r2
 80064f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	00da      	lsls	r2, r3, #3
 80064fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006502:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	891b      	ldrh	r3, [r3, #8]
 8006508:	085b      	lsrs	r3, r3, #1
 800650a:	b29b      	uxth	r3, r3
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	b29a      	uxth	r2, r3
 8006510:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006512:	801a      	strh	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	677b      	str	r3, [r7, #116]	@ 0x74
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800651e:	b29b      	uxth	r3, r3
 8006520:	461a      	mov	r2, r3
 8006522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006524:	4413      	add	r3, r2
 8006526:	677b      	str	r3, [r7, #116]	@ 0x74
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	00da      	lsls	r2, r3, #3
 800652e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006530:	4413      	add	r3, r2
 8006532:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006536:	673b      	str	r3, [r7, #112]	@ 0x70
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	895b      	ldrh	r3, [r3, #10]
 800653c:	085b      	lsrs	r3, r3, #1
 800653e:	b29b      	uxth	r3, r3
 8006540:	005b      	lsls	r3, r3, #1
 8006542:	b29a      	uxth	r2, r3
 8006544:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006546:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	785b      	ldrb	r3, [r3, #1]
 800654c:	2b00      	cmp	r3, #0
 800654e:	f040 81af 	bne.w	80068b0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	4413      	add	r3, r2
 800655c:	881b      	ldrh	r3, [r3, #0]
 800655e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006562:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d01d      	beq.n	80065aa <USB_ActivateEndpoint+0x53e>
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	b29b      	uxth	r3, r3
 800657c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006584:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	441a      	add	r2, r3
 8006592:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006596:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800659a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800659e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80065a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	4413      	add	r3, r2
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80065ba:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80065be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d01d      	beq.n	8006602 <USB_ActivateEndpoint+0x596>
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4413      	add	r3, r2
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065dc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	441a      	add	r2, r3
 80065ea:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80065ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80065fe:	b29b      	uxth	r3, r3
 8006600:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	785b      	ldrb	r3, [r3, #1]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d16b      	bne.n	80066e2 <USB_ActivateEndpoint+0x676>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006614:	b29b      	uxth	r3, r3
 8006616:	461a      	mov	r2, r3
 8006618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800661a:	4413      	add	r3, r2
 800661c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	00da      	lsls	r2, r3, #3
 8006624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006626:	4413      	add	r3, r2
 8006628:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800662c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800662e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006630:	881b      	ldrh	r3, [r3, #0]
 8006632:	b29b      	uxth	r3, r3
 8006634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006638:	b29a      	uxth	r2, r3
 800663a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800663c:	801a      	strh	r2, [r3, #0]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d10a      	bne.n	800665c <USB_ActivateEndpoint+0x5f0>
 8006646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006648:	881b      	ldrh	r3, [r3, #0]
 800664a:	b29b      	uxth	r3, r3
 800664c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006650:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006654:	b29a      	uxth	r2, r3
 8006656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006658:	801a      	strh	r2, [r3, #0]
 800665a:	e05d      	b.n	8006718 <USB_ActivateEndpoint+0x6ac>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	2b3e      	cmp	r3, #62	@ 0x3e
 8006662:	d81c      	bhi.n	800669e <USB_ActivateEndpoint+0x632>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	085b      	lsrs	r3, r3, #1
 800666a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d004      	beq.n	8006684 <USB_ActivateEndpoint+0x618>
 800667a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800667e:	3301      	adds	r3, #1
 8006680:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	b29a      	uxth	r2, r3
 800668a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800668e:	b29b      	uxth	r3, r3
 8006690:	029b      	lsls	r3, r3, #10
 8006692:	b29b      	uxth	r3, r3
 8006694:	4313      	orrs	r3, r2
 8006696:	b29a      	uxth	r2, r3
 8006698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800669a:	801a      	strh	r2, [r3, #0]
 800669c:	e03c      	b.n	8006718 <USB_ActivateEndpoint+0x6ac>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	095b      	lsrs	r3, r3, #5
 80066a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	f003 031f 	and.w	r3, r3, #31
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d104      	bne.n	80066be <USB_ActivateEndpoint+0x652>
 80066b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066b8:	3b01      	subs	r3, #1
 80066ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066c0:	881b      	ldrh	r3, [r3, #0]
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	029b      	lsls	r3, r3, #10
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	4313      	orrs	r3, r2
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066da:	b29a      	uxth	r2, r3
 80066dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066de:	801a      	strh	r2, [r3, #0]
 80066e0:	e01a      	b.n	8006718 <USB_ActivateEndpoint+0x6ac>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	785b      	ldrb	r3, [r3, #1]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d116      	bne.n	8006718 <USB_ActivateEndpoint+0x6ac>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	461a      	mov	r2, r3
 80066f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066fa:	4413      	add	r3, r2
 80066fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	00da      	lsls	r2, r3, #3
 8006704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006706:	4413      	add	r3, r2
 8006708:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800670c:	653b      	str	r3, [r7, #80]	@ 0x50
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	b29a      	uxth	r2, r3
 8006714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006716:	801a      	strh	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	647b      	str	r3, [r7, #68]	@ 0x44
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	785b      	ldrb	r3, [r3, #1]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d16b      	bne.n	80067fc <USB_ActivateEndpoint+0x790>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800672e:	b29b      	uxth	r3, r3
 8006730:	461a      	mov	r2, r3
 8006732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006734:	4413      	add	r3, r2
 8006736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	00da      	lsls	r2, r3, #3
 800673e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006740:	4413      	add	r3, r2
 8006742:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006746:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674a:	881b      	ldrh	r3, [r3, #0]
 800674c:	b29b      	uxth	r3, r3
 800674e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006752:	b29a      	uxth	r2, r3
 8006754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <USB_ActivateEndpoint+0x70a>
 8006760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006762:	881b      	ldrh	r3, [r3, #0]
 8006764:	b29b      	uxth	r3, r3
 8006766:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800676a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800676e:	b29a      	uxth	r2, r3
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	801a      	strh	r2, [r3, #0]
 8006774:	e05b      	b.n	800682e <USB_ActivateEndpoint+0x7c2>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	2b3e      	cmp	r3, #62	@ 0x3e
 800677c:	d81c      	bhi.n	80067b8 <USB_ActivateEndpoint+0x74c>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	085b      	lsrs	r3, r3, #1
 8006784:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d004      	beq.n	800679e <USB_ActivateEndpoint+0x732>
 8006794:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006798:	3301      	adds	r3, #1
 800679a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800679e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	029b      	lsls	r3, r3, #10
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	4313      	orrs	r3, r2
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b4:	801a      	strh	r2, [r3, #0]
 80067b6:	e03a      	b.n	800682e <USB_ActivateEndpoint+0x7c2>
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	f003 031f 	and.w	r3, r3, #31
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d104      	bne.n	80067d8 <USB_ActivateEndpoint+0x76c>
 80067ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067d2:	3b01      	subs	r3, #1
 80067d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	b29a      	uxth	r2, r3
 80067de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	029b      	lsls	r3, r3, #10
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	4313      	orrs	r3, r2
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f8:	801a      	strh	r2, [r3, #0]
 80067fa:	e018      	b.n	800682e <USB_ActivateEndpoint+0x7c2>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	785b      	ldrb	r3, [r3, #1]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d114      	bne.n	800682e <USB_ActivateEndpoint+0x7c2>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800680a:	b29b      	uxth	r3, r3
 800680c:	461a      	mov	r2, r3
 800680e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006810:	4413      	add	r3, r2
 8006812:	647b      	str	r3, [r7, #68]	@ 0x44
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	00da      	lsls	r2, r3, #3
 800681a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800681c:	4413      	add	r3, r2
 800681e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006822:	643b      	str	r3, [r7, #64]	@ 0x40
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	b29a      	uxth	r2, r3
 800682a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800682c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	881b      	ldrh	r3, [r3, #0]
 800683a:	b29b      	uxth	r3, r3
 800683c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006844:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006846:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006848:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800684c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800684e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006850:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006854:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	441a      	add	r2, r3
 8006860:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800686a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800686e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006872:	b29b      	uxth	r3, r3
 8006874:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29b      	uxth	r3, r3
 8006884:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006888:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800688c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	441a      	add	r2, r3
 8006898:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800689a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800689e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	8013      	strh	r3, [r2, #0]
 80068ae:	e0bc      	b.n	8006a2a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	881b      	ldrh	r3, [r3, #0]
 80068bc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80068c0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80068c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d01d      	beq.n	8006908 <USB_ActivateEndpoint+0x89c>
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	4413      	add	r3, r2
 80068d6:	881b      	ldrh	r3, [r3, #0]
 80068d8:	b29b      	uxth	r3, r3
 80068da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	441a      	add	r2, r3
 80068f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80068f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006904:	b29b      	uxth	r3, r3
 8006906:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	881b      	ldrh	r3, [r3, #0]
 8006914:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8006918:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800691c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01d      	beq.n	8006960 <USB_ActivateEndpoint+0x8f4>
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	781b      	ldrb	r3, [r3, #0]
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	881b      	ldrh	r3, [r3, #0]
 8006930:	b29b      	uxth	r3, r3
 8006932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800693a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	441a      	add	r2, r3
 8006948:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800694c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006950:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006954:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006958:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800695c:	b29b      	uxth	r3, r3
 800695e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	78db      	ldrb	r3, [r3, #3]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d024      	beq.n	80069b2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	4413      	add	r3, r2
 8006972:	881b      	ldrh	r3, [r3, #0]
 8006974:	b29b      	uxth	r3, r3
 8006976:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800697a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800697e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006982:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006986:	f083 0320 	eor.w	r3, r3, #32
 800698a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	441a      	add	r2, r3
 8006998:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800699c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	8013      	strh	r3, [r2, #0]
 80069b0:	e01d      	b.n	80069ee <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	4413      	add	r3, r2
 80069bc:	881b      	ldrh	r3, [r3, #0]
 80069be:	b29b      	uxth	r3, r3
 80069c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069c8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	441a      	add	r2, r3
 80069d6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80069da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	881b      	ldrh	r3, [r3, #0]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a04:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	441a      	add	r2, r3
 8006a12:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006a16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006a2a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	379c      	adds	r7, #156	@ 0x9c
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop

08006a3c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b08d      	sub	sp, #52	@ 0x34
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	7b1b      	ldrb	r3, [r3, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f040 808e 	bne.w	8006b6c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	785b      	ldrb	r3, [r3, #1]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d044      	beq.n	8006ae2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	4413      	add	r3, r2
 8006a62:	881b      	ldrh	r3, [r3, #0]
 8006a64:	81bb      	strh	r3, [r7, #12]
 8006a66:	89bb      	ldrh	r3, [r7, #12]
 8006a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d01b      	beq.n	8006aa8 <USB_DeactivateEndpoint+0x6c>
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	881b      	ldrh	r3, [r3, #0]
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a86:	817b      	strh	r3, [r7, #10]
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	441a      	add	r2, r3
 8006a92:	897b      	ldrh	r3, [r7, #10]
 8006a94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aa0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	4413      	add	r3, r2
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006abe:	813b      	strh	r3, [r7, #8]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	441a      	add	r2, r3
 8006aca:	893b      	ldrh	r3, [r7, #8]
 8006acc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ad0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ad4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	8013      	strh	r3, [r2, #0]
 8006ae0:	e192      	b.n	8006e08 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4413      	add	r3, r2
 8006aec:	881b      	ldrh	r3, [r3, #0]
 8006aee:	827b      	strh	r3, [r7, #18]
 8006af0:	8a7b      	ldrh	r3, [r7, #18]
 8006af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d01b      	beq.n	8006b32 <USB_DeactivateEndpoint+0xf6>
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4413      	add	r3, r2
 8006b04:	881b      	ldrh	r3, [r3, #0]
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b10:	823b      	strh	r3, [r7, #16]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	441a      	add	r2, r3
 8006b1c:	8a3b      	ldrh	r3, [r7, #16]
 8006b1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4413      	add	r3, r2
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b48:	81fb      	strh	r3, [r7, #14]
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	441a      	add	r2, r3
 8006b54:	89fb      	ldrh	r3, [r7, #14]
 8006b56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	8013      	strh	r3, [r2, #0]
 8006b6a:	e14d      	b.n	8006e08 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	785b      	ldrb	r3, [r3, #1]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f040 80a5 	bne.w	8006cc0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	881b      	ldrh	r3, [r3, #0]
 8006b82:	843b      	strh	r3, [r7, #32]
 8006b84:	8c3b      	ldrh	r3, [r7, #32]
 8006b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d01b      	beq.n	8006bc6 <USB_DeactivateEndpoint+0x18a>
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ba4:	83fb      	strh	r3, [r7, #30]
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	441a      	add	r2, r3
 8006bb0:	8bfb      	ldrh	r3, [r7, #30]
 8006bb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	881b      	ldrh	r3, [r3, #0]
 8006bd2:	83bb      	strh	r3, [r7, #28]
 8006bd4:	8bbb      	ldrh	r3, [r7, #28]
 8006bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d01b      	beq.n	8006c16 <USB_DeactivateEndpoint+0x1da>
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4413      	add	r3, r2
 8006be8:	881b      	ldrh	r3, [r3, #0]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bf4:	837b      	strh	r3, [r7, #26]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	441a      	add	r2, r3
 8006c00:	8b7b      	ldrh	r3, [r7, #26]
 8006c02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c0e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c2c:	833b      	strh	r3, [r7, #24]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	441a      	add	r2, r3
 8006c38:	8b3b      	ldrh	r3, [r7, #24]
 8006c3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c46:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c64:	82fb      	strh	r3, [r7, #22]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	441a      	add	r2, r3
 8006c70:	8afb      	ldrh	r3, [r7, #22]
 8006c72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	4413      	add	r3, r2
 8006c90:	881b      	ldrh	r3, [r3, #0]
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c9c:	82bb      	strh	r3, [r7, #20]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	441a      	add	r2, r3
 8006ca8:	8abb      	ldrh	r3, [r7, #20]
 8006caa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	8013      	strh	r3, [r2, #0]
 8006cbe:	e0a3      	b.n	8006e08 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	4413      	add	r3, r2
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006cce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d01b      	beq.n	8006d10 <USB_DeactivateEndpoint+0x2d4>
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	4413      	add	r3, r2
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cee:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	441a      	add	r2, r3
 8006cfa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006cfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	881b      	ldrh	r3, [r3, #0]
 8006d1c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006d1e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d01b      	beq.n	8006d60 <USB_DeactivateEndpoint+0x324>
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d3e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	441a      	add	r2, r3
 8006d4a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	4413      	add	r3, r2
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d76:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	441a      	add	r2, r3
 8006d82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006d84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	881b      	ldrh	r3, [r3, #0]
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006daa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	441a      	add	r2, r3
 8006dba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	4413      	add	r3, r2
 8006dda:	881b      	ldrh	r3, [r3, #0]
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	441a      	add	r2, r3
 8006df2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3734      	adds	r7, #52	@ 0x34
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b0ac      	sub	sp, #176	@ 0xb0
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
 8006e1e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	785b      	ldrb	r3, [r3, #1]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	f040 84ca 	bne.w	80077be <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	699a      	ldr	r2, [r3, #24]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d904      	bls.n	8006e40 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e3e:	e003      	b.n	8006e48 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	7b1b      	ldrb	r3, [r3, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d122      	bne.n	8006e96 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	6959      	ldr	r1, [r3, #20]
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	88da      	ldrh	r2, [r3, #6]
 8006e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 febd 	bl	8007bde <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	613b      	str	r3, [r7, #16]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	461a      	mov	r2, r3
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	4413      	add	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	00da      	lsls	r2, r3, #3
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	4413      	add	r3, r2
 8006e82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	801a      	strh	r2, [r3, #0]
 8006e92:	f000 bc6f 	b.w	8007774 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	78db      	ldrb	r3, [r3, #3]
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	f040 831e 	bne.w	80074dc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	6a1a      	ldr	r2, [r3, #32]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	f240 82cf 	bls.w	800744c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4413      	add	r3, r2
 8006eb8:	881b      	ldrh	r3, [r3, #0]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ec4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	441a      	add	r2, r3
 8006ed2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ede:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	6a1a      	ldr	r2, [r3, #32]
 8006eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ef2:	1ad2      	subs	r2, r2, r3
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	4413      	add	r3, r2
 8006f02:	881b      	ldrh	r3, [r3, #0]
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f000 814f 	beq.w	80071ae <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	785b      	ldrb	r3, [r3, #1]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d16b      	bne.n	8006ff4 <USB_EPStartXfer+0x1de>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2c:	4413      	add	r3, r2
 8006f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	00da      	lsls	r2, r3, #3
 8006f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f38:	4413      	add	r3, r2
 8006f3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f42:	881b      	ldrh	r3, [r3, #0]
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4e:	801a      	strh	r2, [r3, #0]
 8006f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10a      	bne.n	8006f6e <USB_EPStartXfer+0x158>
 8006f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5a:	881b      	ldrh	r3, [r3, #0]
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6a:	801a      	strh	r2, [r3, #0]
 8006f6c:	e05b      	b.n	8007026 <USB_EPStartXfer+0x210>
 8006f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f72:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f74:	d81c      	bhi.n	8006fb0 <USB_EPStartXfer+0x19a>
 8006f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f7a:	085b      	lsrs	r3, r3, #1
 8006f7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d004      	beq.n	8006f96 <USB_EPStartXfer+0x180>
 8006f8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f90:	3301      	adds	r3, #1
 8006f92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	029b      	lsls	r3, r3, #10
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	801a      	strh	r2, [r3, #0]
 8006fae:	e03a      	b.n	8007026 <USB_EPStartXfer+0x210>
 8006fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fb4:	095b      	lsrs	r3, r3, #5
 8006fb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fbe:	f003 031f 	and.w	r3, r3, #31
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d104      	bne.n	8006fd0 <USB_EPStartXfer+0x1ba>
 8006fc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd2:	881b      	ldrh	r3, [r3, #0]
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	029b      	lsls	r3, r3, #10
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff0:	801a      	strh	r2, [r3, #0]
 8006ff2:	e018      	b.n	8007026 <USB_EPStartXfer+0x210>
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	785b      	ldrb	r3, [r3, #1]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d114      	bne.n	8007026 <USB_EPStartXfer+0x210>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007008:	4413      	add	r3, r2
 800700a:	633b      	str	r3, [r7, #48]	@ 0x30
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	00da      	lsls	r2, r3, #3
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	4413      	add	r3, r2
 8007016:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800701a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800701c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007020:	b29a      	uxth	r2, r3
 8007022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007024:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	895b      	ldrh	r3, [r3, #10]
 800702a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	6959      	ldr	r1, [r3, #20]
 8007032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007036:	b29b      	uxth	r3, r3
 8007038:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fdce 	bl	8007bde <USB_WritePMA>
            ep->xfer_buff += len;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	695a      	ldr	r2, [r3, #20]
 8007046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800704a:	441a      	add	r2, r3
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	6a1a      	ldr	r2, [r3, #32]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	429a      	cmp	r2, r3
 800705a:	d907      	bls.n	800706c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	6a1a      	ldr	r2, [r3, #32]
 8007060:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007064:	1ad2      	subs	r2, r2, r3
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	621a      	str	r2, [r3, #32]
 800706a:	e006      	b.n	800707a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	6a1b      	ldr	r3, [r3, #32]
 8007070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2200      	movs	r2, #0
 8007078:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	785b      	ldrb	r3, [r3, #1]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d16b      	bne.n	800715a <USB_EPStartXfer+0x344>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	61bb      	str	r3, [r7, #24]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800708c:	b29b      	uxth	r3, r3
 800708e:	461a      	mov	r2, r3
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	4413      	add	r3, r2
 8007094:	61bb      	str	r3, [r7, #24]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	00da      	lsls	r2, r3, #3
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	4413      	add	r3, r2
 80070a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80070a4:	617b      	str	r3, [r7, #20]
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	801a      	strh	r2, [r3, #0]
 80070b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10a      	bne.n	80070d4 <USB_EPStartXfer+0x2be>
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	801a      	strh	r2, [r3, #0]
 80070d2:	e05d      	b.n	8007190 <USB_EPStartXfer+0x37a>
 80070d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80070da:	d81c      	bhi.n	8007116 <USB_EPStartXfer+0x300>
 80070dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070e0:	085b      	lsrs	r3, r3, #1
 80070e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80070e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d004      	beq.n	80070fc <USB_EPStartXfer+0x2e6>
 80070f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80070f6:	3301      	adds	r3, #1
 80070f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	881b      	ldrh	r3, [r3, #0]
 8007100:	b29a      	uxth	r2, r3
 8007102:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007106:	b29b      	uxth	r3, r3
 8007108:	029b      	lsls	r3, r3, #10
 800710a:	b29b      	uxth	r3, r3
 800710c:	4313      	orrs	r3, r2
 800710e:	b29a      	uxth	r2, r3
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	801a      	strh	r2, [r3, #0]
 8007114:	e03c      	b.n	8007190 <USB_EPStartXfer+0x37a>
 8007116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007120:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007124:	f003 031f 	and.w	r3, r3, #31
 8007128:	2b00      	cmp	r3, #0
 800712a:	d104      	bne.n	8007136 <USB_EPStartXfer+0x320>
 800712c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007130:	3b01      	subs	r3, #1
 8007132:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	881b      	ldrh	r3, [r3, #0]
 800713a:	b29a      	uxth	r2, r3
 800713c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007140:	b29b      	uxth	r3, r3
 8007142:	029b      	lsls	r3, r3, #10
 8007144:	b29b      	uxth	r3, r3
 8007146:	4313      	orrs	r3, r2
 8007148:	b29b      	uxth	r3, r3
 800714a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800714e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007152:	b29a      	uxth	r2, r3
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	801a      	strh	r2, [r3, #0]
 8007158:	e01a      	b.n	8007190 <USB_EPStartXfer+0x37a>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	785b      	ldrb	r3, [r3, #1]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d116      	bne.n	8007190 <USB_EPStartXfer+0x37a>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	623b      	str	r3, [r7, #32]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800716c:	b29b      	uxth	r3, r3
 800716e:	461a      	mov	r2, r3
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	4413      	add	r3, r2
 8007174:	623b      	str	r3, [r7, #32]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	00da      	lsls	r2, r3, #3
 800717c:	6a3b      	ldr	r3, [r7, #32]
 800717e:	4413      	add	r3, r2
 8007180:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007184:	61fb      	str	r3, [r7, #28]
 8007186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800718a:	b29a      	uxth	r2, r3
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	891b      	ldrh	r3, [r3, #8]
 8007194:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	6959      	ldr	r1, [r3, #20]
 800719c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fd19 	bl	8007bde <USB_WritePMA>
 80071ac:	e2e2      	b.n	8007774 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d16b      	bne.n	800728e <USB_EPStartXfer+0x478>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	461a      	mov	r2, r3
 80071c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071c6:	4413      	add	r3, r2
 80071c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	00da      	lsls	r2, r3, #3
 80071d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071d2:	4413      	add	r3, r2
 80071d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80071d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80071da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071dc:	881b      	ldrh	r3, [r3, #0]
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071e8:	801a      	strh	r2, [r3, #0]
 80071ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10a      	bne.n	8007208 <USB_EPStartXfer+0x3f2>
 80071f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071f4:	881b      	ldrh	r3, [r3, #0]
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007200:	b29a      	uxth	r2, r3
 8007202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007204:	801a      	strh	r2, [r3, #0]
 8007206:	e05d      	b.n	80072c4 <USB_EPStartXfer+0x4ae>
 8007208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800720c:	2b3e      	cmp	r3, #62	@ 0x3e
 800720e:	d81c      	bhi.n	800724a <USB_EPStartXfer+0x434>
 8007210:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007214:	085b      	lsrs	r3, r3, #1
 8007216:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800721a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b00      	cmp	r3, #0
 8007224:	d004      	beq.n	8007230 <USB_EPStartXfer+0x41a>
 8007226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800722a:	3301      	adds	r3, #1
 800722c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007232:	881b      	ldrh	r3, [r3, #0]
 8007234:	b29a      	uxth	r2, r3
 8007236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800723a:	b29b      	uxth	r3, r3
 800723c:	029b      	lsls	r3, r3, #10
 800723e:	b29b      	uxth	r3, r3
 8007240:	4313      	orrs	r3, r2
 8007242:	b29a      	uxth	r2, r3
 8007244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007246:	801a      	strh	r2, [r3, #0]
 8007248:	e03c      	b.n	80072c4 <USB_EPStartXfer+0x4ae>
 800724a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007254:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007258:	f003 031f 	and.w	r3, r3, #31
 800725c:	2b00      	cmp	r3, #0
 800725e:	d104      	bne.n	800726a <USB_EPStartXfer+0x454>
 8007260:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007264:	3b01      	subs	r3, #1
 8007266:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800726a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800726c:	881b      	ldrh	r3, [r3, #0]
 800726e:	b29a      	uxth	r2, r3
 8007270:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007274:	b29b      	uxth	r3, r3
 8007276:	029b      	lsls	r3, r3, #10
 8007278:	b29b      	uxth	r3, r3
 800727a:	4313      	orrs	r3, r2
 800727c:	b29b      	uxth	r3, r3
 800727e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007282:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007286:	b29a      	uxth	r2, r3
 8007288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800728a:	801a      	strh	r2, [r3, #0]
 800728c:	e01a      	b.n	80072c4 <USB_EPStartXfer+0x4ae>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	785b      	ldrb	r3, [r3, #1]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d116      	bne.n	80072c4 <USB_EPStartXfer+0x4ae>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	653b      	str	r3, [r7, #80]	@ 0x50
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	461a      	mov	r2, r3
 80072a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072a6:	4413      	add	r3, r2
 80072a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	00da      	lsls	r2, r3, #3
 80072b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072b2:	4413      	add	r3, r2
 80072b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072be:	b29a      	uxth	r2, r3
 80072c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072c2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	891b      	ldrh	r3, [r3, #8]
 80072c8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	6959      	ldr	r1, [r3, #20]
 80072d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 fc7f 	bl	8007bde <USB_WritePMA>
            ep->xfer_buff += len;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	695a      	ldr	r2, [r3, #20]
 80072e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072e8:	441a      	add	r2, r3
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	6a1a      	ldr	r2, [r3, #32]
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d907      	bls.n	800730a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	6a1a      	ldr	r2, [r3, #32]
 80072fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007302:	1ad2      	subs	r2, r2, r3
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	621a      	str	r2, [r3, #32]
 8007308:	e006      	b.n	8007318 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	2200      	movs	r2, #0
 8007316:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	643b      	str	r3, [r7, #64]	@ 0x40
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	785b      	ldrb	r3, [r3, #1]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d16b      	bne.n	80073fc <USB_EPStartXfer+0x5e6>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800732e:	b29b      	uxth	r3, r3
 8007330:	461a      	mov	r2, r3
 8007332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007334:	4413      	add	r3, r2
 8007336:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	00da      	lsls	r2, r3, #3
 800733e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007340:	4413      	add	r3, r2
 8007342:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007346:	637b      	str	r3, [r7, #52]	@ 0x34
 8007348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	b29b      	uxth	r3, r3
 800734e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007352:	b29a      	uxth	r2, r3
 8007354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007356:	801a      	strh	r2, [r3, #0]
 8007358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10a      	bne.n	8007376 <USB_EPStartXfer+0x560>
 8007360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007362:	881b      	ldrh	r3, [r3, #0]
 8007364:	b29b      	uxth	r3, r3
 8007366:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800736a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800736e:	b29a      	uxth	r2, r3
 8007370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007372:	801a      	strh	r2, [r3, #0]
 8007374:	e05b      	b.n	800742e <USB_EPStartXfer+0x618>
 8007376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800737a:	2b3e      	cmp	r3, #62	@ 0x3e
 800737c:	d81c      	bhi.n	80073b8 <USB_EPStartXfer+0x5a2>
 800737e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007382:	085b      	lsrs	r3, r3, #1
 8007384:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007388:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800738c:	f003 0301 	and.w	r3, r3, #1
 8007390:	2b00      	cmp	r3, #0
 8007392:	d004      	beq.n	800739e <USB_EPStartXfer+0x588>
 8007394:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007398:	3301      	adds	r3, #1
 800739a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800739e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a0:	881b      	ldrh	r3, [r3, #0]
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	029b      	lsls	r3, r3, #10
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	4313      	orrs	r3, r2
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b4:	801a      	strh	r2, [r3, #0]
 80073b6:	e03a      	b.n	800742e <USB_EPStartXfer+0x618>
 80073b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073bc:	095b      	lsrs	r3, r3, #5
 80073be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80073c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073c6:	f003 031f 	and.w	r3, r3, #31
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d104      	bne.n	80073d8 <USB_EPStartXfer+0x5c2>
 80073ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073d2:	3b01      	subs	r3, #1
 80073d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80073d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073da:	881b      	ldrh	r3, [r3, #0]
 80073dc:	b29a      	uxth	r2, r3
 80073de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	029b      	lsls	r3, r3, #10
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	4313      	orrs	r3, r2
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f8:	801a      	strh	r2, [r3, #0]
 80073fa:	e018      	b.n	800742e <USB_EPStartXfer+0x618>
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d114      	bne.n	800742e <USB_EPStartXfer+0x618>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800740a:	b29b      	uxth	r3, r3
 800740c:	461a      	mov	r2, r3
 800740e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007410:	4413      	add	r3, r2
 8007412:	643b      	str	r3, [r7, #64]	@ 0x40
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	00da      	lsls	r2, r3, #3
 800741a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800741c:	4413      	add	r3, r2
 800741e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007422:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007424:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007428:	b29a      	uxth	r2, r3
 800742a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800742c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	895b      	ldrh	r3, [r3, #10]
 8007432:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	6959      	ldr	r1, [r3, #20]
 800743a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800743e:	b29b      	uxth	r3, r3
 8007440:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 fbca 	bl	8007bde <USB_WritePMA>
 800744a:	e193      	b.n	8007774 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	6a1b      	ldr	r3, [r3, #32]
 8007450:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	881b      	ldrh	r3, [r3, #0]
 8007460:	b29b      	uxth	r3, r3
 8007462:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800746a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	441a      	add	r2, r3
 8007478:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800747c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007480:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800748c:	b29b      	uxth	r3, r3
 800748e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800749a:	b29b      	uxth	r3, r3
 800749c:	461a      	mov	r2, r3
 800749e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074a0:	4413      	add	r3, r2
 80074a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	00da      	lsls	r2, r3, #3
 80074aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074ac:	4413      	add	r3, r2
 80074ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80074b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074bc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	891b      	ldrh	r3, [r3, #8]
 80074c2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6959      	ldr	r1, [r3, #20]
 80074ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 fb82 	bl	8007bde <USB_WritePMA>
 80074da:	e14b      	b.n	8007774 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	6a1a      	ldr	r2, [r3, #32]
 80074e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074e4:	1ad2      	subs	r2, r2, r3
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4413      	add	r3, r2
 80074f4:	881b      	ldrh	r3, [r3, #0]
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 809a 	beq.w	8007636 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	673b      	str	r3, [r7, #112]	@ 0x70
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	785b      	ldrb	r3, [r3, #1]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d16b      	bne.n	80075e6 <USB_EPStartXfer+0x7d0>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007518:	b29b      	uxth	r3, r3
 800751a:	461a      	mov	r2, r3
 800751c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800751e:	4413      	add	r3, r2
 8007520:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	00da      	lsls	r2, r3, #3
 8007528:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800752a:	4413      	add	r3, r2
 800752c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007530:	667b      	str	r3, [r7, #100]	@ 0x64
 8007532:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	b29b      	uxth	r3, r3
 8007538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800753c:	b29a      	uxth	r2, r3
 800753e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007540:	801a      	strh	r2, [r3, #0]
 8007542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10a      	bne.n	8007560 <USB_EPStartXfer+0x74a>
 800754a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	b29b      	uxth	r3, r3
 8007550:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007554:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007558:	b29a      	uxth	r2, r3
 800755a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800755c:	801a      	strh	r2, [r3, #0]
 800755e:	e05b      	b.n	8007618 <USB_EPStartXfer+0x802>
 8007560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007564:	2b3e      	cmp	r3, #62	@ 0x3e
 8007566:	d81c      	bhi.n	80075a2 <USB_EPStartXfer+0x78c>
 8007568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800756c:	085b      	lsrs	r3, r3, #1
 800756e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b00      	cmp	r3, #0
 800757c:	d004      	beq.n	8007588 <USB_EPStartXfer+0x772>
 800757e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007582:	3301      	adds	r3, #1
 8007584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	b29a      	uxth	r2, r3
 800758e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007592:	b29b      	uxth	r3, r3
 8007594:	029b      	lsls	r3, r3, #10
 8007596:	b29b      	uxth	r3, r3
 8007598:	4313      	orrs	r3, r2
 800759a:	b29a      	uxth	r2, r3
 800759c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800759e:	801a      	strh	r2, [r3, #0]
 80075a0:	e03a      	b.n	8007618 <USB_EPStartXfer+0x802>
 80075a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a6:	095b      	lsrs	r3, r3, #5
 80075a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075b0:	f003 031f 	and.w	r3, r3, #31
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d104      	bne.n	80075c2 <USB_EPStartXfer+0x7ac>
 80075b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075bc:	3b01      	subs	r3, #1
 80075be:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075c4:	881b      	ldrh	r3, [r3, #0]
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	029b      	lsls	r3, r3, #10
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	4313      	orrs	r3, r2
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075de:	b29a      	uxth	r2, r3
 80075e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075e2:	801a      	strh	r2, [r3, #0]
 80075e4:	e018      	b.n	8007618 <USB_EPStartXfer+0x802>
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	785b      	ldrb	r3, [r3, #1]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d114      	bne.n	8007618 <USB_EPStartXfer+0x802>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	461a      	mov	r2, r3
 80075f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075fa:	4413      	add	r3, r2
 80075fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	00da      	lsls	r2, r3, #3
 8007604:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007606:	4413      	add	r3, r2
 8007608:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800760c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800760e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007612:	b29a      	uxth	r2, r3
 8007614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007616:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	895b      	ldrh	r3, [r3, #10]
 800761c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	6959      	ldr	r1, [r3, #20]
 8007624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007628:	b29b      	uxth	r3, r3
 800762a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 fad5 	bl	8007bde <USB_WritePMA>
 8007634:	e09e      	b.n	8007774 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	785b      	ldrb	r3, [r3, #1]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d16b      	bne.n	8007716 <USB_EPStartXfer+0x900>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007648:	b29b      	uxth	r3, r3
 800764a:	461a      	mov	r2, r3
 800764c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800764e:	4413      	add	r3, r2
 8007650:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	00da      	lsls	r2, r3, #3
 8007658:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800765a:	4413      	add	r3, r2
 800765c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007660:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007662:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007664:	881b      	ldrh	r3, [r3, #0]
 8007666:	b29b      	uxth	r3, r3
 8007668:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800766c:	b29a      	uxth	r2, r3
 800766e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007670:	801a      	strh	r2, [r3, #0]
 8007672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10a      	bne.n	8007690 <USB_EPStartXfer+0x87a>
 800767a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800767c:	881b      	ldrh	r3, [r3, #0]
 800767e:	b29b      	uxth	r3, r3
 8007680:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007684:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007688:	b29a      	uxth	r2, r3
 800768a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800768c:	801a      	strh	r2, [r3, #0]
 800768e:	e063      	b.n	8007758 <USB_EPStartXfer+0x942>
 8007690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007694:	2b3e      	cmp	r3, #62	@ 0x3e
 8007696:	d81c      	bhi.n	80076d2 <USB_EPStartXfer+0x8bc>
 8007698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800769c:	085b      	lsrs	r3, r3, #1
 800769e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d004      	beq.n	80076b8 <USB_EPStartXfer+0x8a2>
 80076ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80076b2:	3301      	adds	r3, #1
 80076b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076ba:	881b      	ldrh	r3, [r3, #0]
 80076bc:	b29a      	uxth	r2, r3
 80076be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	029b      	lsls	r3, r3, #10
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	4313      	orrs	r3, r2
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076ce:	801a      	strh	r2, [r3, #0]
 80076d0:	e042      	b.n	8007758 <USB_EPStartXfer+0x942>
 80076d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076d6:	095b      	lsrs	r3, r3, #5
 80076d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076e0:	f003 031f 	and.w	r3, r3, #31
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d104      	bne.n	80076f2 <USB_EPStartXfer+0x8dc>
 80076e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80076ec:	3b01      	subs	r3, #1
 80076ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076f4:	881b      	ldrh	r3, [r3, #0]
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	029b      	lsls	r3, r3, #10
 8007700:	b29b      	uxth	r3, r3
 8007702:	4313      	orrs	r3, r2
 8007704:	b29b      	uxth	r3, r3
 8007706:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800770a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800770e:	b29a      	uxth	r2, r3
 8007710:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007712:	801a      	strh	r2, [r3, #0]
 8007714:	e020      	b.n	8007758 <USB_EPStartXfer+0x942>
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	785b      	ldrb	r3, [r3, #1]
 800771a:	2b01      	cmp	r3, #1
 800771c:	d11c      	bne.n	8007758 <USB_EPStartXfer+0x942>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800772a:	b29b      	uxth	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007732:	4413      	add	r3, r2
 8007734:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	00da      	lsls	r2, r3, #3
 800773e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007742:	4413      	add	r3, r2
 8007744:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007748:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800774c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007750:	b29a      	uxth	r2, r3
 8007752:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007756:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	891b      	ldrh	r3, [r3, #8]
 800775c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	6959      	ldr	r1, [r3, #20]
 8007764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007768:	b29b      	uxth	r3, r3
 800776a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 fa35 	bl	8007bde <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	881b      	ldrh	r3, [r3, #0]
 8007780:	b29b      	uxth	r3, r3
 8007782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007786:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800778a:	817b      	strh	r3, [r7, #10]
 800778c:	897b      	ldrh	r3, [r7, #10]
 800778e:	f083 0310 	eor.w	r3, r3, #16
 8007792:	817b      	strh	r3, [r7, #10]
 8007794:	897b      	ldrh	r3, [r7, #10]
 8007796:	f083 0320 	eor.w	r3, r3, #32
 800779a:	817b      	strh	r3, [r7, #10]
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	441a      	add	r2, r3
 80077a6:	897b      	ldrh	r3, [r7, #10]
 80077a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	8013      	strh	r3, [r2, #0]
 80077bc:	e0d5      	b.n	800796a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	7b1b      	ldrb	r3, [r3, #12]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d156      	bne.n	8007874 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d122      	bne.n	8007814 <USB_EPStartXfer+0x9fe>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	78db      	ldrb	r3, [r3, #3]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d11e      	bne.n	8007814 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	881b      	ldrh	r3, [r3, #0]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ec:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	441a      	add	r2, r3
 80077fa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80077fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007802:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007806:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800780a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800780e:	b29b      	uxth	r3, r3
 8007810:	8013      	strh	r3, [r2, #0]
 8007812:	e01d      	b.n	8007850 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	881b      	ldrh	r3, [r3, #0]
 8007820:	b29b      	uxth	r3, r3
 8007822:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800782a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	441a      	add	r2, r3
 8007838:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800783c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007840:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800784c:	b29b      	uxth	r3, r3
 800784e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	699a      	ldr	r2, [r3, #24]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	429a      	cmp	r2, r3
 800785a:	d907      	bls.n	800786c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	699a      	ldr	r2, [r3, #24]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	1ad2      	subs	r2, r2, r3
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	619a      	str	r2, [r3, #24]
 800786a:	e054      	b.n	8007916 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	2200      	movs	r2, #0
 8007870:	619a      	str	r2, [r3, #24]
 8007872:	e050      	b.n	8007916 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	78db      	ldrb	r3, [r3, #3]
 8007878:	2b02      	cmp	r3, #2
 800787a:	d142      	bne.n	8007902 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	69db      	ldr	r3, [r3, #28]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d048      	beq.n	8007916 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	4413      	add	r3, r2
 800788e:	881b      	ldrh	r3, [r3, #0]
 8007890:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007894:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800789c:	2b00      	cmp	r3, #0
 800789e:	d005      	beq.n	80078ac <USB_EPStartXfer+0xa96>
 80078a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80078a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10b      	bne.n	80078c4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80078ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80078b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d12e      	bne.n	8007916 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80078b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80078bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d128      	bne.n	8007916 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	881b      	ldrh	r3, [r3, #0]
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078da:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	441a      	add	r2, r3
 80078e8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80078ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	8013      	strh	r3, [r2, #0]
 8007900:	e009      	b.n	8007916 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	78db      	ldrb	r3, [r3, #3]
 8007906:	2b01      	cmp	r3, #1
 8007908:	d103      	bne.n	8007912 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	2200      	movs	r2, #0
 800790e:	619a      	str	r2, [r3, #24]
 8007910:	e001      	b.n	8007916 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e02a      	b.n	800796c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	b29b      	uxth	r3, r3
 8007924:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007928:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800792c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007930:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007934:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007938:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800793c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007940:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007944:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	441a      	add	r2, r3
 8007952:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800795a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800795e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007966:	b29b      	uxth	r3, r3
 8007968:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	37b0      	adds	r7, #176	@ 0xb0
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	785b      	ldrb	r3, [r3, #1]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d020      	beq.n	80079c8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	b29b      	uxth	r3, r3
 8007994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007998:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800799c:	81bb      	strh	r3, [r7, #12]
 800799e:	89bb      	ldrh	r3, [r7, #12]
 80079a0:	f083 0310 	eor.w	r3, r3, #16
 80079a4:	81bb      	strh	r3, [r7, #12]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	441a      	add	r2, r3
 80079b0:	89bb      	ldrh	r3, [r7, #12]
 80079b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	8013      	strh	r3, [r2, #0]
 80079c6:	e01f      	b.n	8007a08 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079de:	81fb      	strh	r3, [r7, #14]
 80079e0:	89fb      	ldrh	r3, [r7, #14]
 80079e2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80079e6:	81fb      	strh	r3, [r7, #14]
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	441a      	add	r2, r3
 80079f2:	89fb      	ldrh	r3, [r7, #14]
 80079f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007a08:	2300      	movs	r3, #0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3714      	adds	r7, #20
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b087      	sub	sp, #28
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	785b      	ldrb	r3, [r3, #1]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d04c      	beq.n	8007ac2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4413      	add	r3, r2
 8007a32:	881b      	ldrh	r3, [r3, #0]
 8007a34:	823b      	strh	r3, [r7, #16]
 8007a36:	8a3b      	ldrh	r3, [r7, #16]
 8007a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d01b      	beq.n	8007a78 <USB_EPClearStall+0x62>
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	881b      	ldrh	r3, [r3, #0]
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a56:	81fb      	strh	r3, [r7, #14]
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	441a      	add	r2, r3
 8007a62:	89fb      	ldrh	r3, [r7, #14]
 8007a64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	78db      	ldrb	r3, [r3, #3]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d06c      	beq.n	8007b5a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a96:	81bb      	strh	r3, [r7, #12]
 8007a98:	89bb      	ldrh	r3, [r7, #12]
 8007a9a:	f083 0320 	eor.w	r3, r3, #32
 8007a9e:	81bb      	strh	r3, [r7, #12]
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	441a      	add	r2, r3
 8007aaa:	89bb      	ldrh	r3, [r7, #12]
 8007aac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	8013      	strh	r3, [r2, #0]
 8007ac0:	e04b      	b.n	8007b5a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	881b      	ldrh	r3, [r3, #0]
 8007ace:	82fb      	strh	r3, [r7, #22]
 8007ad0:	8afb      	ldrh	r3, [r7, #22]
 8007ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d01b      	beq.n	8007b12 <USB_EPClearStall+0xfc>
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	4413      	add	r3, r2
 8007ae4:	881b      	ldrh	r3, [r3, #0]
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007af0:	82bb      	strh	r3, [r7, #20]
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	441a      	add	r2, r3
 8007afc:	8abb      	ldrh	r3, [r7, #20]
 8007afe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	4413      	add	r3, r2
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b28:	827b      	strh	r3, [r7, #18]
 8007b2a:	8a7b      	ldrh	r3, [r7, #18]
 8007b2c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007b30:	827b      	strh	r3, [r7, #18]
 8007b32:	8a7b      	ldrh	r3, [r7, #18]
 8007b34:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007b38:	827b      	strh	r3, [r7, #18]
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	441a      	add	r2, r3
 8007b44:	8a7b      	ldrh	r3, [r7, #18]
 8007b46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	371c      	adds	r7, #28
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	460b      	mov	r3, r1
 8007b72:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007b74:	78fb      	ldrb	r3, [r7, #3]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d103      	bne.n	8007b82 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2280      	movs	r2, #128	@ 0x80
 8007b7e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ba4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b085      	sub	sp, #20
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3714      	adds	r7, #20
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr

08007bde <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007bde:	b480      	push	{r7}
 8007be0:	b08b      	sub	sp, #44	@ 0x2c
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	60f8      	str	r0, [r7, #12]
 8007be6:	60b9      	str	r1, [r7, #8]
 8007be8:	4611      	mov	r1, r2
 8007bea:	461a      	mov	r2, r3
 8007bec:	460b      	mov	r3, r1
 8007bee:	80fb      	strh	r3, [r7, #6]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007bf4:	88bb      	ldrh	r3, [r7, #4]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	085b      	lsrs	r3, r3, #1
 8007bfa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007c04:	88fa      	ldrh	r2, [r7, #6]
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	4413      	add	r3, r2
 8007c0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c0e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c14:	e01c      	b.n	8007c50 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	3301      	adds	r3, #1
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	b21b      	sxth	r3, r3
 8007c24:	021b      	lsls	r3, r3, #8
 8007c26:	b21a      	sxth	r2, r3
 8007c28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	b21b      	sxth	r3, r3
 8007c30:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	8a7a      	ldrh	r2, [r7, #18]
 8007c36:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007c38:	6a3b      	ldr	r3, [r7, #32]
 8007c3a:	3302      	adds	r3, #2
 8007c3c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	3301      	adds	r3, #1
 8007c42:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	3301      	adds	r3, #1
 8007c48:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1df      	bne.n	8007c16 <USB_WritePMA+0x38>
  }
}
 8007c56:	bf00      	nop
 8007c58:	bf00      	nop
 8007c5a:	372c      	adds	r7, #44	@ 0x2c
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b08b      	sub	sp, #44	@ 0x2c
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	4611      	mov	r1, r2
 8007c70:	461a      	mov	r2, r3
 8007c72:	460b      	mov	r3, r1
 8007c74:	80fb      	strh	r3, [r7, #6]
 8007c76:	4613      	mov	r3, r2
 8007c78:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007c7a:	88bb      	ldrh	r3, [r7, #4]
 8007c7c:	085b      	lsrs	r3, r3, #1
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007c8a:	88fa      	ldrh	r2, [r7, #6]
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c94:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c9a:	e018      	b.n	8007cce <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	881b      	ldrh	r3, [r3, #0]
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	3302      	adds	r3, #2
 8007ca8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	0a1b      	lsrs	r3, r3, #8
 8007cbc:	b2da      	uxtb	r2, r3
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1e3      	bne.n	8007c9c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007cd4:	88bb      	ldrh	r3, [r7, #4]
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d007      	beq.n	8007cf0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007ce0:	6a3b      	ldr	r3, [r7, #32]
 8007ce2:	881b      	ldrh	r3, [r3, #0]
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	701a      	strb	r2, [r3, #0]
  }
}
 8007cf0:	bf00      	nop
 8007cf2:	372c      	adds	r7, #44	@ 0x2c
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	460b      	mov	r3, r1
 8007d06:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007d08:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007d0c:	f002 f8fc 	bl	8009f08 <USBD_static_malloc>
 8007d10:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d105      	bne.n	8007d24 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8007d20:	2302      	movs	r3, #2
 8007d22:	e066      	b.n	8007df2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	68fa      	ldr	r2, [r7, #12]
 8007d28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	7c1b      	ldrb	r3, [r3, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d119      	bne.n	8007d68 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d38:	2202      	movs	r2, #2
 8007d3a:	2181      	movs	r1, #129	@ 0x81
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f001 ff8a 	bl	8009c56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	2101      	movs	r1, #1
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f001 ff80 	bl	8009c56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2210      	movs	r2, #16
 8007d62:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8007d66:	e016      	b.n	8007d96 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d68:	2340      	movs	r3, #64	@ 0x40
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	2181      	movs	r1, #129	@ 0x81
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f001 ff71 	bl	8009c56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d7a:	2340      	movs	r3, #64	@ 0x40
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	2101      	movs	r1, #1
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f001 ff68 	bl	8009c56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2210      	movs	r2, #16
 8007d92:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d96:	2308      	movs	r3, #8
 8007d98:	2203      	movs	r2, #3
 8007d9a:	2182      	movs	r1, #130	@ 0x82
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f001 ff5a 	bl	8009c56 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	7c1b      	ldrb	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d109      	bne.n	8007de0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f002 f82b 	bl	8009e34 <USBD_LL_PrepareReceive>
 8007dde:	e007      	b.n	8007df0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007de6:	2340      	movs	r3, #64	@ 0x40
 8007de8:	2101      	movs	r1, #1
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f002 f822 	bl	8009e34 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3710      	adds	r7, #16
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}

08007dfa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b082      	sub	sp, #8
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
 8007e02:	460b      	mov	r3, r1
 8007e04:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007e06:	2181      	movs	r1, #129	@ 0x81
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 ff4a 	bl	8009ca2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007e14:	2101      	movs	r1, #1
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f001 ff43 	bl	8009ca2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007e24:	2182      	movs	r1, #130	@ 0x82
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f001 ff3b 	bl	8009ca2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00e      	beq.n	8007e64 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e56:	4618      	mov	r0, r3
 8007e58:	f002 f864 	bl	8009f24 <USBD_static_free>
    pdev->pClassData = NULL;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3708      	adds	r7, #8
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e80:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007e82:	2300      	movs	r3, #0
 8007e84:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007e86:	2300      	movs	r3, #0
 8007e88:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d101      	bne.n	8007e98 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e0af      	b.n	8007ff8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d03f      	beq.n	8007f24 <USBD_CDC_Setup+0xb4>
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	f040 809f 	bne.w	8007fe8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	88db      	ldrh	r3, [r3, #6]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d02e      	beq.n	8007f10 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	b25b      	sxtb	r3, r3
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	da16      	bge.n	8007eea <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	683a      	ldr	r2, [r7, #0]
 8007ec6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8007ec8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	88d2      	ldrh	r2, [r2, #6]
 8007ece:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	88db      	ldrh	r3, [r3, #6]
 8007ed4:	2b07      	cmp	r3, #7
 8007ed6:	bf28      	it	cs
 8007ed8:	2307      	movcs	r3, #7
 8007eda:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	89fa      	ldrh	r2, [r7, #14]
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f001 facf 	bl	8009486 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8007ee8:	e085      	b.n	8007ff6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	785a      	ldrb	r2, [r3, #1]
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	88db      	ldrh	r3, [r3, #6]
 8007ef8:	b2da      	uxtb	r2, r3
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007f00:	6939      	ldr	r1, [r7, #16]
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	88db      	ldrh	r3, [r3, #6]
 8007f06:	461a      	mov	r2, r3
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f001 fae8 	bl	80094de <USBD_CtlPrepareRx>
      break;
 8007f0e:	e072      	b.n	8007ff6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	683a      	ldr	r2, [r7, #0]
 8007f1a:	7850      	ldrb	r0, [r2, #1]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	6839      	ldr	r1, [r7, #0]
 8007f20:	4798      	blx	r3
      break;
 8007f22:	e068      	b.n	8007ff6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	785b      	ldrb	r3, [r3, #1]
 8007f28:	2b0b      	cmp	r3, #11
 8007f2a:	d852      	bhi.n	8007fd2 <USBD_CDC_Setup+0x162>
 8007f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f34 <USBD_CDC_Setup+0xc4>)
 8007f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f32:	bf00      	nop
 8007f34:	08007f65 	.word	0x08007f65
 8007f38:	08007fe1 	.word	0x08007fe1
 8007f3c:	08007fd3 	.word	0x08007fd3
 8007f40:	08007fd3 	.word	0x08007fd3
 8007f44:	08007fd3 	.word	0x08007fd3
 8007f48:	08007fd3 	.word	0x08007fd3
 8007f4c:	08007fd3 	.word	0x08007fd3
 8007f50:	08007fd3 	.word	0x08007fd3
 8007f54:	08007fd3 	.word	0x08007fd3
 8007f58:	08007fd3 	.word	0x08007fd3
 8007f5c:	08007f8f 	.word	0x08007f8f
 8007f60:	08007fb9 	.word	0x08007fb9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b03      	cmp	r3, #3
 8007f6e:	d107      	bne.n	8007f80 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007f70:	f107 030a 	add.w	r3, r7, #10
 8007f74:	2202      	movs	r2, #2
 8007f76:	4619      	mov	r1, r3
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f001 fa84 	bl	8009486 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f7e:	e032      	b.n	8007fe6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f001 fa0e 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	75fb      	strb	r3, [r7, #23]
          break;
 8007f8c:	e02b      	b.n	8007fe6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d107      	bne.n	8007faa <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007f9a:	f107 030d 	add.w	r3, r7, #13
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f001 fa6f 	bl	8009486 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007fa8:	e01d      	b.n	8007fe6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007faa:	6839      	ldr	r1, [r7, #0]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f001 f9f9 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	75fb      	strb	r3, [r7, #23]
          break;
 8007fb6:	e016      	b.n	8007fe6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	2b03      	cmp	r3, #3
 8007fc2:	d00f      	beq.n	8007fe4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8007fc4:	6839      	ldr	r1, [r7, #0]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f001 f9ec 	bl	80093a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007fd0:	e008      	b.n	8007fe4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007fd2:	6839      	ldr	r1, [r7, #0]
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f001 f9e5 	bl	80093a4 <USBD_CtlError>
          ret = USBD_FAIL;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	75fb      	strb	r3, [r7, #23]
          break;
 8007fde:	e002      	b.n	8007fe6 <USBD_CDC_Setup+0x176>
          break;
 8007fe0:	bf00      	nop
 8007fe2:	e008      	b.n	8007ff6 <USBD_CDC_Setup+0x186>
          break;
 8007fe4:	bf00      	nop
      }
      break;
 8007fe6:	e006      	b.n	8007ff6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8007fe8:	6839      	ldr	r1, [r7, #0]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f001 f9da 	bl	80093a4 <USBD_CtlError>
      ret = USBD_FAIL;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ff4:	bf00      	nop
  }

  return (uint8_t)ret;
 8007ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3718      	adds	r7, #24
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	460b      	mov	r3, r1
 800800a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008012:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800801a:	2b00      	cmp	r3, #0
 800801c:	d101      	bne.n	8008022 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800801e:	2303      	movs	r3, #3
 8008020:	e04f      	b.n	80080c2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008028:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800802a:	78fa      	ldrb	r2, [r7, #3]
 800802c:	6879      	ldr	r1, [r7, #4]
 800802e:	4613      	mov	r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	4413      	add	r3, r2
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	440b      	add	r3, r1
 8008038:	3318      	adds	r3, #24
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d029      	beq.n	8008094 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008040:	78fa      	ldrb	r2, [r7, #3]
 8008042:	6879      	ldr	r1, [r7, #4]
 8008044:	4613      	mov	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	440b      	add	r3, r1
 800804e:	3318      	adds	r3, #24
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	78f9      	ldrb	r1, [r7, #3]
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	460b      	mov	r3, r1
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	440b      	add	r3, r1
 800805c:	00db      	lsls	r3, r3, #3
 800805e:	4403      	add	r3, r0
 8008060:	3320      	adds	r3, #32
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	fbb2 f1f3 	udiv	r1, r2, r3
 8008068:	fb01 f303 	mul.w	r3, r1, r3
 800806c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800806e:	2b00      	cmp	r3, #0
 8008070:	d110      	bne.n	8008094 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008072:	78fa      	ldrb	r2, [r7, #3]
 8008074:	6879      	ldr	r1, [r7, #4]
 8008076:	4613      	mov	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	440b      	add	r3, r1
 8008080:	3318      	adds	r3, #24
 8008082:	2200      	movs	r2, #0
 8008084:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008086:	78f9      	ldrb	r1, [r7, #3]
 8008088:	2300      	movs	r3, #0
 800808a:	2200      	movs	r2, #0
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f001 feb0 	bl	8009df2 <USBD_LL_Transmit>
 8008092:	e015      	b.n	80080c0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	2200      	movs	r2, #0
 8008098:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80080a2:	691b      	ldr	r3, [r3, #16]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00b      	beq.n	80080c0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	68ba      	ldr	r2, [r7, #8]
 80080b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80080bc:	78fa      	ldrb	r2, [r7, #3]
 80080be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080ca:	b580      	push	{r7, lr}
 80080cc:	b084      	sub	sp, #16
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
 80080d2:	460b      	mov	r3, r1
 80080d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e015      	b.n	8008118 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80080ec:	78fb      	ldrb	r3, [r7, #3]
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f001 fec0 	bl	8009e76 <USBD_LL_GetRxDataSize>
 80080f6:	4602      	mov	r2, r0
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008112:	4611      	mov	r1, r2
 8008114:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800812e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d101      	bne.n	800813a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8008136:	2303      	movs	r3, #3
 8008138:	e01a      	b.n	8008170 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d014      	beq.n	800816e <USBD_CDC_EP0_RxReady+0x4e>
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800814a:	2bff      	cmp	r3, #255	@ 0xff
 800814c:	d00f      	beq.n	800816e <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800815c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008164:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	22ff      	movs	r2, #255	@ 0xff
 800816a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2243      	movs	r2, #67	@ 0x43
 8008184:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008186:	4b03      	ldr	r3, [pc, #12]	@ (8008194 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008188:	4618      	mov	r0, r3
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr
 8008194:	20000094 	.word	0x20000094

08008198 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2243      	movs	r2, #67	@ 0x43
 80081a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80081a6:	4b03      	ldr	r3, [pc, #12]	@ (80081b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr
 80081b4:	20000050 	.word	0x20000050

080081b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2243      	movs	r2, #67	@ 0x43
 80081c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80081c6:	4b03      	ldr	r3, [pc, #12]	@ (80081d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	200000d8 	.word	0x200000d8

080081d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	220a      	movs	r2, #10
 80081e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80081e6:	4b03      	ldr	r3, [pc, #12]	@ (80081f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr
 80081f4:	2000000c 	.word	0x2000000c

080081f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d101      	bne.n	800820c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008208:	2303      	movs	r3, #3
 800820a:	e004      	b.n	8008216 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008222:	b480      	push	{r7}
 8008224:	b087      	sub	sp, #28
 8008226:	af00      	add	r7, sp, #0
 8008228:	60f8      	str	r0, [r7, #12]
 800822a:	60b9      	str	r1, [r7, #8]
 800822c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008234:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d101      	bne.n	8008240 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800823c:	2303      	movs	r3, #3
 800823e:	e008      	b.n	8008252 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800825e:	b480      	push	{r7}
 8008260:	b085      	sub	sp, #20
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
 8008266:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800826e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d101      	bne.n	800827a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008276:	2303      	movs	r3, #3
 8008278:	e004      	b.n	8008284 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	683a      	ldr	r2, [r7, #0]
 800827e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3714      	adds	r7, #20
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800829e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80082a0:	2301      	movs	r3, #1
 80082a2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d101      	bne.n	80082b2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80082ae:	2303      	movs	r3, #3
 80082b0:	e01a      	b.n	80082e8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d114      	bne.n	80082e6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2201      	movs	r2, #1
 80082c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80082da:	2181      	movs	r1, #129	@ 0x81
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f001 fd88 	bl	8009df2 <USBD_LL_Transmit>

    ret = USBD_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80082fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008306:	2b00      	cmp	r3, #0
 8008308:	d101      	bne.n	800830e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800830a:	2303      	movs	r3, #3
 800830c:	e016      	b.n	800833c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	7c1b      	ldrb	r3, [r3, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d109      	bne.n	800832a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800831c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008320:	2101      	movs	r1, #1
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f001 fd86 	bl	8009e34 <USBD_LL_PrepareReceive>
 8008328:	e007      	b.n	800833a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008330:	2340      	movs	r3, #64	@ 0x40
 8008332:	2101      	movs	r1, #1
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f001 fd7d 	bl	8009e34 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b086      	sub	sp, #24
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	4613      	mov	r3, r2
 8008350:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d101      	bne.n	800835c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008358:	2303      	movs	r3, #3
 800835a:	e01f      	b.n	800839c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2200      	movs	r2, #0
 8008360:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d003      	beq.n	8008382 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	79fa      	ldrb	r2, [r7, #7]
 800838e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f001 fbe5 	bl	8009b60 <USBD_LL_Init>
 8008396:	4603      	mov	r3, r0
 8008398:	75fb      	strb	r3, [r7, #23]

  return ret;
 800839a:	7dfb      	ldrb	r3, [r7, #23]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80083ae:	2300      	movs	r3, #0
 80083b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d101      	bne.n	80083bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e016      	b.n	80083ea <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00b      	beq.n	80083e8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083d8:	f107 020e 	add.w	r2, r7, #14
 80083dc:	4610      	mov	r0, r2
 80083de:	4798      	blx	r3
 80083e0:	4602      	mov	r2, r0
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80083e8:	2300      	movs	r3, #0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b082      	sub	sp, #8
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f001 fc10 	bl	8009c20 <USBD_LL_Start>
 8008400:	4603      	mov	r3, r0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800842c:	2303      	movs	r3, #3
 800842e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008436:	2b00      	cmp	r3, #0
 8008438:	d009      	beq.n	800844e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	78fa      	ldrb	r2, [r7, #3]
 8008444:	4611      	mov	r1, r2
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	4798      	blx	r3
 800844a:	4603      	mov	r3, r0
 800844c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800844e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800846a:	2b00      	cmp	r3, #0
 800846c:	d007      	beq.n	800847e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	78fa      	ldrb	r2, [r7, #3]
 8008478:	4611      	mov	r1, r2
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	4798      	blx	r3
  }

  return USBD_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008498:	6839      	ldr	r1, [r7, #0]
 800849a:	4618      	mov	r0, r3
 800849c:	f000 ff48 	bl	8009330 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80084ae:	461a      	mov	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80084bc:	f003 031f 	and.w	r3, r3, #31
 80084c0:	2b02      	cmp	r3, #2
 80084c2:	d01a      	beq.n	80084fa <USBD_LL_SetupStage+0x72>
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d822      	bhi.n	800850e <USBD_LL_SetupStage+0x86>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d002      	beq.n	80084d2 <USBD_LL_SetupStage+0x4a>
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d00a      	beq.n	80084e6 <USBD_LL_SetupStage+0x5e>
 80084d0:	e01d      	b.n	800850e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80084d8:	4619      	mov	r1, r3
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 f9f0 	bl	80088c0 <USBD_StdDevReq>
 80084e0:	4603      	mov	r3, r0
 80084e2:	73fb      	strb	r3, [r7, #15]
      break;
 80084e4:	e020      	b.n	8008528 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80084ec:	4619      	mov	r1, r3
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fa54 	bl	800899c <USBD_StdItfReq>
 80084f4:	4603      	mov	r3, r0
 80084f6:	73fb      	strb	r3, [r7, #15]
      break;
 80084f8:	e016      	b.n	8008528 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 fa93 	bl	8008a2e <USBD_StdEPReq>
 8008508:	4603      	mov	r3, r0
 800850a:	73fb      	strb	r3, [r7, #15]
      break;
 800850c:	e00c      	b.n	8008528 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008514:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008518:	b2db      	uxtb	r3, r3
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 fbdf 	bl	8009ce0 <USBD_LL_StallEP>
 8008522:	4603      	mov	r3, r0
 8008524:	73fb      	strb	r3, [r7, #15]
      break;
 8008526:	bf00      	nop
  }

  return ret;
 8008528:	7bfb      	ldrb	r3, [r7, #15]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b086      	sub	sp, #24
 8008536:	af00      	add	r7, sp, #0
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	460b      	mov	r3, r1
 800853c:	607a      	str	r2, [r7, #4]
 800853e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008540:	7afb      	ldrb	r3, [r7, #11]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d138      	bne.n	80085b8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800854c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008554:	2b03      	cmp	r3, #3
 8008556:	d14a      	bne.n	80085ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	689a      	ldr	r2, [r3, #8]
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	429a      	cmp	r2, r3
 8008562:	d913      	bls.n	800858c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	689a      	ldr	r2, [r3, #8]
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	1ad2      	subs	r2, r2, r3
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	4293      	cmp	r3, r2
 800857c:	bf28      	it	cs
 800857e:	4613      	movcs	r3, r2
 8008580:	461a      	mov	r2, r3
 8008582:	6879      	ldr	r1, [r7, #4]
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 ffc7 	bl	8009518 <USBD_CtlContinueRx>
 800858a:	e030      	b.n	80085ee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b03      	cmp	r3, #3
 8008596:	d10b      	bne.n	80085b0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d005      	beq.n	80085b0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f000 ffc2 	bl	800953a <USBD_CtlSendStatus>
 80085b6:	e01a      	b.n	80085ee <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b03      	cmp	r3, #3
 80085c2:	d114      	bne.n	80085ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00e      	beq.n	80085ee <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	7afa      	ldrb	r2, [r7, #11]
 80085da:	4611      	mov	r1, r2
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	4798      	blx	r3
 80085e0:	4603      	mov	r3, r0
 80085e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80085e4:	7dfb      	ldrb	r3, [r7, #23]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80085ea:	7dfb      	ldrb	r3, [r7, #23]
 80085ec:	e000      	b.n	80085f0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b086      	sub	sp, #24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	460b      	mov	r3, r1
 8008602:	607a      	str	r2, [r7, #4]
 8008604:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008606:	7afb      	ldrb	r3, [r7, #11]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d16b      	bne.n	80086e4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3314      	adds	r3, #20
 8008610:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008618:	2b02      	cmp	r3, #2
 800861a:	d156      	bne.n	80086ca <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	689a      	ldr	r2, [r3, #8]
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	429a      	cmp	r2, r3
 8008626:	d914      	bls.n	8008652 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	689a      	ldr	r2, [r3, #8]
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	1ad2      	subs	r2, r2, r3
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	461a      	mov	r2, r3
 800863c:	6879      	ldr	r1, [r7, #4]
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f000 ff3c 	bl	80094bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008644:	2300      	movs	r3, #0
 8008646:	2200      	movs	r2, #0
 8008648:	2100      	movs	r1, #0
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f001 fbf2 	bl	8009e34 <USBD_LL_PrepareReceive>
 8008650:	e03b      	b.n	80086ca <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	68da      	ldr	r2, [r3, #12]
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	429a      	cmp	r2, r3
 800865c:	d11c      	bne.n	8008698 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008666:	429a      	cmp	r2, r3
 8008668:	d316      	bcc.n	8008698 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	685a      	ldr	r2, [r3, #4]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008674:	429a      	cmp	r2, r3
 8008676:	d20f      	bcs.n	8008698 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008678:	2200      	movs	r2, #0
 800867a:	2100      	movs	r1, #0
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f000 ff1d 	bl	80094bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800868a:	2300      	movs	r3, #0
 800868c:	2200      	movs	r2, #0
 800868e:	2100      	movs	r1, #0
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f001 fbcf 	bl	8009e34 <USBD_LL_PrepareReceive>
 8008696:	e018      	b.n	80086ca <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b03      	cmp	r3, #3
 80086a2:	d10b      	bne.n	80086bc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d005      	beq.n	80086bc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80086bc:	2180      	movs	r1, #128	@ 0x80
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f001 fb0e 	bl	8009ce0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80086c4:	68f8      	ldr	r0, [r7, #12]
 80086c6:	f000 ff4b 	bl	8009560 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d122      	bne.n	800871a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f7ff fe98 	bl	800840a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80086e2:	e01a      	b.n	800871a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	2b03      	cmp	r3, #3
 80086ee:	d114      	bne.n	800871a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00e      	beq.n	800871a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	7afa      	ldrb	r2, [r7, #11]
 8008706:	4611      	mov	r1, r2
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	4798      	blx	r3
 800870c:	4603      	mov	r3, r0
 800870e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008710:	7dfb      	ldrb	r3, [r7, #23]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d001      	beq.n	800871a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008716:	7dfb      	ldrb	r3, [r7, #23]
 8008718:	e000      	b.n	800871c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3718      	adds	r7, #24
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008750:	2b00      	cmp	r3, #0
 8008752:	d101      	bne.n	8008758 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008754:	2303      	movs	r3, #3
 8008756:	e02f      	b.n	80087b8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00f      	beq.n	8008782 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d009      	beq.n	8008782 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	6852      	ldr	r2, [r2, #4]
 800877a:	b2d2      	uxtb	r2, r2
 800877c:	4611      	mov	r1, r2
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008782:	2340      	movs	r3, #64	@ 0x40
 8008784:	2200      	movs	r2, #0
 8008786:	2100      	movs	r1, #0
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f001 fa64 	bl	8009c56 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2201      	movs	r2, #1
 8008792:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2240      	movs	r2, #64	@ 0x40
 800879a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800879e:	2340      	movs	r3, #64	@ 0x40
 80087a0:	2200      	movs	r2, #0
 80087a2:	2180      	movs	r1, #128	@ 0x80
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f001 fa56 	bl	8009c56 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2201      	movs	r2, #1
 80087ae:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2240      	movs	r2, #64	@ 0x40
 80087b4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3708      	adds	r7, #8
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	460b      	mov	r3, r1
 80087ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	78fa      	ldrb	r2, [r7, #3]
 80087d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80087d2:	2300      	movs	r3, #0
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087ee:	b2da      	uxtb	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2204      	movs	r2, #4
 80087fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b04      	cmp	r3, #4
 800881e:	d106      	bne.n	800882e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008826:	b2da      	uxtb	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800884a:	2b00      	cmp	r3, #0
 800884c:	d101      	bne.n	8008852 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800884e:	2303      	movs	r3, #3
 8008850:	e012      	b.n	8008878 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b03      	cmp	r3, #3
 800885c:	d10b      	bne.n	8008876 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008864:	69db      	ldr	r3, [r3, #28]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d005      	beq.n	8008876 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008880:	b480      	push	{r7}
 8008882:	b087      	sub	sp, #28
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	3301      	adds	r3, #1
 8008896:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800889e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80088a2:	021b      	lsls	r3, r3, #8
 80088a4:	b21a      	sxth	r2, r3
 80088a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	b21b      	sxth	r3, r3
 80088ae:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80088b0:	89fb      	ldrh	r3, [r7, #14]
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	371c      	adds	r7, #28
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
	...

080088c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088ca:	2300      	movs	r3, #0
 80088cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088d6:	2b40      	cmp	r3, #64	@ 0x40
 80088d8:	d005      	beq.n	80088e6 <USBD_StdDevReq+0x26>
 80088da:	2b40      	cmp	r3, #64	@ 0x40
 80088dc:	d853      	bhi.n	8008986 <USBD_StdDevReq+0xc6>
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <USBD_StdDevReq+0x3a>
 80088e2:	2b20      	cmp	r3, #32
 80088e4:	d14f      	bne.n	8008986 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	6839      	ldr	r1, [r7, #0]
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	4798      	blx	r3
 80088f4:	4603      	mov	r3, r0
 80088f6:	73fb      	strb	r3, [r7, #15]
      break;
 80088f8:	e04a      	b.n	8008990 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	785b      	ldrb	r3, [r3, #1]
 80088fe:	2b09      	cmp	r3, #9
 8008900:	d83b      	bhi.n	800897a <USBD_StdDevReq+0xba>
 8008902:	a201      	add	r2, pc, #4	@ (adr r2, 8008908 <USBD_StdDevReq+0x48>)
 8008904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008908:	0800895d 	.word	0x0800895d
 800890c:	08008971 	.word	0x08008971
 8008910:	0800897b 	.word	0x0800897b
 8008914:	08008967 	.word	0x08008967
 8008918:	0800897b 	.word	0x0800897b
 800891c:	0800893b 	.word	0x0800893b
 8008920:	08008931 	.word	0x08008931
 8008924:	0800897b 	.word	0x0800897b
 8008928:	08008953 	.word	0x08008953
 800892c:	08008945 	.word	0x08008945
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008930:	6839      	ldr	r1, [r7, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f9de 	bl	8008cf4 <USBD_GetDescriptor>
          break;
 8008938:	e024      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800893a:	6839      	ldr	r1, [r7, #0]
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f000 fb6d 	bl	800901c <USBD_SetAddress>
          break;
 8008942:	e01f      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fbac 	bl	80090a4 <USBD_SetConfig>
 800894c:	4603      	mov	r3, r0
 800894e:	73fb      	strb	r3, [r7, #15]
          break;
 8008950:	e018      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 fc4b 	bl	80091f0 <USBD_GetConfig>
          break;
 800895a:	e013      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fc7c 	bl	800925c <USBD_GetStatus>
          break;
 8008964:	e00e      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008966:	6839      	ldr	r1, [r7, #0]
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f000 fcab 	bl	80092c4 <USBD_SetFeature>
          break;
 800896e:	e009      	b.n	8008984 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008970:	6839      	ldr	r1, [r7, #0]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 fcba 	bl	80092ec <USBD_ClrFeature>
          break;
 8008978:	e004      	b.n	8008984 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800897a:	6839      	ldr	r1, [r7, #0]
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fd11 	bl	80093a4 <USBD_CtlError>
          break;
 8008982:	bf00      	nop
      }
      break;
 8008984:	e004      	b.n	8008990 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008986:	6839      	ldr	r1, [r7, #0]
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 fd0b 	bl	80093a4 <USBD_CtlError>
      break;
 800898e:	bf00      	nop
  }

  return ret;
 8008990:	7bfb      	ldrb	r3, [r7, #15]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop

0800899c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b084      	sub	sp, #16
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089a6:	2300      	movs	r3, #0
 80089a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	781b      	ldrb	r3, [r3, #0]
 80089ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089b2:	2b40      	cmp	r3, #64	@ 0x40
 80089b4:	d005      	beq.n	80089c2 <USBD_StdItfReq+0x26>
 80089b6:	2b40      	cmp	r3, #64	@ 0x40
 80089b8:	d82f      	bhi.n	8008a1a <USBD_StdItfReq+0x7e>
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d001      	beq.n	80089c2 <USBD_StdItfReq+0x26>
 80089be:	2b20      	cmp	r3, #32
 80089c0:	d12b      	bne.n	8008a1a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	3b01      	subs	r3, #1
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d81d      	bhi.n	8008a0c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	889b      	ldrh	r3, [r3, #4]
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d813      	bhi.n	8008a02 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	6839      	ldr	r1, [r7, #0]
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	4798      	blx	r3
 80089e8:	4603      	mov	r3, r0
 80089ea:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	88db      	ldrh	r3, [r3, #6]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d110      	bne.n	8008a16 <USBD_StdItfReq+0x7a>
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10d      	bne.n	8008a16 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fd9d 	bl	800953a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a00:	e009      	b.n	8008a16 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008a02:	6839      	ldr	r1, [r7, #0]
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 fccd 	bl	80093a4 <USBD_CtlError>
          break;
 8008a0a:	e004      	b.n	8008a16 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008a0c:	6839      	ldr	r1, [r7, #0]
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fcc8 	bl	80093a4 <USBD_CtlError>
          break;
 8008a14:	e000      	b.n	8008a18 <USBD_StdItfReq+0x7c>
          break;
 8008a16:	bf00      	nop
      }
      break;
 8008a18:	e004      	b.n	8008a24 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008a1a:	6839      	ldr	r1, [r7, #0]
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fcc1 	bl	80093a4 <USBD_CtlError>
      break;
 8008a22:	bf00      	nop
  }

  return ret;
 8008a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b084      	sub	sp, #16
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
 8008a36:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	889b      	ldrh	r3, [r3, #4]
 8008a40:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a4a:	2b40      	cmp	r3, #64	@ 0x40
 8008a4c:	d007      	beq.n	8008a5e <USBD_StdEPReq+0x30>
 8008a4e:	2b40      	cmp	r3, #64	@ 0x40
 8008a50:	f200 8145 	bhi.w	8008cde <USBD_StdEPReq+0x2b0>
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00c      	beq.n	8008a72 <USBD_StdEPReq+0x44>
 8008a58:	2b20      	cmp	r3, #32
 8008a5a:	f040 8140 	bne.w	8008cde <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	6839      	ldr	r1, [r7, #0]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	4798      	blx	r3
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a70:	e13a      	b.n	8008ce8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	785b      	ldrb	r3, [r3, #1]
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	d007      	beq.n	8008a8a <USBD_StdEPReq+0x5c>
 8008a7a:	2b03      	cmp	r3, #3
 8008a7c:	f300 8129 	bgt.w	8008cd2 <USBD_StdEPReq+0x2a4>
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d07f      	beq.n	8008b84 <USBD_StdEPReq+0x156>
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	d03c      	beq.n	8008b02 <USBD_StdEPReq+0xd4>
 8008a88:	e123      	b.n	8008cd2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d002      	beq.n	8008a9c <USBD_StdEPReq+0x6e>
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d016      	beq.n	8008ac8 <USBD_StdEPReq+0x9a>
 8008a9a:	e02c      	b.n	8008af6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a9c:	7bbb      	ldrb	r3, [r7, #14]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00d      	beq.n	8008abe <USBD_StdEPReq+0x90>
 8008aa2:	7bbb      	ldrb	r3, [r7, #14]
 8008aa4:	2b80      	cmp	r3, #128	@ 0x80
 8008aa6:	d00a      	beq.n	8008abe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008aa8:	7bbb      	ldrb	r3, [r7, #14]
 8008aaa:	4619      	mov	r1, r3
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f001 f917 	bl	8009ce0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ab2:	2180      	movs	r1, #128	@ 0x80
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 f913 	bl	8009ce0 <USBD_LL_StallEP>
 8008aba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008abc:	e020      	b.n	8008b00 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008abe:	6839      	ldr	r1, [r7, #0]
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fc6f 	bl	80093a4 <USBD_CtlError>
              break;
 8008ac6:	e01b      	b.n	8008b00 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	885b      	ldrh	r3, [r3, #2]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10e      	bne.n	8008aee <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008ad0:	7bbb      	ldrb	r3, [r7, #14]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00b      	beq.n	8008aee <USBD_StdEPReq+0xc0>
 8008ad6:	7bbb      	ldrb	r3, [r7, #14]
 8008ad8:	2b80      	cmp	r3, #128	@ 0x80
 8008ada:	d008      	beq.n	8008aee <USBD_StdEPReq+0xc0>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	88db      	ldrh	r3, [r3, #6]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d104      	bne.n	8008aee <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ae4:	7bbb      	ldrb	r3, [r7, #14]
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f001 f8f9 	bl	8009ce0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 fd23 	bl	800953a <USBD_CtlSendStatus>

              break;
 8008af4:	e004      	b.n	8008b00 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 fc53 	bl	80093a4 <USBD_CtlError>
              break;
 8008afe:	bf00      	nop
          }
          break;
 8008b00:	e0ec      	b.n	8008cdc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d002      	beq.n	8008b14 <USBD_StdEPReq+0xe6>
 8008b0e:	2b03      	cmp	r3, #3
 8008b10:	d016      	beq.n	8008b40 <USBD_StdEPReq+0x112>
 8008b12:	e030      	b.n	8008b76 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b14:	7bbb      	ldrb	r3, [r7, #14]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00d      	beq.n	8008b36 <USBD_StdEPReq+0x108>
 8008b1a:	7bbb      	ldrb	r3, [r7, #14]
 8008b1c:	2b80      	cmp	r3, #128	@ 0x80
 8008b1e:	d00a      	beq.n	8008b36 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b20:	7bbb      	ldrb	r3, [r7, #14]
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 f8db 	bl	8009ce0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b2a:	2180      	movs	r1, #128	@ 0x80
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f001 f8d7 	bl	8009ce0 <USBD_LL_StallEP>
 8008b32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b34:	e025      	b.n	8008b82 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008b36:	6839      	ldr	r1, [r7, #0]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fc33 	bl	80093a4 <USBD_CtlError>
              break;
 8008b3e:	e020      	b.n	8008b82 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	885b      	ldrh	r3, [r3, #2]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d11b      	bne.n	8008b80 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008b48:	7bbb      	ldrb	r3, [r7, #14]
 8008b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d004      	beq.n	8008b5c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008b52:	7bbb      	ldrb	r3, [r7, #14]
 8008b54:	4619      	mov	r1, r3
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f001 f8e1 	bl	8009d1e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 fcec 	bl	800953a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	6839      	ldr	r1, [r7, #0]
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	4798      	blx	r3
 8008b70:	4603      	mov	r3, r0
 8008b72:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008b74:	e004      	b.n	8008b80 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008b76:	6839      	ldr	r1, [r7, #0]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fc13 	bl	80093a4 <USBD_CtlError>
              break;
 8008b7e:	e000      	b.n	8008b82 <USBD_StdEPReq+0x154>
              break;
 8008b80:	bf00      	nop
          }
          break;
 8008b82:	e0ab      	b.n	8008cdc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d002      	beq.n	8008b96 <USBD_StdEPReq+0x168>
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d032      	beq.n	8008bfa <USBD_StdEPReq+0x1cc>
 8008b94:	e097      	b.n	8008cc6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b96:	7bbb      	ldrb	r3, [r7, #14]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d007      	beq.n	8008bac <USBD_StdEPReq+0x17e>
 8008b9c:	7bbb      	ldrb	r3, [r7, #14]
 8008b9e:	2b80      	cmp	r3, #128	@ 0x80
 8008ba0:	d004      	beq.n	8008bac <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008ba2:	6839      	ldr	r1, [r7, #0]
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 fbfd 	bl	80093a4 <USBD_CtlError>
                break;
 8008baa:	e091      	b.n	8008cd0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	da0b      	bge.n	8008bcc <USBD_StdEPReq+0x19e>
 8008bb4:	7bbb      	ldrb	r3, [r7, #14]
 8008bb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008bba:	4613      	mov	r3, r2
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	4413      	add	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	3310      	adds	r3, #16
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	3304      	adds	r3, #4
 8008bca:	e00b      	b.n	8008be4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008bcc:	7bbb      	ldrb	r3, [r7, #14]
 8008bce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	4413      	add	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	4413      	add	r3, r2
 8008be2:	3304      	adds	r3, #4
 8008be4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	2200      	movs	r2, #0
 8008bea:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 fc47 	bl	8009486 <USBD_CtlSendData>
              break;
 8008bf8:	e06a      	b.n	8008cd0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008bfa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	da11      	bge.n	8008c26 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008c02:	7bbb      	ldrb	r3, [r7, #14]
 8008c04:	f003 020f 	and.w	r2, r3, #15
 8008c08:	6879      	ldr	r1, [r7, #4]
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4413      	add	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	440b      	add	r3, r1
 8008c14:	3324      	adds	r3, #36	@ 0x24
 8008c16:	881b      	ldrh	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d117      	bne.n	8008c4c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008c1c:	6839      	ldr	r1, [r7, #0]
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 fbc0 	bl	80093a4 <USBD_CtlError>
                  break;
 8008c24:	e054      	b.n	8008cd0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c26:	7bbb      	ldrb	r3, [r7, #14]
 8008c28:	f003 020f 	and.w	r2, r3, #15
 8008c2c:	6879      	ldr	r1, [r7, #4]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	4413      	add	r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	440b      	add	r3, r1
 8008c38:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008c3c:	881b      	ldrh	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d104      	bne.n	8008c4c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008c42:	6839      	ldr	r1, [r7, #0]
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fbad 	bl	80093a4 <USBD_CtlError>
                  break;
 8008c4a:	e041      	b.n	8008cd0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	da0b      	bge.n	8008c6c <USBD_StdEPReq+0x23e>
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	3310      	adds	r3, #16
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	4413      	add	r3, r2
 8008c68:	3304      	adds	r3, #4
 8008c6a:	e00b      	b.n	8008c84 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c72:	4613      	mov	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	4413      	add	r3, r2
 8008c82:	3304      	adds	r3, #4
 8008c84:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008c86:	7bbb      	ldrb	r3, [r7, #14]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d002      	beq.n	8008c92 <USBD_StdEPReq+0x264>
 8008c8c:	7bbb      	ldrb	r3, [r7, #14]
 8008c8e:	2b80      	cmp	r3, #128	@ 0x80
 8008c90:	d103      	bne.n	8008c9a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	2200      	movs	r2, #0
 8008c96:	601a      	str	r2, [r3, #0]
 8008c98:	e00e      	b.n	8008cb8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f001 f85c 	bl	8009d5c <USBD_LL_IsStallEP>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d003      	beq.n	8008cb2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	2201      	movs	r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
 8008cb0:	e002      	b.n	8008cb8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	2202      	movs	r2, #2
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 fbe1 	bl	8009486 <USBD_CtlSendData>
              break;
 8008cc4:	e004      	b.n	8008cd0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008cc6:	6839      	ldr	r1, [r7, #0]
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 fb6b 	bl	80093a4 <USBD_CtlError>
              break;
 8008cce:	bf00      	nop
          }
          break;
 8008cd0:	e004      	b.n	8008cdc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008cd2:	6839      	ldr	r1, [r7, #0]
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 fb65 	bl	80093a4 <USBD_CtlError>
          break;
 8008cda:	bf00      	nop
      }
      break;
 8008cdc:	e004      	b.n	8008ce8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008cde:	6839      	ldr	r1, [r7, #0]
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 fb5f 	bl	80093a4 <USBD_CtlError>
      break;
 8008ce6:	bf00      	nop
  }

  return ret;
 8008ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3710      	adds	r7, #16
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
	...

08008cf4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008d02:	2300      	movs	r3, #0
 8008d04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008d06:	2300      	movs	r3, #0
 8008d08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	885b      	ldrh	r3, [r3, #2]
 8008d0e:	0a1b      	lsrs	r3, r3, #8
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	3b01      	subs	r3, #1
 8008d14:	2b0e      	cmp	r3, #14
 8008d16:	f200 8152 	bhi.w	8008fbe <USBD_GetDescriptor+0x2ca>
 8008d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d20 <USBD_GetDescriptor+0x2c>)
 8008d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d20:	08008d91 	.word	0x08008d91
 8008d24:	08008da9 	.word	0x08008da9
 8008d28:	08008de9 	.word	0x08008de9
 8008d2c:	08008fbf 	.word	0x08008fbf
 8008d30:	08008fbf 	.word	0x08008fbf
 8008d34:	08008f5f 	.word	0x08008f5f
 8008d38:	08008f8b 	.word	0x08008f8b
 8008d3c:	08008fbf 	.word	0x08008fbf
 8008d40:	08008fbf 	.word	0x08008fbf
 8008d44:	08008fbf 	.word	0x08008fbf
 8008d48:	08008fbf 	.word	0x08008fbf
 8008d4c:	08008fbf 	.word	0x08008fbf
 8008d50:	08008fbf 	.word	0x08008fbf
 8008d54:	08008fbf 	.word	0x08008fbf
 8008d58:	08008d5d 	.word	0x08008d5d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00b      	beq.n	8008d80 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d6e:	69db      	ldr	r3, [r3, #28]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	7c12      	ldrb	r2, [r2, #16]
 8008d74:	f107 0108 	add.w	r1, r7, #8
 8008d78:	4610      	mov	r0, r2
 8008d7a:	4798      	blx	r3
 8008d7c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d7e:	e126      	b.n	8008fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008d80:	6839      	ldr	r1, [r7, #0]
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fb0e 	bl	80093a4 <USBD_CtlError>
        err++;
 8008d88:	7afb      	ldrb	r3, [r7, #11]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	72fb      	strb	r3, [r7, #11]
      break;
 8008d8e:	e11e      	b.n	8008fce <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	7c12      	ldrb	r2, [r2, #16]
 8008d9c:	f107 0108 	add.w	r1, r7, #8
 8008da0:	4610      	mov	r0, r2
 8008da2:	4798      	blx	r3
 8008da4:	60f8      	str	r0, [r7, #12]
      break;
 8008da6:	e112      	b.n	8008fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	7c1b      	ldrb	r3, [r3, #16]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10d      	bne.n	8008dcc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db8:	f107 0208 	add.w	r2, r7, #8
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	4798      	blx	r3
 8008dc0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008dca:	e100      	b.n	8008fce <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd4:	f107 0208 	add.w	r2, r7, #8
 8008dd8:	4610      	mov	r0, r2
 8008dda:	4798      	blx	r3
 8008ddc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3301      	adds	r3, #1
 8008de2:	2202      	movs	r2, #2
 8008de4:	701a      	strb	r2, [r3, #0]
      break;
 8008de6:	e0f2      	b.n	8008fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	885b      	ldrh	r3, [r3, #2]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b05      	cmp	r3, #5
 8008df0:	f200 80ac 	bhi.w	8008f4c <USBD_GetDescriptor+0x258>
 8008df4:	a201      	add	r2, pc, #4	@ (adr r2, 8008dfc <USBD_GetDescriptor+0x108>)
 8008df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfa:	bf00      	nop
 8008dfc:	08008e15 	.word	0x08008e15
 8008e00:	08008e49 	.word	0x08008e49
 8008e04:	08008e7d 	.word	0x08008e7d
 8008e08:	08008eb1 	.word	0x08008eb1
 8008e0c:	08008ee5 	.word	0x08008ee5
 8008e10:	08008f19 	.word	0x08008f19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00b      	beq.n	8008e38 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	7c12      	ldrb	r2, [r2, #16]
 8008e2c:	f107 0108 	add.w	r1, r7, #8
 8008e30:	4610      	mov	r0, r2
 8008e32:	4798      	blx	r3
 8008e34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e36:	e091      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fab2 	bl	80093a4 <USBD_CtlError>
            err++;
 8008e40:	7afb      	ldrb	r3, [r7, #11]
 8008e42:	3301      	adds	r3, #1
 8008e44:	72fb      	strb	r3, [r7, #11]
          break;
 8008e46:	e089      	b.n	8008f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00b      	beq.n	8008e6c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	7c12      	ldrb	r2, [r2, #16]
 8008e60:	f107 0108 	add.w	r1, r7, #8
 8008e64:	4610      	mov	r0, r2
 8008e66:	4798      	blx	r3
 8008e68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e6a:	e077      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa98 	bl	80093a4 <USBD_CtlError>
            err++;
 8008e74:	7afb      	ldrb	r3, [r7, #11]
 8008e76:	3301      	adds	r3, #1
 8008e78:	72fb      	strb	r3, [r7, #11]
          break;
 8008e7a:	e06f      	b.n	8008f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00b      	beq.n	8008ea0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	7c12      	ldrb	r2, [r2, #16]
 8008e94:	f107 0108 	add.w	r1, r7, #8
 8008e98:	4610      	mov	r0, r2
 8008e9a:	4798      	blx	r3
 8008e9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e9e:	e05d      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fa7e 	bl	80093a4 <USBD_CtlError>
            err++;
 8008ea8:	7afb      	ldrb	r3, [r7, #11]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	72fb      	strb	r3, [r7, #11]
          break;
 8008eae:	e055      	b.n	8008f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d00b      	beq.n	8008ed4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	7c12      	ldrb	r2, [r2, #16]
 8008ec8:	f107 0108 	add.w	r1, r7, #8
 8008ecc:	4610      	mov	r0, r2
 8008ece:	4798      	blx	r3
 8008ed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ed2:	e043      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fa64 	bl	80093a4 <USBD_CtlError>
            err++;
 8008edc:	7afb      	ldrb	r3, [r7, #11]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ee2:	e03b      	b.n	8008f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00b      	beq.n	8008f08 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	7c12      	ldrb	r2, [r2, #16]
 8008efc:	f107 0108 	add.w	r1, r7, #8
 8008f00:	4610      	mov	r0, r2
 8008f02:	4798      	blx	r3
 8008f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f06:	e029      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f08:	6839      	ldr	r1, [r7, #0]
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 fa4a 	bl	80093a4 <USBD_CtlError>
            err++;
 8008f10:	7afb      	ldrb	r3, [r7, #11]
 8008f12:	3301      	adds	r3, #1
 8008f14:	72fb      	strb	r3, [r7, #11]
          break;
 8008f16:	e021      	b.n	8008f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	7c12      	ldrb	r2, [r2, #16]
 8008f30:	f107 0108 	add.w	r1, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f3a:	e00f      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fa30 	bl	80093a4 <USBD_CtlError>
            err++;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
 8008f46:	3301      	adds	r3, #1
 8008f48:	72fb      	strb	r3, [r7, #11]
          break;
 8008f4a:	e007      	b.n	8008f5c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008f4c:	6839      	ldr	r1, [r7, #0]
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 fa28 	bl	80093a4 <USBD_CtlError>
          err++;
 8008f54:	7afb      	ldrb	r3, [r7, #11]
 8008f56:	3301      	adds	r3, #1
 8008f58:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8008f5a:	bf00      	nop
      }
      break;
 8008f5c:	e037      	b.n	8008fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	7c1b      	ldrb	r3, [r3, #16]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d109      	bne.n	8008f7a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f6e:	f107 0208 	add.w	r2, r7, #8
 8008f72:	4610      	mov	r0, r2
 8008f74:	4798      	blx	r3
 8008f76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f78:	e029      	b.n	8008fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008f7a:	6839      	ldr	r1, [r7, #0]
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 fa11 	bl	80093a4 <USBD_CtlError>
        err++;
 8008f82:	7afb      	ldrb	r3, [r7, #11]
 8008f84:	3301      	adds	r3, #1
 8008f86:	72fb      	strb	r3, [r7, #11]
      break;
 8008f88:	e021      	b.n	8008fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	7c1b      	ldrb	r3, [r3, #16]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10d      	bne.n	8008fae <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f9a:	f107 0208 	add.w	r2, r7, #8
 8008f9e:	4610      	mov	r0, r2
 8008fa0:	4798      	blx	r3
 8008fa2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	2207      	movs	r2, #7
 8008faa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fac:	e00f      	b.n	8008fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f9f7 	bl	80093a4 <USBD_CtlError>
        err++;
 8008fb6:	7afb      	ldrb	r3, [r7, #11]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	72fb      	strb	r3, [r7, #11]
      break;
 8008fbc:	e007      	b.n	8008fce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f9ef 	bl	80093a4 <USBD_CtlError>
      err++;
 8008fc6:	7afb      	ldrb	r3, [r7, #11]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	72fb      	strb	r3, [r7, #11]
      break;
 8008fcc:	bf00      	nop
  }

  if (err != 0U)
 8008fce:	7afb      	ldrb	r3, [r7, #11]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d11e      	bne.n	8009012 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	88db      	ldrh	r3, [r3, #6]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d016      	beq.n	800900a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008fdc:	893b      	ldrh	r3, [r7, #8]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00e      	beq.n	8009000 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	88da      	ldrh	r2, [r3, #6]
 8008fe6:	893b      	ldrh	r3, [r7, #8]
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	bf28      	it	cs
 8008fec:	4613      	movcs	r3, r2
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ff2:	893b      	ldrh	r3, [r7, #8]
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	68f9      	ldr	r1, [r7, #12]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 fa44 	bl	8009486 <USBD_CtlSendData>
 8008ffe:	e009      	b.n	8009014 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009000:	6839      	ldr	r1, [r7, #0]
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f9ce 	bl	80093a4 <USBD_CtlError>
 8009008:	e004      	b.n	8009014 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fa95 	bl	800953a <USBD_CtlSendStatus>
 8009010:	e000      	b.n	8009014 <USBD_GetDescriptor+0x320>
    return;
 8009012:	bf00      	nop
  }
}
 8009014:	3710      	adds	r7, #16
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop

0800901c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	889b      	ldrh	r3, [r3, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d131      	bne.n	8009092 <USBD_SetAddress+0x76>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	88db      	ldrh	r3, [r3, #6]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d12d      	bne.n	8009092 <USBD_SetAddress+0x76>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	885b      	ldrh	r3, [r3, #2]
 800903a:	2b7f      	cmp	r3, #127	@ 0x7f
 800903c:	d829      	bhi.n	8009092 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	885b      	ldrh	r3, [r3, #2]
 8009042:	b2db      	uxtb	r3, r3
 8009044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009048:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b03      	cmp	r3, #3
 8009054:	d104      	bne.n	8009060 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009056:	6839      	ldr	r1, [r7, #0]
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f9a3 	bl	80093a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800905e:	e01d      	b.n	800909c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	7bfa      	ldrb	r2, [r7, #15]
 8009064:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009068:	7bfb      	ldrb	r3, [r7, #15]
 800906a:	4619      	mov	r1, r3
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 fea1 	bl	8009db4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 fa61 	bl	800953a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d004      	beq.n	8009088 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2202      	movs	r2, #2
 8009082:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009086:	e009      	b.n	800909c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009090:	e004      	b.n	800909c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009092:	6839      	ldr	r1, [r7, #0]
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 f985 	bl	80093a4 <USBD_CtlError>
  }
}
 800909a:	bf00      	nop
 800909c:	bf00      	nop
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ae:	2300      	movs	r3, #0
 80090b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	885b      	ldrh	r3, [r3, #2]
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	4b4c      	ldr	r3, [pc, #304]	@ (80091ec <USBD_SetConfig+0x148>)
 80090ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090bc:	4b4b      	ldr	r3, [pc, #300]	@ (80091ec <USBD_SetConfig+0x148>)
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d905      	bls.n	80090d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f96c 	bl	80093a4 <USBD_CtlError>
    return USBD_FAIL;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e088      	b.n	80091e2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d002      	beq.n	80090e2 <USBD_SetConfig+0x3e>
 80090dc:	2b03      	cmp	r3, #3
 80090de:	d025      	beq.n	800912c <USBD_SetConfig+0x88>
 80090e0:	e071      	b.n	80091c6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80090e2:	4b42      	ldr	r3, [pc, #264]	@ (80091ec <USBD_SetConfig+0x148>)
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d01c      	beq.n	8009124 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80090ea:	4b40      	ldr	r3, [pc, #256]	@ (80091ec <USBD_SetConfig+0x148>)
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	461a      	mov	r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090f4:	4b3d      	ldr	r3, [pc, #244]	@ (80091ec <USBD_SetConfig+0x148>)
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	4619      	mov	r1, r3
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f7ff f990 	bl	8008420 <USBD_SetClassConfig>
 8009100:	4603      	mov	r3, r0
 8009102:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009104:	7bfb      	ldrb	r3, [r7, #15]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d004      	beq.n	8009114 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 f949 	bl	80093a4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009112:	e065      	b.n	80091e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fa10 	bl	800953a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2203      	movs	r2, #3
 800911e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009122:	e05d      	b.n	80091e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fa08 	bl	800953a <USBD_CtlSendStatus>
      break;
 800912a:	e059      	b.n	80091e0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800912c:	4b2f      	ldr	r3, [pc, #188]	@ (80091ec <USBD_SetConfig+0x148>)
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d112      	bne.n	800915a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2202      	movs	r2, #2
 8009138:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800913c:	4b2b      	ldr	r3, [pc, #172]	@ (80091ec <USBD_SetConfig+0x148>)
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	461a      	mov	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009146:	4b29      	ldr	r3, [pc, #164]	@ (80091ec <USBD_SetConfig+0x148>)
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	4619      	mov	r1, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7ff f983 	bl	8008458 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 f9f1 	bl	800953a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009158:	e042      	b.n	80091e0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800915a:	4b24      	ldr	r3, [pc, #144]	@ (80091ec <USBD_SetConfig+0x148>)
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	429a      	cmp	r2, r3
 8009166:	d02a      	beq.n	80091be <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	b2db      	uxtb	r3, r3
 800916e:	4619      	mov	r1, r3
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f7ff f971 	bl	8008458 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009176:	4b1d      	ldr	r3, [pc, #116]	@ (80091ec <USBD_SetConfig+0x148>)
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	461a      	mov	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009180:	4b1a      	ldr	r3, [pc, #104]	@ (80091ec <USBD_SetConfig+0x148>)
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	4619      	mov	r1, r3
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7ff f94a 	bl	8008420 <USBD_SetClassConfig>
 800918c:	4603      	mov	r3, r0
 800918e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009190:	7bfb      	ldrb	r3, [r7, #15]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00f      	beq.n	80091b6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009196:	6839      	ldr	r1, [r7, #0]
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 f903 	bl	80093a4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	685b      	ldr	r3, [r3, #4]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	4619      	mov	r1, r3
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7ff f956 	bl	8008458 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2202      	movs	r2, #2
 80091b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80091b4:	e014      	b.n	80091e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f9bf 	bl	800953a <USBD_CtlSendStatus>
      break;
 80091bc:	e010      	b.n	80091e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f9bb 	bl	800953a <USBD_CtlSendStatus>
      break;
 80091c4:	e00c      	b.n	80091e0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f8eb 	bl	80093a4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091ce:	4b07      	ldr	r3, [pc, #28]	@ (80091ec <USBD_SetConfig+0x148>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	4619      	mov	r1, r3
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7ff f93f 	bl	8008458 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80091da:	2303      	movs	r3, #3
 80091dc:	73fb      	strb	r3, [r7, #15]
      break;
 80091de:	bf00      	nop
  }

  return ret;
 80091e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	200003a4 	.word	0x200003a4

080091f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	88db      	ldrh	r3, [r3, #6]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d004      	beq.n	800920c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 f8cd 	bl	80093a4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800920a:	e023      	b.n	8009254 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b02      	cmp	r3, #2
 8009216:	dc02      	bgt.n	800921e <USBD_GetConfig+0x2e>
 8009218:	2b00      	cmp	r3, #0
 800921a:	dc03      	bgt.n	8009224 <USBD_GetConfig+0x34>
 800921c:	e015      	b.n	800924a <USBD_GetConfig+0x5a>
 800921e:	2b03      	cmp	r3, #3
 8009220:	d00b      	beq.n	800923a <USBD_GetConfig+0x4a>
 8009222:	e012      	b.n	800924a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	3308      	adds	r3, #8
 800922e:	2201      	movs	r2, #1
 8009230:	4619      	mov	r1, r3
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f927 	bl	8009486 <USBD_CtlSendData>
        break;
 8009238:	e00c      	b.n	8009254 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	3304      	adds	r3, #4
 800923e:	2201      	movs	r2, #1
 8009240:	4619      	mov	r1, r3
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f91f 	bl	8009486 <USBD_CtlSendData>
        break;
 8009248:	e004      	b.n	8009254 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800924a:	6839      	ldr	r1, [r7, #0]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f8a9 	bl	80093a4 <USBD_CtlError>
        break;
 8009252:	bf00      	nop
}
 8009254:	bf00      	nop
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800926c:	b2db      	uxtb	r3, r3
 800926e:	3b01      	subs	r3, #1
 8009270:	2b02      	cmp	r3, #2
 8009272:	d81e      	bhi.n	80092b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	88db      	ldrh	r3, [r3, #6]
 8009278:	2b02      	cmp	r3, #2
 800927a:	d004      	beq.n	8009286 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f890 	bl	80093a4 <USBD_CtlError>
        break;
 8009284:	e01a      	b.n	80092bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2201      	movs	r2, #1
 800928a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009292:	2b00      	cmp	r3, #0
 8009294:	d005      	beq.n	80092a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	f043 0202 	orr.w	r2, r3, #2
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	330c      	adds	r3, #12
 80092a6:	2202      	movs	r2, #2
 80092a8:	4619      	mov	r1, r3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f8eb 	bl	8009486 <USBD_CtlSendData>
      break;
 80092b0:	e004      	b.n	80092bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f875 	bl	80093a4 <USBD_CtlError>
      break;
 80092ba:	bf00      	nop
  }
}
 80092bc:	bf00      	nop
 80092be:	3708      	adds	r7, #8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	885b      	ldrh	r3, [r3, #2]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d106      	bne.n	80092e4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f92b 	bl	800953a <USBD_CtlSendStatus>
  }
}
 80092e4:	bf00      	nop
 80092e6:	3708      	adds	r7, #8
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	2b02      	cmp	r3, #2
 8009302:	d80b      	bhi.n	800931c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	885b      	ldrh	r3, [r3, #2]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d10c      	bne.n	8009326 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f910 	bl	800953a <USBD_CtlSendStatus>
      }
      break;
 800931a:	e004      	b.n	8009326 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 f840 	bl	80093a4 <USBD_CtlError>
      break;
 8009324:	e000      	b.n	8009328 <USBD_ClrFeature+0x3c>
      break;
 8009326:	bf00      	nop
  }
}
 8009328:	bf00      	nop
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	781a      	ldrb	r2, [r3, #0]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	3301      	adds	r3, #1
 800934a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	781a      	ldrb	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	3301      	adds	r3, #1
 8009358:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f7ff fa90 	bl	8008880 <SWAPBYTE>
 8009360:	4603      	mov	r3, r0
 8009362:	461a      	mov	r2, r3
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3301      	adds	r3, #1
 800936c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	3301      	adds	r3, #1
 8009372:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f7ff fa83 	bl	8008880 <SWAPBYTE>
 800937a:	4603      	mov	r3, r0
 800937c:	461a      	mov	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	3301      	adds	r3, #1
 8009386:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3301      	adds	r3, #1
 800938c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800938e:	68f8      	ldr	r0, [r7, #12]
 8009390:	f7ff fa76 	bl	8008880 <SWAPBYTE>
 8009394:	4603      	mov	r3, r0
 8009396:	461a      	mov	r2, r3
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	80da      	strh	r2, [r3, #6]
}
 800939c:	bf00      	nop
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80093ae:	2180      	movs	r1, #128	@ 0x80
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 fc95 	bl	8009ce0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80093b6:	2100      	movs	r1, #0
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 fc91 	bl	8009ce0 <USBD_LL_StallEP>
}
 80093be:	bf00      	nop
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80093c6:	b580      	push	{r7, lr}
 80093c8:	b086      	sub	sp, #24
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	60f8      	str	r0, [r7, #12]
 80093ce:	60b9      	str	r1, [r7, #8]
 80093d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d036      	beq.n	800944a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80093e0:	6938      	ldr	r0, [r7, #16]
 80093e2:	f000 f836 	bl	8009452 <USBD_GetLen>
 80093e6:	4603      	mov	r3, r0
 80093e8:	3301      	adds	r3, #1
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	005b      	lsls	r3, r3, #1
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	4413      	add	r3, r2
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	7812      	ldrb	r2, [r2, #0]
 80093fe:	701a      	strb	r2, [r3, #0]
  idx++;
 8009400:	7dfb      	ldrb	r3, [r7, #23]
 8009402:	3301      	adds	r3, #1
 8009404:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009406:	7dfb      	ldrb	r3, [r7, #23]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	4413      	add	r3, r2
 800940c:	2203      	movs	r2, #3
 800940e:	701a      	strb	r2, [r3, #0]
  idx++;
 8009410:	7dfb      	ldrb	r3, [r7, #23]
 8009412:	3301      	adds	r3, #1
 8009414:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009416:	e013      	b.n	8009440 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009418:	7dfb      	ldrb	r3, [r7, #23]
 800941a:	68ba      	ldr	r2, [r7, #8]
 800941c:	4413      	add	r3, r2
 800941e:	693a      	ldr	r2, [r7, #16]
 8009420:	7812      	ldrb	r2, [r2, #0]
 8009422:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	3301      	adds	r3, #1
 8009428:	613b      	str	r3, [r7, #16]
    idx++;
 800942a:	7dfb      	ldrb	r3, [r7, #23]
 800942c:	3301      	adds	r3, #1
 800942e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009430:	7dfb      	ldrb	r3, [r7, #23]
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	4413      	add	r3, r2
 8009436:	2200      	movs	r2, #0
 8009438:	701a      	strb	r2, [r3, #0]
    idx++;
 800943a:	7dfb      	ldrb	r3, [r7, #23]
 800943c:	3301      	adds	r3, #1
 800943e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d1e7      	bne.n	8009418 <USBD_GetString+0x52>
 8009448:	e000      	b.n	800944c <USBD_GetString+0x86>
    return;
 800944a:	bf00      	nop
  }
}
 800944c:	3718      	adds	r7, #24
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009452:	b480      	push	{r7}
 8009454:	b085      	sub	sp, #20
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800945a:	2300      	movs	r3, #0
 800945c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009462:	e005      	b.n	8009470 <USBD_GetLen+0x1e>
  {
    len++;
 8009464:	7bfb      	ldrb	r3, [r7, #15]
 8009466:	3301      	adds	r3, #1
 8009468:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	3301      	adds	r3, #1
 800946e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1f5      	bne.n	8009464 <USBD_GetLen+0x12>
  }

  return len;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3714      	adds	r7, #20
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b084      	sub	sp, #16
 800948a:	af00      	add	r7, sp, #0
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2202      	movs	r2, #2
 8009496:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	2100      	movs	r1, #0
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f000 fca0 	bl	8009df2 <USBD_LL_Transmit>

  return USBD_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	60b9      	str	r1, [r7, #8]
 80094c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	2100      	movs	r1, #0
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 fc8f 	bl	8009df2 <USBD_LL_Transmit>

  return USBD_OK;
 80094d4:	2300      	movs	r3, #0
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	60b9      	str	r1, [r7, #8]
 80094e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2203      	movs	r2, #3
 80094ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	2100      	movs	r1, #0
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 fc93 	bl	8009e34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68ba      	ldr	r2, [r7, #8]
 8009528:	2100      	movs	r1, #0
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f000 fc82 	bl	8009e34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b082      	sub	sp, #8
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2204      	movs	r2, #4
 8009546:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800954a:	2300      	movs	r3, #0
 800954c:	2200      	movs	r2, #0
 800954e:	2100      	movs	r1, #0
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 fc4e 	bl	8009df2 <USBD_LL_Transmit>

  return USBD_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3708      	adds	r7, #8
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2205      	movs	r2, #5
 800956c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009570:	2300      	movs	r3, #0
 8009572:	2200      	movs	r2, #0
 8009574:	2100      	movs	r1, #0
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fc5c 	bl	8009e34 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
	...

08009588 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800958c:	2200      	movs	r2, #0
 800958e:	4912      	ldr	r1, [pc, #72]	@ (80095d8 <MX_USB_Device_Init+0x50>)
 8009590:	4812      	ldr	r0, [pc, #72]	@ (80095dc <MX_USB_Device_Init+0x54>)
 8009592:	f7fe fed7 	bl	8008344 <USBD_Init>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800959c:	f7f7 f980 	bl	80008a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80095a0:	490f      	ldr	r1, [pc, #60]	@ (80095e0 <MX_USB_Device_Init+0x58>)
 80095a2:	480e      	ldr	r0, [pc, #56]	@ (80095dc <MX_USB_Device_Init+0x54>)
 80095a4:	f7fe fefe 	bl	80083a4 <USBD_RegisterClass>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80095ae:	f7f7 f977 	bl	80008a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80095b2:	490c      	ldr	r1, [pc, #48]	@ (80095e4 <MX_USB_Device_Init+0x5c>)
 80095b4:	4809      	ldr	r0, [pc, #36]	@ (80095dc <MX_USB_Device_Init+0x54>)
 80095b6:	f7fe fe1f 	bl	80081f8 <USBD_CDC_RegisterInterface>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d001      	beq.n	80095c4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80095c0:	f7f7 f96e 	bl	80008a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80095c4:	4805      	ldr	r0, [pc, #20]	@ (80095dc <MX_USB_Device_Init+0x54>)
 80095c6:	f7fe ff14 	bl	80083f2 <USBD_Start>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80095d0:	f7f7 f966 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80095d4:	bf00      	nop
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	20000130 	.word	0x20000130
 80095dc:	200003a8 	.word	0x200003a8
 80095e0:	20000018 	.word	0x20000018
 80095e4:	2000011c 	.word	0x2000011c

080095e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80095ec:	2200      	movs	r2, #0
 80095ee:	4905      	ldr	r1, [pc, #20]	@ (8009604 <CDC_Init_FS+0x1c>)
 80095f0:	4805      	ldr	r0, [pc, #20]	@ (8009608 <CDC_Init_FS+0x20>)
 80095f2:	f7fe fe16 	bl	8008222 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80095f6:	4905      	ldr	r1, [pc, #20]	@ (800960c <CDC_Init_FS+0x24>)
 80095f8:	4803      	ldr	r0, [pc, #12]	@ (8009608 <CDC_Init_FS+0x20>)
 80095fa:	f7fe fe30 	bl	800825e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80095fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009600:	4618      	mov	r0, r3
 8009602:	bd80      	pop	{r7, pc}
 8009604:	20000e78 	.word	0x20000e78
 8009608:	200003a8 	.word	0x200003a8
 800960c:	20000678 	.word	0x20000678

08009610 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009610:	b480      	push	{r7}
 8009612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009614:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009616:	4618      	mov	r0, r3
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
 8009626:	4603      	mov	r3, r0
 8009628:	6039      	str	r1, [r7, #0]
 800962a:	71fb      	strb	r3, [r7, #7]
 800962c:	4613      	mov	r3, r2
 800962e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	2b23      	cmp	r3, #35	@ 0x23
 8009634:	d84a      	bhi.n	80096cc <CDC_Control_FS+0xac>
 8009636:	a201      	add	r2, pc, #4	@ (adr r2, 800963c <CDC_Control_FS+0x1c>)
 8009638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800963c:	080096cd 	.word	0x080096cd
 8009640:	080096cd 	.word	0x080096cd
 8009644:	080096cd 	.word	0x080096cd
 8009648:	080096cd 	.word	0x080096cd
 800964c:	080096cd 	.word	0x080096cd
 8009650:	080096cd 	.word	0x080096cd
 8009654:	080096cd 	.word	0x080096cd
 8009658:	080096cd 	.word	0x080096cd
 800965c:	080096cd 	.word	0x080096cd
 8009660:	080096cd 	.word	0x080096cd
 8009664:	080096cd 	.word	0x080096cd
 8009668:	080096cd 	.word	0x080096cd
 800966c:	080096cd 	.word	0x080096cd
 8009670:	080096cd 	.word	0x080096cd
 8009674:	080096cd 	.word	0x080096cd
 8009678:	080096cd 	.word	0x080096cd
 800967c:	080096cd 	.word	0x080096cd
 8009680:	080096cd 	.word	0x080096cd
 8009684:	080096cd 	.word	0x080096cd
 8009688:	080096cd 	.word	0x080096cd
 800968c:	080096cd 	.word	0x080096cd
 8009690:	080096cd 	.word	0x080096cd
 8009694:	080096cd 	.word	0x080096cd
 8009698:	080096cd 	.word	0x080096cd
 800969c:	080096cd 	.word	0x080096cd
 80096a0:	080096cd 	.word	0x080096cd
 80096a4:	080096cd 	.word	0x080096cd
 80096a8:	080096cd 	.word	0x080096cd
 80096ac:	080096cd 	.word	0x080096cd
 80096b0:	080096cd 	.word	0x080096cd
 80096b4:	080096cd 	.word	0x080096cd
 80096b8:	080096cd 	.word	0x080096cd
 80096bc:	080096cd 	.word	0x080096cd
 80096c0:	080096cd 	.word	0x080096cd
 80096c4:	080096cd 	.word	0x080096cd
 80096c8:	080096cd 	.word	0x080096cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80096cc:	bf00      	nop
  }

  return (USBD_OK);
 80096ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80096e6:	6879      	ldr	r1, [r7, #4]
 80096e8:	4805      	ldr	r0, [pc, #20]	@ (8009700 <CDC_Receive_FS+0x24>)
 80096ea:	f7fe fdb8 	bl	800825e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80096ee:	4804      	ldr	r0, [pc, #16]	@ (8009700 <CDC_Receive_FS+0x24>)
 80096f0:	f7fe fdfe 	bl	80082f0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80096f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	200003a8 	.word	0x200003a8

08009704 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	460b      	mov	r3, r1
 800970e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009714:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <CDC_Transmit_FS+0x48>)
 8009716:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800971a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009722:	2b00      	cmp	r3, #0
 8009724:	d001      	beq.n	800972a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009726:	2301      	movs	r3, #1
 8009728:	e00b      	b.n	8009742 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800972a:	887b      	ldrh	r3, [r7, #2]
 800972c:	461a      	mov	r2, r3
 800972e:	6879      	ldr	r1, [r7, #4]
 8009730:	4806      	ldr	r0, [pc, #24]	@ (800974c <CDC_Transmit_FS+0x48>)
 8009732:	f7fe fd76 	bl	8008222 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009736:	4805      	ldr	r0, [pc, #20]	@ (800974c <CDC_Transmit_FS+0x48>)
 8009738:	f7fe fdaa 	bl	8008290 <USBD_CDC_TransmitPacket>
 800973c:	4603      	mov	r3, r0
 800973e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009740:	7bfb      	ldrb	r3, [r7, #15]
}
 8009742:	4618      	mov	r0, r3
 8009744:	3710      	adds	r7, #16
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	200003a8 	.word	0x200003a8

08009750 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009750:	b480      	push	{r7}
 8009752:	b087      	sub	sp, #28
 8009754:	af00      	add	r7, sp, #0
 8009756:	60f8      	str	r0, [r7, #12]
 8009758:	60b9      	str	r1, [r7, #8]
 800975a:	4613      	mov	r3, r2
 800975c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009762:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009766:	4618      	mov	r0, r3
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
	...

08009774 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	4603      	mov	r3, r0
 800977c:	6039      	str	r1, [r7, #0]
 800977e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	2212      	movs	r2, #18
 8009784:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009786:	4b03      	ldr	r3, [pc, #12]	@ (8009794 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009788:	4618      	mov	r0, r3
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr
 8009794:	20000150 	.word	0x20000150

08009798 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	4603      	mov	r3, r0
 80097a0:	6039      	str	r1, [r7, #0]
 80097a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2204      	movs	r2, #4
 80097a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80097aa:	4b03      	ldr	r3, [pc, #12]	@ (80097b8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	20000164 	.word	0x20000164

080097bc <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	4603      	mov	r3, r0
 80097c4:	6039      	str	r1, [r7, #0]
 80097c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097c8:	79fb      	ldrb	r3, [r7, #7]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d105      	bne.n	80097da <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	4907      	ldr	r1, [pc, #28]	@ (80097f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80097d2:	4808      	ldr	r0, [pc, #32]	@ (80097f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80097d4:	f7ff fdf7 	bl	80093c6 <USBD_GetString>
 80097d8:	e004      	b.n	80097e4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	4904      	ldr	r1, [pc, #16]	@ (80097f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80097de:	4805      	ldr	r0, [pc, #20]	@ (80097f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80097e0:	f7ff fdf1 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097e4:	4b02      	ldr	r3, [pc, #8]	@ (80097f0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	20001678 	.word	0x20001678
 80097f4:	0800a924 	.word	0x0800a924

080097f8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4603      	mov	r3, r0
 8009800:	6039      	str	r1, [r7, #0]
 8009802:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	4904      	ldr	r1, [pc, #16]	@ (8009818 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8009808:	4804      	ldr	r0, [pc, #16]	@ (800981c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800980a:	f7ff fddc 	bl	80093c6 <USBD_GetString>
  return USBD_StrDesc;
 800980e:	4b02      	ldr	r3, [pc, #8]	@ (8009818 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8009810:	4618      	mov	r0, r3
 8009812:	3708      	adds	r7, #8
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	20001678 	.word	0x20001678
 800981c:	0800a93c 	.word	0x0800a93c

08009820 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	6039      	str	r1, [r7, #0]
 800982a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	221a      	movs	r2, #26
 8009830:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009832:	f000 f843 	bl	80098bc <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009836:	4b02      	ldr	r3, [pc, #8]	@ (8009840 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8009838:	4618      	mov	r0, r3
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20000168 	.word	0x20000168

08009844 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	4603      	mov	r3, r0
 800984c:	6039      	str	r1, [r7, #0]
 800984e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d105      	bne.n	8009862 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009856:	683a      	ldr	r2, [r7, #0]
 8009858:	4907      	ldr	r1, [pc, #28]	@ (8009878 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800985a:	4808      	ldr	r0, [pc, #32]	@ (800987c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800985c:	f7ff fdb3 	bl	80093c6 <USBD_GetString>
 8009860:	e004      	b.n	800986c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009862:	683a      	ldr	r2, [r7, #0]
 8009864:	4904      	ldr	r1, [pc, #16]	@ (8009878 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009866:	4805      	ldr	r0, [pc, #20]	@ (800987c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009868:	f7ff fdad 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800986c:	4b02      	ldr	r3, [pc, #8]	@ (8009878 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800986e:	4618      	mov	r0, r3
 8009870:	3708      	adds	r7, #8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	20001678 	.word	0x20001678
 800987c:	0800a950 	.word	0x0800a950

08009880 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	4603      	mov	r3, r0
 8009888:	6039      	str	r1, [r7, #0]
 800988a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800988c:	79fb      	ldrb	r3, [r7, #7]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d105      	bne.n	800989e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009892:	683a      	ldr	r2, [r7, #0]
 8009894:	4907      	ldr	r1, [pc, #28]	@ (80098b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009896:	4808      	ldr	r0, [pc, #32]	@ (80098b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009898:	f7ff fd95 	bl	80093c6 <USBD_GetString>
 800989c:	e004      	b.n	80098a8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800989e:	683a      	ldr	r2, [r7, #0]
 80098a0:	4904      	ldr	r1, [pc, #16]	@ (80098b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80098a2:	4805      	ldr	r0, [pc, #20]	@ (80098b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80098a4:	f7ff fd8f 	bl	80093c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80098a8:	4b02      	ldr	r3, [pc, #8]	@ (80098b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20001678 	.word	0x20001678
 80098b8:	0800a95c 	.word	0x0800a95c

080098bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80098c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009900 <Get_SerialNum+0x44>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80098c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009904 <Get_SerialNum+0x48>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80098ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009908 <Get_SerialNum+0x4c>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4413      	add	r3, r2
 80098da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d009      	beq.n	80098f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098e2:	2208      	movs	r2, #8
 80098e4:	4909      	ldr	r1, [pc, #36]	@ (800990c <Get_SerialNum+0x50>)
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f000 f814 	bl	8009914 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098ec:	2204      	movs	r2, #4
 80098ee:	4908      	ldr	r1, [pc, #32]	@ (8009910 <Get_SerialNum+0x54>)
 80098f0:	68b8      	ldr	r0, [r7, #8]
 80098f2:	f000 f80f 	bl	8009914 <IntToUnicode>
  }
}
 80098f6:	bf00      	nop
 80098f8:	3710      	adds	r7, #16
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	1fff7590 	.word	0x1fff7590
 8009904:	1fff7594 	.word	0x1fff7594
 8009908:	1fff7598 	.word	0x1fff7598
 800990c:	2000016a 	.word	0x2000016a
 8009910:	2000017a 	.word	0x2000017a

08009914 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009914:	b480      	push	{r7}
 8009916:	b087      	sub	sp, #28
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	4613      	mov	r3, r2
 8009920:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009922:	2300      	movs	r3, #0
 8009924:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009926:	2300      	movs	r3, #0
 8009928:	75fb      	strb	r3, [r7, #23]
 800992a:	e027      	b.n	800997c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	0f1b      	lsrs	r3, r3, #28
 8009930:	2b09      	cmp	r3, #9
 8009932:	d80b      	bhi.n	800994c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	0f1b      	lsrs	r3, r3, #28
 8009938:	b2da      	uxtb	r2, r3
 800993a:	7dfb      	ldrb	r3, [r7, #23]
 800993c:	005b      	lsls	r3, r3, #1
 800993e:	4619      	mov	r1, r3
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	440b      	add	r3, r1
 8009944:	3230      	adds	r2, #48	@ 0x30
 8009946:	b2d2      	uxtb	r2, r2
 8009948:	701a      	strb	r2, [r3, #0]
 800994a:	e00a      	b.n	8009962 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	0f1b      	lsrs	r3, r3, #28
 8009950:	b2da      	uxtb	r2, r3
 8009952:	7dfb      	ldrb	r3, [r7, #23]
 8009954:	005b      	lsls	r3, r3, #1
 8009956:	4619      	mov	r1, r3
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	440b      	add	r3, r1
 800995c:	3237      	adds	r2, #55	@ 0x37
 800995e:	b2d2      	uxtb	r2, r2
 8009960:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	011b      	lsls	r3, r3, #4
 8009966:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009968:	7dfb      	ldrb	r3, [r7, #23]
 800996a:	005b      	lsls	r3, r3, #1
 800996c:	3301      	adds	r3, #1
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	4413      	add	r3, r2
 8009972:	2200      	movs	r2, #0
 8009974:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009976:	7dfb      	ldrb	r3, [r7, #23]
 8009978:	3301      	adds	r3, #1
 800997a:	75fb      	strb	r3, [r7, #23]
 800997c:	7dfa      	ldrb	r2, [r7, #23]
 800997e:	79fb      	ldrb	r3, [r7, #7]
 8009980:	429a      	cmp	r2, r3
 8009982:	d3d3      	bcc.n	800992c <IntToUnicode+0x18>
  }
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	371c      	adds	r7, #28
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
	...

08009994 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b098      	sub	sp, #96	@ 0x60
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800999c:	f107 030c 	add.w	r3, r7, #12
 80099a0:	2254      	movs	r2, #84	@ 0x54
 80099a2:	2100      	movs	r1, #0
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fb2f 	bl	800a008 <memset>
  if(pcdHandle->Instance==USB)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a15      	ldr	r2, [pc, #84]	@ (8009a04 <HAL_PCD_MspInit+0x70>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d123      	bne.n	80099fc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80099b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80099b8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80099ba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80099be:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80099c0:	f107 030c 	add.w	r3, r7, #12
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7fa fba3 	bl	8004110 <HAL_RCCEx_PeriphCLKConfig>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80099d0:	f7f6 ff66 	bl	80008a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80099d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a08 <HAL_PCD_MspInit+0x74>)
 80099d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099d8:	4a0b      	ldr	r2, [pc, #44]	@ (8009a08 <HAL_PCD_MspInit+0x74>)
 80099da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80099de:	6593      	str	r3, [r2, #88]	@ 0x58
 80099e0:	4b09      	ldr	r3, [pc, #36]	@ (8009a08 <HAL_PCD_MspInit+0x74>)
 80099e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099e8:	60bb      	str	r3, [r7, #8]
 80099ea:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80099ec:	2200      	movs	r2, #0
 80099ee:	2100      	movs	r1, #0
 80099f0:	2014      	movs	r0, #20
 80099f2:	f7f7 fba8 	bl	8001146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80099f6:	2014      	movs	r0, #20
 80099f8:	f7f7 fbbf 	bl	800117a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80099fc:	bf00      	nop
 80099fe:	3760      	adds	r7, #96	@ 0x60
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}
 8009a04:	40005c00 	.word	0x40005c00
 8009a08:	40021000 	.word	0x40021000

08009a0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009a20:	4619      	mov	r1, r3
 8009a22:	4610      	mov	r0, r2
 8009a24:	f7fe fd30 	bl	8008488 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8009a28:	bf00      	nop
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b082      	sub	sp, #8
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	460b      	mov	r3, r1
 8009a3a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009a42:	78fa      	ldrb	r2, [r7, #3]
 8009a44:	6879      	ldr	r1, [r7, #4]
 8009a46:	4613      	mov	r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	00db      	lsls	r3, r3, #3
 8009a4e:	440b      	add	r3, r1
 8009a50:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	78fb      	ldrb	r3, [r7, #3]
 8009a58:	4619      	mov	r1, r3
 8009a5a:	f7fe fd6a 	bl	8008532 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8009a5e:	bf00      	nop
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b082      	sub	sp, #8
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009a78:	78fa      	ldrb	r2, [r7, #3]
 8009a7a:	6879      	ldr	r1, [r7, #4]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4413      	add	r3, r2
 8009a82:	00db      	lsls	r3, r3, #3
 8009a84:	440b      	add	r3, r1
 8009a86:	3324      	adds	r3, #36	@ 0x24
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	78fb      	ldrb	r3, [r7, #3]
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	f7fe fdb3 	bl	80085f8 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8009a92:	bf00      	nop
 8009a94:	3708      	adds	r7, #8
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}

08009a9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a9a:	b580      	push	{r7, lr}
 8009a9c:	b082      	sub	sp, #8
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7fe fec7 	bl	800883c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8009aae:	bf00      	nop
 8009ab0:	3708      	adds	r7, #8
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}

08009ab6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	795b      	ldrb	r3, [r3, #5]
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	d001      	beq.n	8009ace <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009aca:	f7f6 fee9 	bl	80008a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ad4:	7bfa      	ldrb	r2, [r7, #15]
 8009ad6:	4611      	mov	r1, r2
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f7fe fe71 	bl	80087c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fe fe1d 	bl	8008724 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8009aea:	bf00      	nop
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
	...

08009af4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7fe fe6c 	bl	80087e0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	7a5b      	ldrb	r3, [r3, #9]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d005      	beq.n	8009b1c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b10:	4b04      	ldr	r3, [pc, #16]	@ (8009b24 <HAL_PCD_SuspendCallback+0x30>)
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	4a03      	ldr	r2, [pc, #12]	@ (8009b24 <HAL_PCD_SuspendCallback+0x30>)
 8009b16:	f043 0306 	orr.w	r3, r3, #6
 8009b1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009b1c:	bf00      	nop
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	e000ed00 	.word	0xe000ed00

08009b28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	7a5b      	ldrb	r3, [r3, #9]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d007      	beq.n	8009b48 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b38:	4b08      	ldr	r3, [pc, #32]	@ (8009b5c <HAL_PCD_ResumeCallback+0x34>)
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	4a07      	ldr	r2, [pc, #28]	@ (8009b5c <HAL_PCD_ResumeCallback+0x34>)
 8009b3e:	f023 0306 	bic.w	r3, r3, #6
 8009b42:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009b44:	f000 f9f8 	bl	8009f38 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7fe fe5c 	bl	800880c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009b54:	bf00      	nop
 8009b56:	3708      	adds	r7, #8
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	e000ed00 	.word	0xe000ed00

08009b60 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8009b68:	4a2b      	ldr	r2, [pc, #172]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a29      	ldr	r2, [pc, #164]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b74:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8009b78:	4b27      	ldr	r3, [pc, #156]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b7a:	4a28      	ldr	r2, [pc, #160]	@ (8009c1c <USBD_LL_Init+0xbc>)
 8009b7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009b7e:	4b26      	ldr	r3, [pc, #152]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b80:	2208      	movs	r2, #8
 8009b82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009b84:	4b24      	ldr	r3, [pc, #144]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b86:	2202      	movs	r2, #2
 8009b88:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009b8a:	4b23      	ldr	r3, [pc, #140]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8009b90:	4b21      	ldr	r3, [pc, #132]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009b96:	4b20      	ldr	r3, [pc, #128]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009ba8:	481b      	ldr	r0, [pc, #108]	@ (8009c18 <USBD_LL_Init+0xb8>)
 8009baa:	f7f7 ffcd 	bl	8001b48 <HAL_PCD_Init>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d001      	beq.n	8009bb8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8009bb4:	f7f6 fe74 	bl	80008a0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bbe:	2318      	movs	r3, #24
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	f7f9 fc54 	bl	8003470 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bce:	2358      	movs	r3, #88	@ 0x58
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2180      	movs	r1, #128	@ 0x80
 8009bd4:	f7f9 fc4c 	bl	8003470 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bde:	23c0      	movs	r3, #192	@ 0xc0
 8009be0:	2200      	movs	r2, #0
 8009be2:	2181      	movs	r1, #129	@ 0x81
 8009be4:	f7f9 fc44 	bl	8003470 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bee:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	2101      	movs	r1, #1
 8009bf6:	f7f9 fc3b 	bl	8003470 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009c00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009c04:	2200      	movs	r2, #0
 8009c06:	2182      	movs	r1, #130	@ 0x82
 8009c08:	f7f9 fc32 	bl	8003470 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3708      	adds	r7, #8
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	20001878 	.word	0x20001878
 8009c1c:	40005c00 	.word	0x40005c00

08009c20 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7f8 f854 	bl	8001ce4 <HAL_PCD_Start>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c40:	7bfb      	ldrb	r3, [r7, #15]
 8009c42:	4618      	mov	r0, r3
 8009c44:	f000 f97e 	bl	8009f44 <USBD_Get_USB_Status>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3710      	adds	r7, #16
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}

08009c56 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b084      	sub	sp, #16
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
 8009c5e:	4608      	mov	r0, r1
 8009c60:	4611      	mov	r1, r2
 8009c62:	461a      	mov	r2, r3
 8009c64:	4603      	mov	r3, r0
 8009c66:	70fb      	strb	r3, [r7, #3]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	70bb      	strb	r3, [r7, #2]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c70:	2300      	movs	r3, #0
 8009c72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c74:	2300      	movs	r3, #0
 8009c76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009c7e:	78bb      	ldrb	r3, [r7, #2]
 8009c80:	883a      	ldrh	r2, [r7, #0]
 8009c82:	78f9      	ldrb	r1, [r7, #3]
 8009c84:	f7f8 f99b 	bl	8001fbe <HAL_PCD_EP_Open>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c8c:	7bfb      	ldrb	r3, [r7, #15]
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f000 f958 	bl	8009f44 <USBD_Get_USB_Status>
 8009c94:	4603      	mov	r3, r0
 8009c96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c98:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ca2:	b580      	push	{r7, lr}
 8009ca4:	b084      	sub	sp, #16
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
 8009caa:	460b      	mov	r3, r1
 8009cac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009cbc:	78fa      	ldrb	r2, [r7, #3]
 8009cbe:	4611      	mov	r1, r2
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7f8 f9db 	bl	800207c <HAL_PCD_EP_Close>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cca:	7bfb      	ldrb	r3, [r7, #15]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 f939 	bl	8009f44 <USBD_Get_USB_Status>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3710      	adds	r7, #16
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009cfa:	78fa      	ldrb	r2, [r7, #3]
 8009cfc:	4611      	mov	r1, r2
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f7f8 fa84 	bl	800220c <HAL_PCD_EP_SetStall>
 8009d04:	4603      	mov	r3, r0
 8009d06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d08:	7bfb      	ldrb	r3, [r7, #15]
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f000 f91a 	bl	8009f44 <USBD_Get_USB_Status>
 8009d10:	4603      	mov	r3, r0
 8009d12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3710      	adds	r7, #16
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}

08009d1e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d1e:	b580      	push	{r7, lr}
 8009d20:	b084      	sub	sp, #16
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
 8009d26:	460b      	mov	r3, r1
 8009d28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009d38:	78fa      	ldrb	r2, [r7, #3]
 8009d3a:	4611      	mov	r1, r2
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7f8 fab7 	bl	80022b0 <HAL_PCD_EP_ClrStall>
 8009d42:	4603      	mov	r3, r0
 8009d44:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d46:	7bfb      	ldrb	r3, [r7, #15]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f000 f8fb 	bl	8009f44 <USBD_Get_USB_Status>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d52:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b085      	sub	sp, #20
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	460b      	mov	r3, r1
 8009d66:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009d6e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009d70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	da0b      	bge.n	8009d90 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009d78:	78fb      	ldrb	r3, [r7, #3]
 8009d7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d7e:	68f9      	ldr	r1, [r7, #12]
 8009d80:	4613      	mov	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	4413      	add	r3, r2
 8009d86:	00db      	lsls	r3, r3, #3
 8009d88:	440b      	add	r3, r1
 8009d8a:	3312      	adds	r3, #18
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	e00b      	b.n	8009da8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009d90:	78fb      	ldrb	r3, [r7, #3]
 8009d92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d96:	68f9      	ldr	r1, [r7, #12]
 8009d98:	4613      	mov	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4413      	add	r3, r2
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	440b      	add	r3, r1
 8009da2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8009da6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3714      	adds	r7, #20
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009dce:	78fa      	ldrb	r2, [r7, #3]
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7f8 f8cf 	bl	8001f76 <HAL_PCD_SetAddress>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f000 f8b0 	bl	8009f44 <USBD_Get_USB_Status>
 8009de4:	4603      	mov	r3, r0
 8009de6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009de8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b086      	sub	sp, #24
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	60f8      	str	r0, [r7, #12]
 8009dfa:	607a      	str	r2, [r7, #4]
 8009dfc:	603b      	str	r3, [r7, #0]
 8009dfe:	460b      	mov	r3, r1
 8009e00:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e02:	2300      	movs	r3, #0
 8009e04:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e06:	2300      	movs	r3, #0
 8009e08:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009e10:	7af9      	ldrb	r1, [r7, #11]
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	f7f8 f9c2 	bl	800219e <HAL_PCD_EP_Transmit>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e1e:	7dfb      	ldrb	r3, [r7, #23]
 8009e20:	4618      	mov	r0, r3
 8009e22:	f000 f88f 	bl	8009f44 <USBD_Get_USB_Status>
 8009e26:	4603      	mov	r3, r0
 8009e28:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009e2a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3718      	adds	r7, #24
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b086      	sub	sp, #24
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	607a      	str	r2, [r7, #4]
 8009e3e:	603b      	str	r3, [r7, #0]
 8009e40:	460b      	mov	r3, r1
 8009e42:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e44:	2300      	movs	r3, #0
 8009e46:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009e52:	7af9      	ldrb	r1, [r7, #11]
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	f7f8 f958 	bl	800210c <HAL_PCD_EP_Receive>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e60:	7dfb      	ldrb	r3, [r7, #23]
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 f86e 	bl	8009f44 <USBD_Get_USB_Status>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009e6c:	7dbb      	ldrb	r3, [r7, #22]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3718      	adds	r7, #24
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b082      	sub	sp, #8
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
 8009e7e:	460b      	mov	r3, r1
 8009e80:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009e88:	78fa      	ldrb	r2, [r7, #3]
 8009e8a:	4611      	mov	r1, r2
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7f8 f96e 	bl	800216e <HAL_PCD_EP_GetRxCount>
 8009e92:	4603      	mov	r3, r0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3708      	adds	r7, #8
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8009ea8:	78fb      	ldrb	r3, [r7, #3]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d002      	beq.n	8009eb4 <HAL_PCDEx_LPM_Callback+0x18>
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d013      	beq.n	8009eda <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8009eb2:	e023      	b.n	8009efc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	7a5b      	ldrb	r3, [r3, #9]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d007      	beq.n	8009ecc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009ebc:	f000 f83c 	bl	8009f38 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ec0:	4b10      	ldr	r3, [pc, #64]	@ (8009f04 <HAL_PCDEx_LPM_Callback+0x68>)
 8009ec2:	691b      	ldr	r3, [r3, #16]
 8009ec4:	4a0f      	ldr	r2, [pc, #60]	@ (8009f04 <HAL_PCDEx_LPM_Callback+0x68>)
 8009ec6:	f023 0306 	bic.w	r3, r3, #6
 8009eca:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7fe fc9a 	bl	800880c <USBD_LL_Resume>
    break;
 8009ed8:	e010      	b.n	8009efc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7fe fc7d 	bl	80087e0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	7a5b      	ldrb	r3, [r3, #9]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d005      	beq.n	8009efa <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009eee:	4b05      	ldr	r3, [pc, #20]	@ (8009f04 <HAL_PCDEx_LPM_Callback+0x68>)
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	4a04      	ldr	r2, [pc, #16]	@ (8009f04 <HAL_PCDEx_LPM_Callback+0x68>)
 8009ef4:	f043 0306 	orr.w	r3, r3, #6
 8009ef8:	6113      	str	r3, [r2, #16]
    break;
 8009efa:	bf00      	nop
}
 8009efc:	bf00      	nop
 8009efe:	3708      	adds	r7, #8
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	e000ed00 	.word	0xe000ed00

08009f08 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b083      	sub	sp, #12
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009f10:	4b03      	ldr	r3, [pc, #12]	@ (8009f20 <USBD_static_malloc+0x18>)
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr
 8009f1e:	bf00      	nop
 8009f20:	20001b54 	.word	0x20001b54

08009f24 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]

}
 8009f2c:	bf00      	nop
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009f3c:	f7f6 fb7e 	bl	800063c <SystemClock_Config>
}
 8009f40:	bf00      	nop
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f52:	79fb      	ldrb	r3, [r7, #7]
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d817      	bhi.n	8009f88 <USBD_Get_USB_Status+0x44>
 8009f58:	a201      	add	r2, pc, #4	@ (adr r2, 8009f60 <USBD_Get_USB_Status+0x1c>)
 8009f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f5e:	bf00      	nop
 8009f60:	08009f71 	.word	0x08009f71
 8009f64:	08009f77 	.word	0x08009f77
 8009f68:	08009f7d 	.word	0x08009f7d
 8009f6c:	08009f83 	.word	0x08009f83
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f70:	2300      	movs	r3, #0
 8009f72:	73fb      	strb	r3, [r7, #15]
    break;
 8009f74:	e00b      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f76:	2303      	movs	r3, #3
 8009f78:	73fb      	strb	r3, [r7, #15]
    break;
 8009f7a:	e008      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f80:	e005      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f82:	2303      	movs	r3, #3
 8009f84:	73fb      	strb	r3, [r7, #15]
    break;
 8009f86:	e002      	b.n	8009f8e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f8c:	bf00      	nop
  }
  return usb_status;
 8009f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3714      	adds	r7, #20
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <sniprintf>:
 8009f9c:	b40c      	push	{r2, r3}
 8009f9e:	b530      	push	{r4, r5, lr}
 8009fa0:	4b18      	ldr	r3, [pc, #96]	@ (800a004 <sniprintf+0x68>)
 8009fa2:	1e0c      	subs	r4, r1, #0
 8009fa4:	681d      	ldr	r5, [r3, #0]
 8009fa6:	b09d      	sub	sp, #116	@ 0x74
 8009fa8:	da08      	bge.n	8009fbc <sniprintf+0x20>
 8009faa:	238b      	movs	r3, #139	@ 0x8b
 8009fac:	602b      	str	r3, [r5, #0]
 8009fae:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb2:	b01d      	add	sp, #116	@ 0x74
 8009fb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009fb8:	b002      	add	sp, #8
 8009fba:	4770      	bx	lr
 8009fbc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009fc0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009fc4:	f04f 0300 	mov.w	r3, #0
 8009fc8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009fca:	bf14      	ite	ne
 8009fcc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009fd0:	4623      	moveq	r3, r4
 8009fd2:	9304      	str	r3, [sp, #16]
 8009fd4:	9307      	str	r3, [sp, #28]
 8009fd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009fda:	9002      	str	r0, [sp, #8]
 8009fdc:	9006      	str	r0, [sp, #24]
 8009fde:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009fe2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009fe4:	ab21      	add	r3, sp, #132	@ 0x84
 8009fe6:	a902      	add	r1, sp, #8
 8009fe8:	4628      	mov	r0, r5
 8009fea:	9301      	str	r3, [sp, #4]
 8009fec:	f000 f994 	bl	800a318 <_svfiprintf_r>
 8009ff0:	1c43      	adds	r3, r0, #1
 8009ff2:	bfbc      	itt	lt
 8009ff4:	238b      	movlt	r3, #139	@ 0x8b
 8009ff6:	602b      	strlt	r3, [r5, #0]
 8009ff8:	2c00      	cmp	r4, #0
 8009ffa:	d0da      	beq.n	8009fb2 <sniprintf+0x16>
 8009ffc:	9b02      	ldr	r3, [sp, #8]
 8009ffe:	2200      	movs	r2, #0
 800a000:	701a      	strb	r2, [r3, #0]
 800a002:	e7d6      	b.n	8009fb2 <sniprintf+0x16>
 800a004:	20000184 	.word	0x20000184

0800a008 <memset>:
 800a008:	4402      	add	r2, r0
 800a00a:	4603      	mov	r3, r0
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d100      	bne.n	800a012 <memset+0xa>
 800a010:	4770      	bx	lr
 800a012:	f803 1b01 	strb.w	r1, [r3], #1
 800a016:	e7f9      	b.n	800a00c <memset+0x4>

0800a018 <__errno>:
 800a018:	4b01      	ldr	r3, [pc, #4]	@ (800a020 <__errno+0x8>)
 800a01a:	6818      	ldr	r0, [r3, #0]
 800a01c:	4770      	bx	lr
 800a01e:	bf00      	nop
 800a020:	20000184 	.word	0x20000184

0800a024 <__libc_init_array>:
 800a024:	b570      	push	{r4, r5, r6, lr}
 800a026:	4d0d      	ldr	r5, [pc, #52]	@ (800a05c <__libc_init_array+0x38>)
 800a028:	4c0d      	ldr	r4, [pc, #52]	@ (800a060 <__libc_init_array+0x3c>)
 800a02a:	1b64      	subs	r4, r4, r5
 800a02c:	10a4      	asrs	r4, r4, #2
 800a02e:	2600      	movs	r6, #0
 800a030:	42a6      	cmp	r6, r4
 800a032:	d109      	bne.n	800a048 <__libc_init_array+0x24>
 800a034:	4d0b      	ldr	r5, [pc, #44]	@ (800a064 <__libc_init_array+0x40>)
 800a036:	4c0c      	ldr	r4, [pc, #48]	@ (800a068 <__libc_init_array+0x44>)
 800a038:	f000 fc64 	bl	800a904 <_init>
 800a03c:	1b64      	subs	r4, r4, r5
 800a03e:	10a4      	asrs	r4, r4, #2
 800a040:	2600      	movs	r6, #0
 800a042:	42a6      	cmp	r6, r4
 800a044:	d105      	bne.n	800a052 <__libc_init_array+0x2e>
 800a046:	bd70      	pop	{r4, r5, r6, pc}
 800a048:	f855 3b04 	ldr.w	r3, [r5], #4
 800a04c:	4798      	blx	r3
 800a04e:	3601      	adds	r6, #1
 800a050:	e7ee      	b.n	800a030 <__libc_init_array+0xc>
 800a052:	f855 3b04 	ldr.w	r3, [r5], #4
 800a056:	4798      	blx	r3
 800a058:	3601      	adds	r6, #1
 800a05a:	e7f2      	b.n	800a042 <__libc_init_array+0x1e>
 800a05c:	0800a9e8 	.word	0x0800a9e8
 800a060:	0800a9e8 	.word	0x0800a9e8
 800a064:	0800a9e8 	.word	0x0800a9e8
 800a068:	0800a9ec 	.word	0x0800a9ec

0800a06c <__retarget_lock_acquire_recursive>:
 800a06c:	4770      	bx	lr

0800a06e <__retarget_lock_release_recursive>:
 800a06e:	4770      	bx	lr

0800a070 <_free_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4605      	mov	r5, r0
 800a074:	2900      	cmp	r1, #0
 800a076:	d041      	beq.n	800a0fc <_free_r+0x8c>
 800a078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a07c:	1f0c      	subs	r4, r1, #4
 800a07e:	2b00      	cmp	r3, #0
 800a080:	bfb8      	it	lt
 800a082:	18e4      	addlt	r4, r4, r3
 800a084:	f000 f8e0 	bl	800a248 <__malloc_lock>
 800a088:	4a1d      	ldr	r2, [pc, #116]	@ (800a100 <_free_r+0x90>)
 800a08a:	6813      	ldr	r3, [r2, #0]
 800a08c:	b933      	cbnz	r3, 800a09c <_free_r+0x2c>
 800a08e:	6063      	str	r3, [r4, #4]
 800a090:	6014      	str	r4, [r2, #0]
 800a092:	4628      	mov	r0, r5
 800a094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a098:	f000 b8dc 	b.w	800a254 <__malloc_unlock>
 800a09c:	42a3      	cmp	r3, r4
 800a09e:	d908      	bls.n	800a0b2 <_free_r+0x42>
 800a0a0:	6820      	ldr	r0, [r4, #0]
 800a0a2:	1821      	adds	r1, r4, r0
 800a0a4:	428b      	cmp	r3, r1
 800a0a6:	bf01      	itttt	eq
 800a0a8:	6819      	ldreq	r1, [r3, #0]
 800a0aa:	685b      	ldreq	r3, [r3, #4]
 800a0ac:	1809      	addeq	r1, r1, r0
 800a0ae:	6021      	streq	r1, [r4, #0]
 800a0b0:	e7ed      	b.n	800a08e <_free_r+0x1e>
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	685b      	ldr	r3, [r3, #4]
 800a0b6:	b10b      	cbz	r3, 800a0bc <_free_r+0x4c>
 800a0b8:	42a3      	cmp	r3, r4
 800a0ba:	d9fa      	bls.n	800a0b2 <_free_r+0x42>
 800a0bc:	6811      	ldr	r1, [r2, #0]
 800a0be:	1850      	adds	r0, r2, r1
 800a0c0:	42a0      	cmp	r0, r4
 800a0c2:	d10b      	bne.n	800a0dc <_free_r+0x6c>
 800a0c4:	6820      	ldr	r0, [r4, #0]
 800a0c6:	4401      	add	r1, r0
 800a0c8:	1850      	adds	r0, r2, r1
 800a0ca:	4283      	cmp	r3, r0
 800a0cc:	6011      	str	r1, [r2, #0]
 800a0ce:	d1e0      	bne.n	800a092 <_free_r+0x22>
 800a0d0:	6818      	ldr	r0, [r3, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	6053      	str	r3, [r2, #4]
 800a0d6:	4408      	add	r0, r1
 800a0d8:	6010      	str	r0, [r2, #0]
 800a0da:	e7da      	b.n	800a092 <_free_r+0x22>
 800a0dc:	d902      	bls.n	800a0e4 <_free_r+0x74>
 800a0de:	230c      	movs	r3, #12
 800a0e0:	602b      	str	r3, [r5, #0]
 800a0e2:	e7d6      	b.n	800a092 <_free_r+0x22>
 800a0e4:	6820      	ldr	r0, [r4, #0]
 800a0e6:	1821      	adds	r1, r4, r0
 800a0e8:	428b      	cmp	r3, r1
 800a0ea:	bf04      	itt	eq
 800a0ec:	6819      	ldreq	r1, [r3, #0]
 800a0ee:	685b      	ldreq	r3, [r3, #4]
 800a0f0:	6063      	str	r3, [r4, #4]
 800a0f2:	bf04      	itt	eq
 800a0f4:	1809      	addeq	r1, r1, r0
 800a0f6:	6021      	streq	r1, [r4, #0]
 800a0f8:	6054      	str	r4, [r2, #4]
 800a0fa:	e7ca      	b.n	800a092 <_free_r+0x22>
 800a0fc:	bd38      	pop	{r3, r4, r5, pc}
 800a0fe:	bf00      	nop
 800a100:	20001eb8 	.word	0x20001eb8

0800a104 <sbrk_aligned>:
 800a104:	b570      	push	{r4, r5, r6, lr}
 800a106:	4e0f      	ldr	r6, [pc, #60]	@ (800a144 <sbrk_aligned+0x40>)
 800a108:	460c      	mov	r4, r1
 800a10a:	6831      	ldr	r1, [r6, #0]
 800a10c:	4605      	mov	r5, r0
 800a10e:	b911      	cbnz	r1, 800a116 <sbrk_aligned+0x12>
 800a110:	f000 fba4 	bl	800a85c <_sbrk_r>
 800a114:	6030      	str	r0, [r6, #0]
 800a116:	4621      	mov	r1, r4
 800a118:	4628      	mov	r0, r5
 800a11a:	f000 fb9f 	bl	800a85c <_sbrk_r>
 800a11e:	1c43      	adds	r3, r0, #1
 800a120:	d103      	bne.n	800a12a <sbrk_aligned+0x26>
 800a122:	f04f 34ff 	mov.w	r4, #4294967295
 800a126:	4620      	mov	r0, r4
 800a128:	bd70      	pop	{r4, r5, r6, pc}
 800a12a:	1cc4      	adds	r4, r0, #3
 800a12c:	f024 0403 	bic.w	r4, r4, #3
 800a130:	42a0      	cmp	r0, r4
 800a132:	d0f8      	beq.n	800a126 <sbrk_aligned+0x22>
 800a134:	1a21      	subs	r1, r4, r0
 800a136:	4628      	mov	r0, r5
 800a138:	f000 fb90 	bl	800a85c <_sbrk_r>
 800a13c:	3001      	adds	r0, #1
 800a13e:	d1f2      	bne.n	800a126 <sbrk_aligned+0x22>
 800a140:	e7ef      	b.n	800a122 <sbrk_aligned+0x1e>
 800a142:	bf00      	nop
 800a144:	20001eb4 	.word	0x20001eb4

0800a148 <_malloc_r>:
 800a148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a14c:	1ccd      	adds	r5, r1, #3
 800a14e:	f025 0503 	bic.w	r5, r5, #3
 800a152:	3508      	adds	r5, #8
 800a154:	2d0c      	cmp	r5, #12
 800a156:	bf38      	it	cc
 800a158:	250c      	movcc	r5, #12
 800a15a:	2d00      	cmp	r5, #0
 800a15c:	4606      	mov	r6, r0
 800a15e:	db01      	blt.n	800a164 <_malloc_r+0x1c>
 800a160:	42a9      	cmp	r1, r5
 800a162:	d904      	bls.n	800a16e <_malloc_r+0x26>
 800a164:	230c      	movs	r3, #12
 800a166:	6033      	str	r3, [r6, #0]
 800a168:	2000      	movs	r0, #0
 800a16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a16e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a244 <_malloc_r+0xfc>
 800a172:	f000 f869 	bl	800a248 <__malloc_lock>
 800a176:	f8d8 3000 	ldr.w	r3, [r8]
 800a17a:	461c      	mov	r4, r3
 800a17c:	bb44      	cbnz	r4, 800a1d0 <_malloc_r+0x88>
 800a17e:	4629      	mov	r1, r5
 800a180:	4630      	mov	r0, r6
 800a182:	f7ff ffbf 	bl	800a104 <sbrk_aligned>
 800a186:	1c43      	adds	r3, r0, #1
 800a188:	4604      	mov	r4, r0
 800a18a:	d158      	bne.n	800a23e <_malloc_r+0xf6>
 800a18c:	f8d8 4000 	ldr.w	r4, [r8]
 800a190:	4627      	mov	r7, r4
 800a192:	2f00      	cmp	r7, #0
 800a194:	d143      	bne.n	800a21e <_malloc_r+0xd6>
 800a196:	2c00      	cmp	r4, #0
 800a198:	d04b      	beq.n	800a232 <_malloc_r+0xea>
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	4639      	mov	r1, r7
 800a19e:	4630      	mov	r0, r6
 800a1a0:	eb04 0903 	add.w	r9, r4, r3
 800a1a4:	f000 fb5a 	bl	800a85c <_sbrk_r>
 800a1a8:	4581      	cmp	r9, r0
 800a1aa:	d142      	bne.n	800a232 <_malloc_r+0xea>
 800a1ac:	6821      	ldr	r1, [r4, #0]
 800a1ae:	1a6d      	subs	r5, r5, r1
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f7ff ffa6 	bl	800a104 <sbrk_aligned>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	d03a      	beq.n	800a232 <_malloc_r+0xea>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	442b      	add	r3, r5
 800a1c0:	6023      	str	r3, [r4, #0]
 800a1c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a1c6:	685a      	ldr	r2, [r3, #4]
 800a1c8:	bb62      	cbnz	r2, 800a224 <_malloc_r+0xdc>
 800a1ca:	f8c8 7000 	str.w	r7, [r8]
 800a1ce:	e00f      	b.n	800a1f0 <_malloc_r+0xa8>
 800a1d0:	6822      	ldr	r2, [r4, #0]
 800a1d2:	1b52      	subs	r2, r2, r5
 800a1d4:	d420      	bmi.n	800a218 <_malloc_r+0xd0>
 800a1d6:	2a0b      	cmp	r2, #11
 800a1d8:	d917      	bls.n	800a20a <_malloc_r+0xc2>
 800a1da:	1961      	adds	r1, r4, r5
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	6025      	str	r5, [r4, #0]
 800a1e0:	bf18      	it	ne
 800a1e2:	6059      	strne	r1, [r3, #4]
 800a1e4:	6863      	ldr	r3, [r4, #4]
 800a1e6:	bf08      	it	eq
 800a1e8:	f8c8 1000 	streq.w	r1, [r8]
 800a1ec:	5162      	str	r2, [r4, r5]
 800a1ee:	604b      	str	r3, [r1, #4]
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f000 f82f 	bl	800a254 <__malloc_unlock>
 800a1f6:	f104 000b 	add.w	r0, r4, #11
 800a1fa:	1d23      	adds	r3, r4, #4
 800a1fc:	f020 0007 	bic.w	r0, r0, #7
 800a200:	1ac2      	subs	r2, r0, r3
 800a202:	bf1c      	itt	ne
 800a204:	1a1b      	subne	r3, r3, r0
 800a206:	50a3      	strne	r3, [r4, r2]
 800a208:	e7af      	b.n	800a16a <_malloc_r+0x22>
 800a20a:	6862      	ldr	r2, [r4, #4]
 800a20c:	42a3      	cmp	r3, r4
 800a20e:	bf0c      	ite	eq
 800a210:	f8c8 2000 	streq.w	r2, [r8]
 800a214:	605a      	strne	r2, [r3, #4]
 800a216:	e7eb      	b.n	800a1f0 <_malloc_r+0xa8>
 800a218:	4623      	mov	r3, r4
 800a21a:	6864      	ldr	r4, [r4, #4]
 800a21c:	e7ae      	b.n	800a17c <_malloc_r+0x34>
 800a21e:	463c      	mov	r4, r7
 800a220:	687f      	ldr	r7, [r7, #4]
 800a222:	e7b6      	b.n	800a192 <_malloc_r+0x4a>
 800a224:	461a      	mov	r2, r3
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	42a3      	cmp	r3, r4
 800a22a:	d1fb      	bne.n	800a224 <_malloc_r+0xdc>
 800a22c:	2300      	movs	r3, #0
 800a22e:	6053      	str	r3, [r2, #4]
 800a230:	e7de      	b.n	800a1f0 <_malloc_r+0xa8>
 800a232:	230c      	movs	r3, #12
 800a234:	6033      	str	r3, [r6, #0]
 800a236:	4630      	mov	r0, r6
 800a238:	f000 f80c 	bl	800a254 <__malloc_unlock>
 800a23c:	e794      	b.n	800a168 <_malloc_r+0x20>
 800a23e:	6005      	str	r5, [r0, #0]
 800a240:	e7d6      	b.n	800a1f0 <_malloc_r+0xa8>
 800a242:	bf00      	nop
 800a244:	20001eb8 	.word	0x20001eb8

0800a248 <__malloc_lock>:
 800a248:	4801      	ldr	r0, [pc, #4]	@ (800a250 <__malloc_lock+0x8>)
 800a24a:	f7ff bf0f 	b.w	800a06c <__retarget_lock_acquire_recursive>
 800a24e:	bf00      	nop
 800a250:	20001eb0 	.word	0x20001eb0

0800a254 <__malloc_unlock>:
 800a254:	4801      	ldr	r0, [pc, #4]	@ (800a25c <__malloc_unlock+0x8>)
 800a256:	f7ff bf0a 	b.w	800a06e <__retarget_lock_release_recursive>
 800a25a:	bf00      	nop
 800a25c:	20001eb0 	.word	0x20001eb0

0800a260 <__ssputs_r>:
 800a260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a264:	688e      	ldr	r6, [r1, #8]
 800a266:	461f      	mov	r7, r3
 800a268:	42be      	cmp	r6, r7
 800a26a:	680b      	ldr	r3, [r1, #0]
 800a26c:	4682      	mov	sl, r0
 800a26e:	460c      	mov	r4, r1
 800a270:	4690      	mov	r8, r2
 800a272:	d82d      	bhi.n	800a2d0 <__ssputs_r+0x70>
 800a274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a278:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a27c:	d026      	beq.n	800a2cc <__ssputs_r+0x6c>
 800a27e:	6965      	ldr	r5, [r4, #20]
 800a280:	6909      	ldr	r1, [r1, #16]
 800a282:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a286:	eba3 0901 	sub.w	r9, r3, r1
 800a28a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a28e:	1c7b      	adds	r3, r7, #1
 800a290:	444b      	add	r3, r9
 800a292:	106d      	asrs	r5, r5, #1
 800a294:	429d      	cmp	r5, r3
 800a296:	bf38      	it	cc
 800a298:	461d      	movcc	r5, r3
 800a29a:	0553      	lsls	r3, r2, #21
 800a29c:	d527      	bpl.n	800a2ee <__ssputs_r+0x8e>
 800a29e:	4629      	mov	r1, r5
 800a2a0:	f7ff ff52 	bl	800a148 <_malloc_r>
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	b360      	cbz	r0, 800a302 <__ssputs_r+0xa2>
 800a2a8:	6921      	ldr	r1, [r4, #16]
 800a2aa:	464a      	mov	r2, r9
 800a2ac:	f000 fae6 	bl	800a87c <memcpy>
 800a2b0:	89a3      	ldrh	r3, [r4, #12]
 800a2b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a2b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2ba:	81a3      	strh	r3, [r4, #12]
 800a2bc:	6126      	str	r6, [r4, #16]
 800a2be:	6165      	str	r5, [r4, #20]
 800a2c0:	444e      	add	r6, r9
 800a2c2:	eba5 0509 	sub.w	r5, r5, r9
 800a2c6:	6026      	str	r6, [r4, #0]
 800a2c8:	60a5      	str	r5, [r4, #8]
 800a2ca:	463e      	mov	r6, r7
 800a2cc:	42be      	cmp	r6, r7
 800a2ce:	d900      	bls.n	800a2d2 <__ssputs_r+0x72>
 800a2d0:	463e      	mov	r6, r7
 800a2d2:	6820      	ldr	r0, [r4, #0]
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	4641      	mov	r1, r8
 800a2d8:	f000 faa6 	bl	800a828 <memmove>
 800a2dc:	68a3      	ldr	r3, [r4, #8]
 800a2de:	1b9b      	subs	r3, r3, r6
 800a2e0:	60a3      	str	r3, [r4, #8]
 800a2e2:	6823      	ldr	r3, [r4, #0]
 800a2e4:	4433      	add	r3, r6
 800a2e6:	6023      	str	r3, [r4, #0]
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ee:	462a      	mov	r2, r5
 800a2f0:	f000 fad2 	bl	800a898 <_realloc_r>
 800a2f4:	4606      	mov	r6, r0
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	d1e0      	bne.n	800a2bc <__ssputs_r+0x5c>
 800a2fa:	6921      	ldr	r1, [r4, #16]
 800a2fc:	4650      	mov	r0, sl
 800a2fe:	f7ff feb7 	bl	800a070 <_free_r>
 800a302:	230c      	movs	r3, #12
 800a304:	f8ca 3000 	str.w	r3, [sl]
 800a308:	89a3      	ldrh	r3, [r4, #12]
 800a30a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a30e:	81a3      	strh	r3, [r4, #12]
 800a310:	f04f 30ff 	mov.w	r0, #4294967295
 800a314:	e7e9      	b.n	800a2ea <__ssputs_r+0x8a>
	...

0800a318 <_svfiprintf_r>:
 800a318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a31c:	4698      	mov	r8, r3
 800a31e:	898b      	ldrh	r3, [r1, #12]
 800a320:	061b      	lsls	r3, r3, #24
 800a322:	b09d      	sub	sp, #116	@ 0x74
 800a324:	4607      	mov	r7, r0
 800a326:	460d      	mov	r5, r1
 800a328:	4614      	mov	r4, r2
 800a32a:	d510      	bpl.n	800a34e <_svfiprintf_r+0x36>
 800a32c:	690b      	ldr	r3, [r1, #16]
 800a32e:	b973      	cbnz	r3, 800a34e <_svfiprintf_r+0x36>
 800a330:	2140      	movs	r1, #64	@ 0x40
 800a332:	f7ff ff09 	bl	800a148 <_malloc_r>
 800a336:	6028      	str	r0, [r5, #0]
 800a338:	6128      	str	r0, [r5, #16]
 800a33a:	b930      	cbnz	r0, 800a34a <_svfiprintf_r+0x32>
 800a33c:	230c      	movs	r3, #12
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	f04f 30ff 	mov.w	r0, #4294967295
 800a344:	b01d      	add	sp, #116	@ 0x74
 800a346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a34a:	2340      	movs	r3, #64	@ 0x40
 800a34c:	616b      	str	r3, [r5, #20]
 800a34e:	2300      	movs	r3, #0
 800a350:	9309      	str	r3, [sp, #36]	@ 0x24
 800a352:	2320      	movs	r3, #32
 800a354:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a358:	f8cd 800c 	str.w	r8, [sp, #12]
 800a35c:	2330      	movs	r3, #48	@ 0x30
 800a35e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a4fc <_svfiprintf_r+0x1e4>
 800a362:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a366:	f04f 0901 	mov.w	r9, #1
 800a36a:	4623      	mov	r3, r4
 800a36c:	469a      	mov	sl, r3
 800a36e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a372:	b10a      	cbz	r2, 800a378 <_svfiprintf_r+0x60>
 800a374:	2a25      	cmp	r2, #37	@ 0x25
 800a376:	d1f9      	bne.n	800a36c <_svfiprintf_r+0x54>
 800a378:	ebba 0b04 	subs.w	fp, sl, r4
 800a37c:	d00b      	beq.n	800a396 <_svfiprintf_r+0x7e>
 800a37e:	465b      	mov	r3, fp
 800a380:	4622      	mov	r2, r4
 800a382:	4629      	mov	r1, r5
 800a384:	4638      	mov	r0, r7
 800a386:	f7ff ff6b 	bl	800a260 <__ssputs_r>
 800a38a:	3001      	adds	r0, #1
 800a38c:	f000 80a7 	beq.w	800a4de <_svfiprintf_r+0x1c6>
 800a390:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a392:	445a      	add	r2, fp
 800a394:	9209      	str	r2, [sp, #36]	@ 0x24
 800a396:	f89a 3000 	ldrb.w	r3, [sl]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 809f 	beq.w	800a4de <_svfiprintf_r+0x1c6>
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3aa:	f10a 0a01 	add.w	sl, sl, #1
 800a3ae:	9304      	str	r3, [sp, #16]
 800a3b0:	9307      	str	r3, [sp, #28]
 800a3b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3b8:	4654      	mov	r4, sl
 800a3ba:	2205      	movs	r2, #5
 800a3bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3c0:	484e      	ldr	r0, [pc, #312]	@ (800a4fc <_svfiprintf_r+0x1e4>)
 800a3c2:	f7f5 ff35 	bl	8000230 <memchr>
 800a3c6:	9a04      	ldr	r2, [sp, #16]
 800a3c8:	b9d8      	cbnz	r0, 800a402 <_svfiprintf_r+0xea>
 800a3ca:	06d0      	lsls	r0, r2, #27
 800a3cc:	bf44      	itt	mi
 800a3ce:	2320      	movmi	r3, #32
 800a3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3d4:	0711      	lsls	r1, r2, #28
 800a3d6:	bf44      	itt	mi
 800a3d8:	232b      	movmi	r3, #43	@ 0x2b
 800a3da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3de:	f89a 3000 	ldrb.w	r3, [sl]
 800a3e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3e4:	d015      	beq.n	800a412 <_svfiprintf_r+0xfa>
 800a3e6:	9a07      	ldr	r2, [sp, #28]
 800a3e8:	4654      	mov	r4, sl
 800a3ea:	2000      	movs	r0, #0
 800a3ec:	f04f 0c0a 	mov.w	ip, #10
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3f6:	3b30      	subs	r3, #48	@ 0x30
 800a3f8:	2b09      	cmp	r3, #9
 800a3fa:	d94b      	bls.n	800a494 <_svfiprintf_r+0x17c>
 800a3fc:	b1b0      	cbz	r0, 800a42c <_svfiprintf_r+0x114>
 800a3fe:	9207      	str	r2, [sp, #28]
 800a400:	e014      	b.n	800a42c <_svfiprintf_r+0x114>
 800a402:	eba0 0308 	sub.w	r3, r0, r8
 800a406:	fa09 f303 	lsl.w	r3, r9, r3
 800a40a:	4313      	orrs	r3, r2
 800a40c:	9304      	str	r3, [sp, #16]
 800a40e:	46a2      	mov	sl, r4
 800a410:	e7d2      	b.n	800a3b8 <_svfiprintf_r+0xa0>
 800a412:	9b03      	ldr	r3, [sp, #12]
 800a414:	1d19      	adds	r1, r3, #4
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	9103      	str	r1, [sp, #12]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	bfbb      	ittet	lt
 800a41e:	425b      	neglt	r3, r3
 800a420:	f042 0202 	orrlt.w	r2, r2, #2
 800a424:	9307      	strge	r3, [sp, #28]
 800a426:	9307      	strlt	r3, [sp, #28]
 800a428:	bfb8      	it	lt
 800a42a:	9204      	strlt	r2, [sp, #16]
 800a42c:	7823      	ldrb	r3, [r4, #0]
 800a42e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a430:	d10a      	bne.n	800a448 <_svfiprintf_r+0x130>
 800a432:	7863      	ldrb	r3, [r4, #1]
 800a434:	2b2a      	cmp	r3, #42	@ 0x2a
 800a436:	d132      	bne.n	800a49e <_svfiprintf_r+0x186>
 800a438:	9b03      	ldr	r3, [sp, #12]
 800a43a:	1d1a      	adds	r2, r3, #4
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	9203      	str	r2, [sp, #12]
 800a440:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a444:	3402      	adds	r4, #2
 800a446:	9305      	str	r3, [sp, #20]
 800a448:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a50c <_svfiprintf_r+0x1f4>
 800a44c:	7821      	ldrb	r1, [r4, #0]
 800a44e:	2203      	movs	r2, #3
 800a450:	4650      	mov	r0, sl
 800a452:	f7f5 feed 	bl	8000230 <memchr>
 800a456:	b138      	cbz	r0, 800a468 <_svfiprintf_r+0x150>
 800a458:	9b04      	ldr	r3, [sp, #16]
 800a45a:	eba0 000a 	sub.w	r0, r0, sl
 800a45e:	2240      	movs	r2, #64	@ 0x40
 800a460:	4082      	lsls	r2, r0
 800a462:	4313      	orrs	r3, r2
 800a464:	3401      	adds	r4, #1
 800a466:	9304      	str	r3, [sp, #16]
 800a468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a46c:	4824      	ldr	r0, [pc, #144]	@ (800a500 <_svfiprintf_r+0x1e8>)
 800a46e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a472:	2206      	movs	r2, #6
 800a474:	f7f5 fedc 	bl	8000230 <memchr>
 800a478:	2800      	cmp	r0, #0
 800a47a:	d036      	beq.n	800a4ea <_svfiprintf_r+0x1d2>
 800a47c:	4b21      	ldr	r3, [pc, #132]	@ (800a504 <_svfiprintf_r+0x1ec>)
 800a47e:	bb1b      	cbnz	r3, 800a4c8 <_svfiprintf_r+0x1b0>
 800a480:	9b03      	ldr	r3, [sp, #12]
 800a482:	3307      	adds	r3, #7
 800a484:	f023 0307 	bic.w	r3, r3, #7
 800a488:	3308      	adds	r3, #8
 800a48a:	9303      	str	r3, [sp, #12]
 800a48c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a48e:	4433      	add	r3, r6
 800a490:	9309      	str	r3, [sp, #36]	@ 0x24
 800a492:	e76a      	b.n	800a36a <_svfiprintf_r+0x52>
 800a494:	fb0c 3202 	mla	r2, ip, r2, r3
 800a498:	460c      	mov	r4, r1
 800a49a:	2001      	movs	r0, #1
 800a49c:	e7a8      	b.n	800a3f0 <_svfiprintf_r+0xd8>
 800a49e:	2300      	movs	r3, #0
 800a4a0:	3401      	adds	r4, #1
 800a4a2:	9305      	str	r3, [sp, #20]
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	f04f 0c0a 	mov.w	ip, #10
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4b0:	3a30      	subs	r2, #48	@ 0x30
 800a4b2:	2a09      	cmp	r2, #9
 800a4b4:	d903      	bls.n	800a4be <_svfiprintf_r+0x1a6>
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d0c6      	beq.n	800a448 <_svfiprintf_r+0x130>
 800a4ba:	9105      	str	r1, [sp, #20]
 800a4bc:	e7c4      	b.n	800a448 <_svfiprintf_r+0x130>
 800a4be:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4c2:	4604      	mov	r4, r0
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	e7f0      	b.n	800a4aa <_svfiprintf_r+0x192>
 800a4c8:	ab03      	add	r3, sp, #12
 800a4ca:	9300      	str	r3, [sp, #0]
 800a4cc:	462a      	mov	r2, r5
 800a4ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a508 <_svfiprintf_r+0x1f0>)
 800a4d0:	a904      	add	r1, sp, #16
 800a4d2:	4638      	mov	r0, r7
 800a4d4:	f3af 8000 	nop.w
 800a4d8:	1c42      	adds	r2, r0, #1
 800a4da:	4606      	mov	r6, r0
 800a4dc:	d1d6      	bne.n	800a48c <_svfiprintf_r+0x174>
 800a4de:	89ab      	ldrh	r3, [r5, #12]
 800a4e0:	065b      	lsls	r3, r3, #25
 800a4e2:	f53f af2d 	bmi.w	800a340 <_svfiprintf_r+0x28>
 800a4e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4e8:	e72c      	b.n	800a344 <_svfiprintf_r+0x2c>
 800a4ea:	ab03      	add	r3, sp, #12
 800a4ec:	9300      	str	r3, [sp, #0]
 800a4ee:	462a      	mov	r2, r5
 800a4f0:	4b05      	ldr	r3, [pc, #20]	@ (800a508 <_svfiprintf_r+0x1f0>)
 800a4f2:	a904      	add	r1, sp, #16
 800a4f4:	4638      	mov	r0, r7
 800a4f6:	f000 f879 	bl	800a5ec <_printf_i>
 800a4fa:	e7ed      	b.n	800a4d8 <_svfiprintf_r+0x1c0>
 800a4fc:	0800a9ac 	.word	0x0800a9ac
 800a500:	0800a9b6 	.word	0x0800a9b6
 800a504:	00000000 	.word	0x00000000
 800a508:	0800a261 	.word	0x0800a261
 800a50c:	0800a9b2 	.word	0x0800a9b2

0800a510 <_printf_common>:
 800a510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a514:	4616      	mov	r6, r2
 800a516:	4698      	mov	r8, r3
 800a518:	688a      	ldr	r2, [r1, #8]
 800a51a:	690b      	ldr	r3, [r1, #16]
 800a51c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a520:	4293      	cmp	r3, r2
 800a522:	bfb8      	it	lt
 800a524:	4613      	movlt	r3, r2
 800a526:	6033      	str	r3, [r6, #0]
 800a528:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a52c:	4607      	mov	r7, r0
 800a52e:	460c      	mov	r4, r1
 800a530:	b10a      	cbz	r2, 800a536 <_printf_common+0x26>
 800a532:	3301      	adds	r3, #1
 800a534:	6033      	str	r3, [r6, #0]
 800a536:	6823      	ldr	r3, [r4, #0]
 800a538:	0699      	lsls	r1, r3, #26
 800a53a:	bf42      	ittt	mi
 800a53c:	6833      	ldrmi	r3, [r6, #0]
 800a53e:	3302      	addmi	r3, #2
 800a540:	6033      	strmi	r3, [r6, #0]
 800a542:	6825      	ldr	r5, [r4, #0]
 800a544:	f015 0506 	ands.w	r5, r5, #6
 800a548:	d106      	bne.n	800a558 <_printf_common+0x48>
 800a54a:	f104 0a19 	add.w	sl, r4, #25
 800a54e:	68e3      	ldr	r3, [r4, #12]
 800a550:	6832      	ldr	r2, [r6, #0]
 800a552:	1a9b      	subs	r3, r3, r2
 800a554:	42ab      	cmp	r3, r5
 800a556:	dc26      	bgt.n	800a5a6 <_printf_common+0x96>
 800a558:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a55c:	6822      	ldr	r2, [r4, #0]
 800a55e:	3b00      	subs	r3, #0
 800a560:	bf18      	it	ne
 800a562:	2301      	movne	r3, #1
 800a564:	0692      	lsls	r2, r2, #26
 800a566:	d42b      	bmi.n	800a5c0 <_printf_common+0xb0>
 800a568:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a56c:	4641      	mov	r1, r8
 800a56e:	4638      	mov	r0, r7
 800a570:	47c8      	blx	r9
 800a572:	3001      	adds	r0, #1
 800a574:	d01e      	beq.n	800a5b4 <_printf_common+0xa4>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	6922      	ldr	r2, [r4, #16]
 800a57a:	f003 0306 	and.w	r3, r3, #6
 800a57e:	2b04      	cmp	r3, #4
 800a580:	bf02      	ittt	eq
 800a582:	68e5      	ldreq	r5, [r4, #12]
 800a584:	6833      	ldreq	r3, [r6, #0]
 800a586:	1aed      	subeq	r5, r5, r3
 800a588:	68a3      	ldr	r3, [r4, #8]
 800a58a:	bf0c      	ite	eq
 800a58c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a590:	2500      	movne	r5, #0
 800a592:	4293      	cmp	r3, r2
 800a594:	bfc4      	itt	gt
 800a596:	1a9b      	subgt	r3, r3, r2
 800a598:	18ed      	addgt	r5, r5, r3
 800a59a:	2600      	movs	r6, #0
 800a59c:	341a      	adds	r4, #26
 800a59e:	42b5      	cmp	r5, r6
 800a5a0:	d11a      	bne.n	800a5d8 <_printf_common+0xc8>
 800a5a2:	2000      	movs	r0, #0
 800a5a4:	e008      	b.n	800a5b8 <_printf_common+0xa8>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	4652      	mov	r2, sl
 800a5aa:	4641      	mov	r1, r8
 800a5ac:	4638      	mov	r0, r7
 800a5ae:	47c8      	blx	r9
 800a5b0:	3001      	adds	r0, #1
 800a5b2:	d103      	bne.n	800a5bc <_printf_common+0xac>
 800a5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5bc:	3501      	adds	r5, #1
 800a5be:	e7c6      	b.n	800a54e <_printf_common+0x3e>
 800a5c0:	18e1      	adds	r1, r4, r3
 800a5c2:	1c5a      	adds	r2, r3, #1
 800a5c4:	2030      	movs	r0, #48	@ 0x30
 800a5c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5ca:	4422      	add	r2, r4
 800a5cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5d4:	3302      	adds	r3, #2
 800a5d6:	e7c7      	b.n	800a568 <_printf_common+0x58>
 800a5d8:	2301      	movs	r3, #1
 800a5da:	4622      	mov	r2, r4
 800a5dc:	4641      	mov	r1, r8
 800a5de:	4638      	mov	r0, r7
 800a5e0:	47c8      	blx	r9
 800a5e2:	3001      	adds	r0, #1
 800a5e4:	d0e6      	beq.n	800a5b4 <_printf_common+0xa4>
 800a5e6:	3601      	adds	r6, #1
 800a5e8:	e7d9      	b.n	800a59e <_printf_common+0x8e>
	...

0800a5ec <_printf_i>:
 800a5ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5f0:	7e0f      	ldrb	r7, [r1, #24]
 800a5f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5f4:	2f78      	cmp	r7, #120	@ 0x78
 800a5f6:	4691      	mov	r9, r2
 800a5f8:	4680      	mov	r8, r0
 800a5fa:	460c      	mov	r4, r1
 800a5fc:	469a      	mov	sl, r3
 800a5fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a602:	d807      	bhi.n	800a614 <_printf_i+0x28>
 800a604:	2f62      	cmp	r7, #98	@ 0x62
 800a606:	d80a      	bhi.n	800a61e <_printf_i+0x32>
 800a608:	2f00      	cmp	r7, #0
 800a60a:	f000 80d1 	beq.w	800a7b0 <_printf_i+0x1c4>
 800a60e:	2f58      	cmp	r7, #88	@ 0x58
 800a610:	f000 80b8 	beq.w	800a784 <_printf_i+0x198>
 800a614:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a618:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a61c:	e03a      	b.n	800a694 <_printf_i+0xa8>
 800a61e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a622:	2b15      	cmp	r3, #21
 800a624:	d8f6      	bhi.n	800a614 <_printf_i+0x28>
 800a626:	a101      	add	r1, pc, #4	@ (adr r1, 800a62c <_printf_i+0x40>)
 800a628:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a62c:	0800a685 	.word	0x0800a685
 800a630:	0800a699 	.word	0x0800a699
 800a634:	0800a615 	.word	0x0800a615
 800a638:	0800a615 	.word	0x0800a615
 800a63c:	0800a615 	.word	0x0800a615
 800a640:	0800a615 	.word	0x0800a615
 800a644:	0800a699 	.word	0x0800a699
 800a648:	0800a615 	.word	0x0800a615
 800a64c:	0800a615 	.word	0x0800a615
 800a650:	0800a615 	.word	0x0800a615
 800a654:	0800a615 	.word	0x0800a615
 800a658:	0800a797 	.word	0x0800a797
 800a65c:	0800a6c3 	.word	0x0800a6c3
 800a660:	0800a751 	.word	0x0800a751
 800a664:	0800a615 	.word	0x0800a615
 800a668:	0800a615 	.word	0x0800a615
 800a66c:	0800a7b9 	.word	0x0800a7b9
 800a670:	0800a615 	.word	0x0800a615
 800a674:	0800a6c3 	.word	0x0800a6c3
 800a678:	0800a615 	.word	0x0800a615
 800a67c:	0800a615 	.word	0x0800a615
 800a680:	0800a759 	.word	0x0800a759
 800a684:	6833      	ldr	r3, [r6, #0]
 800a686:	1d1a      	adds	r2, r3, #4
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	6032      	str	r2, [r6, #0]
 800a68c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a690:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a694:	2301      	movs	r3, #1
 800a696:	e09c      	b.n	800a7d2 <_printf_i+0x1e6>
 800a698:	6833      	ldr	r3, [r6, #0]
 800a69a:	6820      	ldr	r0, [r4, #0]
 800a69c:	1d19      	adds	r1, r3, #4
 800a69e:	6031      	str	r1, [r6, #0]
 800a6a0:	0606      	lsls	r6, r0, #24
 800a6a2:	d501      	bpl.n	800a6a8 <_printf_i+0xbc>
 800a6a4:	681d      	ldr	r5, [r3, #0]
 800a6a6:	e003      	b.n	800a6b0 <_printf_i+0xc4>
 800a6a8:	0645      	lsls	r5, r0, #25
 800a6aa:	d5fb      	bpl.n	800a6a4 <_printf_i+0xb8>
 800a6ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a6b0:	2d00      	cmp	r5, #0
 800a6b2:	da03      	bge.n	800a6bc <_printf_i+0xd0>
 800a6b4:	232d      	movs	r3, #45	@ 0x2d
 800a6b6:	426d      	negs	r5, r5
 800a6b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6bc:	4858      	ldr	r0, [pc, #352]	@ (800a820 <_printf_i+0x234>)
 800a6be:	230a      	movs	r3, #10
 800a6c0:	e011      	b.n	800a6e6 <_printf_i+0xfa>
 800a6c2:	6821      	ldr	r1, [r4, #0]
 800a6c4:	6833      	ldr	r3, [r6, #0]
 800a6c6:	0608      	lsls	r0, r1, #24
 800a6c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6cc:	d402      	bmi.n	800a6d4 <_printf_i+0xe8>
 800a6ce:	0649      	lsls	r1, r1, #25
 800a6d0:	bf48      	it	mi
 800a6d2:	b2ad      	uxthmi	r5, r5
 800a6d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6d6:	4852      	ldr	r0, [pc, #328]	@ (800a820 <_printf_i+0x234>)
 800a6d8:	6033      	str	r3, [r6, #0]
 800a6da:	bf14      	ite	ne
 800a6dc:	230a      	movne	r3, #10
 800a6de:	2308      	moveq	r3, #8
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6e6:	6866      	ldr	r6, [r4, #4]
 800a6e8:	60a6      	str	r6, [r4, #8]
 800a6ea:	2e00      	cmp	r6, #0
 800a6ec:	db05      	blt.n	800a6fa <_printf_i+0x10e>
 800a6ee:	6821      	ldr	r1, [r4, #0]
 800a6f0:	432e      	orrs	r6, r5
 800a6f2:	f021 0104 	bic.w	r1, r1, #4
 800a6f6:	6021      	str	r1, [r4, #0]
 800a6f8:	d04b      	beq.n	800a792 <_printf_i+0x1a6>
 800a6fa:	4616      	mov	r6, r2
 800a6fc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a700:	fb03 5711 	mls	r7, r3, r1, r5
 800a704:	5dc7      	ldrb	r7, [r0, r7]
 800a706:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a70a:	462f      	mov	r7, r5
 800a70c:	42bb      	cmp	r3, r7
 800a70e:	460d      	mov	r5, r1
 800a710:	d9f4      	bls.n	800a6fc <_printf_i+0x110>
 800a712:	2b08      	cmp	r3, #8
 800a714:	d10b      	bne.n	800a72e <_printf_i+0x142>
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	07df      	lsls	r7, r3, #31
 800a71a:	d508      	bpl.n	800a72e <_printf_i+0x142>
 800a71c:	6923      	ldr	r3, [r4, #16]
 800a71e:	6861      	ldr	r1, [r4, #4]
 800a720:	4299      	cmp	r1, r3
 800a722:	bfde      	ittt	le
 800a724:	2330      	movle	r3, #48	@ 0x30
 800a726:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a72a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a72e:	1b92      	subs	r2, r2, r6
 800a730:	6122      	str	r2, [r4, #16]
 800a732:	f8cd a000 	str.w	sl, [sp]
 800a736:	464b      	mov	r3, r9
 800a738:	aa03      	add	r2, sp, #12
 800a73a:	4621      	mov	r1, r4
 800a73c:	4640      	mov	r0, r8
 800a73e:	f7ff fee7 	bl	800a510 <_printf_common>
 800a742:	3001      	adds	r0, #1
 800a744:	d14a      	bne.n	800a7dc <_printf_i+0x1f0>
 800a746:	f04f 30ff 	mov.w	r0, #4294967295
 800a74a:	b004      	add	sp, #16
 800a74c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a750:	6823      	ldr	r3, [r4, #0]
 800a752:	f043 0320 	orr.w	r3, r3, #32
 800a756:	6023      	str	r3, [r4, #0]
 800a758:	4832      	ldr	r0, [pc, #200]	@ (800a824 <_printf_i+0x238>)
 800a75a:	2778      	movs	r7, #120	@ 0x78
 800a75c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a760:	6823      	ldr	r3, [r4, #0]
 800a762:	6831      	ldr	r1, [r6, #0]
 800a764:	061f      	lsls	r7, r3, #24
 800a766:	f851 5b04 	ldr.w	r5, [r1], #4
 800a76a:	d402      	bmi.n	800a772 <_printf_i+0x186>
 800a76c:	065f      	lsls	r7, r3, #25
 800a76e:	bf48      	it	mi
 800a770:	b2ad      	uxthmi	r5, r5
 800a772:	6031      	str	r1, [r6, #0]
 800a774:	07d9      	lsls	r1, r3, #31
 800a776:	bf44      	itt	mi
 800a778:	f043 0320 	orrmi.w	r3, r3, #32
 800a77c:	6023      	strmi	r3, [r4, #0]
 800a77e:	b11d      	cbz	r5, 800a788 <_printf_i+0x19c>
 800a780:	2310      	movs	r3, #16
 800a782:	e7ad      	b.n	800a6e0 <_printf_i+0xf4>
 800a784:	4826      	ldr	r0, [pc, #152]	@ (800a820 <_printf_i+0x234>)
 800a786:	e7e9      	b.n	800a75c <_printf_i+0x170>
 800a788:	6823      	ldr	r3, [r4, #0]
 800a78a:	f023 0320 	bic.w	r3, r3, #32
 800a78e:	6023      	str	r3, [r4, #0]
 800a790:	e7f6      	b.n	800a780 <_printf_i+0x194>
 800a792:	4616      	mov	r6, r2
 800a794:	e7bd      	b.n	800a712 <_printf_i+0x126>
 800a796:	6833      	ldr	r3, [r6, #0]
 800a798:	6825      	ldr	r5, [r4, #0]
 800a79a:	6961      	ldr	r1, [r4, #20]
 800a79c:	1d18      	adds	r0, r3, #4
 800a79e:	6030      	str	r0, [r6, #0]
 800a7a0:	062e      	lsls	r6, r5, #24
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	d501      	bpl.n	800a7aa <_printf_i+0x1be>
 800a7a6:	6019      	str	r1, [r3, #0]
 800a7a8:	e002      	b.n	800a7b0 <_printf_i+0x1c4>
 800a7aa:	0668      	lsls	r0, r5, #25
 800a7ac:	d5fb      	bpl.n	800a7a6 <_printf_i+0x1ba>
 800a7ae:	8019      	strh	r1, [r3, #0]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	6123      	str	r3, [r4, #16]
 800a7b4:	4616      	mov	r6, r2
 800a7b6:	e7bc      	b.n	800a732 <_printf_i+0x146>
 800a7b8:	6833      	ldr	r3, [r6, #0]
 800a7ba:	1d1a      	adds	r2, r3, #4
 800a7bc:	6032      	str	r2, [r6, #0]
 800a7be:	681e      	ldr	r6, [r3, #0]
 800a7c0:	6862      	ldr	r2, [r4, #4]
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	f7f5 fd33 	bl	8000230 <memchr>
 800a7ca:	b108      	cbz	r0, 800a7d0 <_printf_i+0x1e4>
 800a7cc:	1b80      	subs	r0, r0, r6
 800a7ce:	6060      	str	r0, [r4, #4]
 800a7d0:	6863      	ldr	r3, [r4, #4]
 800a7d2:	6123      	str	r3, [r4, #16]
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7da:	e7aa      	b.n	800a732 <_printf_i+0x146>
 800a7dc:	6923      	ldr	r3, [r4, #16]
 800a7de:	4632      	mov	r2, r6
 800a7e0:	4649      	mov	r1, r9
 800a7e2:	4640      	mov	r0, r8
 800a7e4:	47d0      	blx	sl
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	d0ad      	beq.n	800a746 <_printf_i+0x15a>
 800a7ea:	6823      	ldr	r3, [r4, #0]
 800a7ec:	079b      	lsls	r3, r3, #30
 800a7ee:	d413      	bmi.n	800a818 <_printf_i+0x22c>
 800a7f0:	68e0      	ldr	r0, [r4, #12]
 800a7f2:	9b03      	ldr	r3, [sp, #12]
 800a7f4:	4298      	cmp	r0, r3
 800a7f6:	bfb8      	it	lt
 800a7f8:	4618      	movlt	r0, r3
 800a7fa:	e7a6      	b.n	800a74a <_printf_i+0x15e>
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	4632      	mov	r2, r6
 800a800:	4649      	mov	r1, r9
 800a802:	4640      	mov	r0, r8
 800a804:	47d0      	blx	sl
 800a806:	3001      	adds	r0, #1
 800a808:	d09d      	beq.n	800a746 <_printf_i+0x15a>
 800a80a:	3501      	adds	r5, #1
 800a80c:	68e3      	ldr	r3, [r4, #12]
 800a80e:	9903      	ldr	r1, [sp, #12]
 800a810:	1a5b      	subs	r3, r3, r1
 800a812:	42ab      	cmp	r3, r5
 800a814:	dcf2      	bgt.n	800a7fc <_printf_i+0x210>
 800a816:	e7eb      	b.n	800a7f0 <_printf_i+0x204>
 800a818:	2500      	movs	r5, #0
 800a81a:	f104 0619 	add.w	r6, r4, #25
 800a81e:	e7f5      	b.n	800a80c <_printf_i+0x220>
 800a820:	0800a9bd 	.word	0x0800a9bd
 800a824:	0800a9ce 	.word	0x0800a9ce

0800a828 <memmove>:
 800a828:	4288      	cmp	r0, r1
 800a82a:	b510      	push	{r4, lr}
 800a82c:	eb01 0402 	add.w	r4, r1, r2
 800a830:	d902      	bls.n	800a838 <memmove+0x10>
 800a832:	4284      	cmp	r4, r0
 800a834:	4623      	mov	r3, r4
 800a836:	d807      	bhi.n	800a848 <memmove+0x20>
 800a838:	1e43      	subs	r3, r0, #1
 800a83a:	42a1      	cmp	r1, r4
 800a83c:	d008      	beq.n	800a850 <memmove+0x28>
 800a83e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a842:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a846:	e7f8      	b.n	800a83a <memmove+0x12>
 800a848:	4402      	add	r2, r0
 800a84a:	4601      	mov	r1, r0
 800a84c:	428a      	cmp	r2, r1
 800a84e:	d100      	bne.n	800a852 <memmove+0x2a>
 800a850:	bd10      	pop	{r4, pc}
 800a852:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a856:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a85a:	e7f7      	b.n	800a84c <memmove+0x24>

0800a85c <_sbrk_r>:
 800a85c:	b538      	push	{r3, r4, r5, lr}
 800a85e:	4d06      	ldr	r5, [pc, #24]	@ (800a878 <_sbrk_r+0x1c>)
 800a860:	2300      	movs	r3, #0
 800a862:	4604      	mov	r4, r0
 800a864:	4608      	mov	r0, r1
 800a866:	602b      	str	r3, [r5, #0]
 800a868:	f7f6 f964 	bl	8000b34 <_sbrk>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d102      	bne.n	800a876 <_sbrk_r+0x1a>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	b103      	cbz	r3, 800a876 <_sbrk_r+0x1a>
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	20001eac 	.word	0x20001eac

0800a87c <memcpy>:
 800a87c:	440a      	add	r2, r1
 800a87e:	4291      	cmp	r1, r2
 800a880:	f100 33ff 	add.w	r3, r0, #4294967295
 800a884:	d100      	bne.n	800a888 <memcpy+0xc>
 800a886:	4770      	bx	lr
 800a888:	b510      	push	{r4, lr}
 800a88a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a88e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a892:	4291      	cmp	r1, r2
 800a894:	d1f9      	bne.n	800a88a <memcpy+0xe>
 800a896:	bd10      	pop	{r4, pc}

0800a898 <_realloc_r>:
 800a898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a89c:	4607      	mov	r7, r0
 800a89e:	4614      	mov	r4, r2
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	b921      	cbnz	r1, 800a8ae <_realloc_r+0x16>
 800a8a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a8:	4611      	mov	r1, r2
 800a8aa:	f7ff bc4d 	b.w	800a148 <_malloc_r>
 800a8ae:	b92a      	cbnz	r2, 800a8bc <_realloc_r+0x24>
 800a8b0:	f7ff fbde 	bl	800a070 <_free_r>
 800a8b4:	4625      	mov	r5, r4
 800a8b6:	4628      	mov	r0, r5
 800a8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8bc:	f000 f81a 	bl	800a8f4 <_malloc_usable_size_r>
 800a8c0:	4284      	cmp	r4, r0
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	d802      	bhi.n	800a8cc <_realloc_r+0x34>
 800a8c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8ca:	d8f4      	bhi.n	800a8b6 <_realloc_r+0x1e>
 800a8cc:	4621      	mov	r1, r4
 800a8ce:	4638      	mov	r0, r7
 800a8d0:	f7ff fc3a 	bl	800a148 <_malloc_r>
 800a8d4:	4680      	mov	r8, r0
 800a8d6:	b908      	cbnz	r0, 800a8dc <_realloc_r+0x44>
 800a8d8:	4645      	mov	r5, r8
 800a8da:	e7ec      	b.n	800a8b6 <_realloc_r+0x1e>
 800a8dc:	42b4      	cmp	r4, r6
 800a8de:	4622      	mov	r2, r4
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	bf28      	it	cs
 800a8e4:	4632      	movcs	r2, r6
 800a8e6:	f7ff ffc9 	bl	800a87c <memcpy>
 800a8ea:	4629      	mov	r1, r5
 800a8ec:	4638      	mov	r0, r7
 800a8ee:	f7ff fbbf 	bl	800a070 <_free_r>
 800a8f2:	e7f1      	b.n	800a8d8 <_realloc_r+0x40>

0800a8f4 <_malloc_usable_size_r>:
 800a8f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8f8:	1f18      	subs	r0, r3, #4
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	bfbc      	itt	lt
 800a8fe:	580b      	ldrlt	r3, [r1, r0]
 800a900:	18c0      	addlt	r0, r0, r3
 800a902:	4770      	bx	lr

0800a904 <_init>:
 800a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a906:	bf00      	nop
 800a908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90a:	bc08      	pop	{r3}
 800a90c:	469e      	mov	lr, r3
 800a90e:	4770      	bx	lr

0800a910 <_fini>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	bf00      	nop
 800a914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a916:	bc08      	pop	{r3}
 800a918:	469e      	mov	lr, r3
 800a91a:	4770      	bx	lr
