Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 16 15:43:35 2017
| Host         : DESKTOP-3JQ772D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uc_system_wrapper_timing_summary_routed.rpt -rpx uc_system_wrapper_timing_summary_routed.rpx
| Design       : uc_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.373        0.000                      0                 6362        0.023        0.000                      0                 6362        3.000        0.000                       0                  2478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clock_rtl                         {0.000 5.000}      10.000          100.000         
  clk_out1_uc_system_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_uc_system_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_uc_system_clk_wiz_0_0        2.373        0.000                      0                 6362        0.023        0.000                      0                 6362        3.750        0.000                       0                  2474  
  clkfbout_uc_system_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_uc_system_clk_wiz_0_0
  To Clock:  clk_out1_uc_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.580ns (8.297%)  route 6.410ns (91.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.817    -0.723    uc_system_i/rst_clk_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         3.233     2.966    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=164, routed)         3.177     6.268    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/INFERRED_GEN.icount_out_reg[31]
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.692     8.671    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/C
                         clock pessimism              0.568     9.239    
                         clock uncertainty           -0.074     9.165    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.641    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.580ns (8.297%)  route 6.410ns (91.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.817    -0.723    uc_system_i/rst_clk_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         3.233     2.966    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=164, routed)         3.177     6.268    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/INFERRED_GEN.icount_out_reg[31]
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.692     8.671    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/C
                         clock pessimism              0.568     9.239    
                         clock uncertainty           -0.074     9.165    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.641    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.580ns (8.297%)  route 6.410ns (91.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.817    -0.723    uc_system_i/rst_clk_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         3.233     2.966    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=164, routed)         3.177     6.268    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/INFERRED_GEN.icount_out_reg[31]
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.692     8.671    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/C
                         clock pessimism              0.568     9.239    
                         clock uncertainty           -0.074     9.165    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.641    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.580ns (8.297%)  route 6.410ns (91.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.817    -0.723    uc_system_i/rst_clk_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         3.233     2.966    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=164, routed)         3.177     6.268    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/INFERRED_GEN.icount_out_reg[31]
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.692     8.671    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                         clock pessimism              0.568     9.239    
                         clock uncertainty           -0.074     9.165    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.641    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.580ns (8.296%)  route 6.411ns (91.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.817    -0.723    uc_system_i/rst_clk_100M/U0/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.267 f  uc_system_i/rst_clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         3.233     2.966    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=164, routed)         3.178     6.268    uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aresetn_0
    SLICE_X14Y48         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.693     8.672    uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/C
                         clock pessimism              0.568     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524     8.642    uc_system_i/axi_timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.484ns (21.071%)  route 5.559ns (78.929%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.816    -0.724    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X22Y39         FDRE                                         r  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.268 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.510     0.242    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.366 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=5, routed)           1.159     1.525    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.649 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     1.649    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/S
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.181 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=20, routed)          1.403     3.584    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/lopt_9
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.708 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_gate_1/O
                         net (fo=34, routed)          0.989     4.697    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_sig_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.821 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_gate_66/O
                         net (fo=68, routed)          1.498     6.319    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_sig_35
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.525     8.505    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[17]/C
                         clock pessimism              0.487     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X12Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.749    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.484ns (21.071%)  route 5.559ns (78.929%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.816    -0.724    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X22Y39         FDRE                                         r  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.268 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.510     0.242    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.366 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=5, routed)           1.159     1.525    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.649 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     1.649    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/S
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.181 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=20, routed)          1.403     3.584    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/lopt_9
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.708 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_gate_1/O
                         net (fo=34, routed)          0.989     4.697    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_sig_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.821 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_gate_66/O
                         net (fo=68, routed)          1.498     6.319    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_sig_35
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.525     8.505    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[20]/C
                         clock pessimism              0.487     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X12Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.749    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.484ns (21.071%)  route 5.559ns (78.929%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.816    -0.724    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X22Y39         FDRE                                         r  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.268 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.510     0.242    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.366 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=5, routed)           1.159     1.525    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.649 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     1.649    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/S
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.181 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=20, routed)          1.403     3.584    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/lopt_9
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.708 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_gate_1/O
                         net (fo=34, routed)          0.989     4.697    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_sig_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.821 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_gate_66/O
                         net (fo=68, routed)          1.498     6.319    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_sig_35
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.525     8.505    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[3]/C
                         clock pessimism              0.487     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X12Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.749    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.484ns (21.071%)  route 5.559ns (78.929%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.816    -0.724    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X22Y39         FDRE                                         r  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.268 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.510     0.242    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.366 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=5, routed)           1.159     1.525    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.649 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     1.649    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/S
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.181 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=20, routed)          1.403     3.584    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/lopt_9
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.708 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_gate_1/O
                         net (fo=34, routed)          0.989     4.697    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_sig_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.821 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_gate_66/O
                         net (fo=68, routed)          1.498     6.319    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_sig_35
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.525     8.505    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[4]/C
                         clock pessimism              0.487     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X12Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.749    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@10.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.484ns (21.071%)  route 5.559ns (78.929%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.816    -0.724    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X22Y39         FDRE                                         r  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.268 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.510     0.242    uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.366 f  uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=5, routed)           1.159     1.525    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.649 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     1.649    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/S
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.181 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=20, routed)          1.403     3.584    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/lopt_9
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.708 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_gate_1/O
                         net (fo=34, routed)          0.989     4.697    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Using_FPGA.Native_CE_cooolgate_en_sig_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.821 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_gate_66/O
                         net (fo=68, routed)          1.498     6.319    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0]_CE_cooolgate_en_sig_35
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        1.525     8.505    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X12Y51         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[5]/C
                         clock pessimism              0.487     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X12Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.749    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uc_system_i/Timer_1/inst/timer_val_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/Output_Compare_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.277%)  route 0.157ns (52.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.670    -0.494    uc_system_i/Timer_1/inst/clk_i
    SLICE_X7Y49          FDRE                                         r  uc_system_i/Timer_1/inst/timer_val_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  uc_system_i/Timer_1/inst/timer_val_bo_reg[6]/Q
                         net (fo=4, routed)           0.157    -0.195    uc_system_i/Output_Compare_0/inst/timer2_val_bi[6]
    SLICE_X7Y50          FDRE                                         r  uc_system_i/Output_Compare_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.875    -0.798    uc_system_i/Output_Compare_0/inst/clk_i
    SLICE_X7Y50          FDRE                                         r  uc_system_i/Output_Compare_0/inst/timer_reg[6]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.076    -0.218    uc_system_i/Output_Compare_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.463%)  route 0.279ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.576    -0.588    uc_system_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg[23]/Q
                         net (fo=1, routed)           0.279    -0.181    uc_system_i/axi_gpio/U0/ip2bus_data[23]
    SLICE_X12Y46         FDRE                                         r  uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.916    -0.757    uc_system_i/axi_gpio/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[23]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.009    -0.244    uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.652%)  route 0.293ns (58.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.576    -0.588    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/Q
                         net (fo=2, routed)           0.293    -0.131    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/read_Mux_In[27]
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.086 r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[27]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.917    -0.756    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.160    uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.252%)  route 0.201ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.670    -0.494    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=3, routed)           0.201    -0.152    uc_system_i/BRAM_Interconnect_0/inst/wrdata_bi[5]
    SLICE_X2Y50          FDRE                                         r  uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.878    -0.795    uc_system_i/BRAM_Interconnect_0/inst/clk_i
    SLICE_X2Y50          FDRE                                         r  uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[5]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.059    -0.232    uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.627    -0.537    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y31         FDSE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.141    -0.255    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X38Y30         SRL16E                                       r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.900    -0.773    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y30         SRL16E                                       r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.250    -0.524    
    SLICE_X38Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.341    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.329%)  route 0.237ns (62.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.670    -0.494    uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=3, routed)           0.237    -0.116    uc_system_i/BRAM_Interconnect_0/inst/wrdata_bi[5]
    SLICE_X6Y50          FDRE                                         r  uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.875    -0.798    uc_system_i/BRAM_Interconnect_0/inst/clk_i
    SLICE_X6Y50          FDRE                                         r  uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[5]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.085    -0.209    uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/microblaze_core/U0/LOCKSTEP_Out_reg[566]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.641    -0.523    uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X13Y46         FDRE                                         r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/Q
                         net (fo=7, routed)           0.221    -0.160    uc_system_i/microblaze_core/U0/M_AXI_DP_WDATA[21]
    SLICE_X12Y52         FDRE                                         r  uc_system_i/microblaze_core/U0/LOCKSTEP_Out_reg[566]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.847    -0.826    uc_system_i/microblaze_core/U0/Clk
    SLICE_X12Y52         FDRE                                         r  uc_system_i/microblaze_core/U0/LOCKSTEP_Out_reg[566]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.064    -0.258    uc_system_i/microblaze_core/U0/LOCKSTEP_Out_reg[566]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.336%)  route 0.394ns (73.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.576    -0.588    uc_system_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[19]/Q
                         net (fo=1, routed)           0.394    -0.053    uc_system_i/axi_gpio/U0/ip2bus_data[19]
    SLICE_X5Y46          FDRE                                         r  uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.946    -0.727    uc_system_i/axi_gpio/U0/s_axi_aclk
    SLICE_X5Y46          FDRE                                         r  uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[19]/C
                         clock pessimism              0.504    -0.223    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.070    -0.153    uc_system_i/axi_gpio/U0/ip2bus_data_i_D1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.314ns (58.419%)  route 0.223ns (41.581%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.576    -0.588    uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I/Q
                         net (fo=1, routed)           0.223    -0.224    uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[21]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.179    uc_system_i/axi_timer/U0/TC_CORE_I/READ_MUX_I/LOAD_REG_GEN[21].LOAD_REG_I
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.051 r  uc_system_i/axi_timer/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.051    uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[10]
    SLICE_X11Y45         FDRE                                         r  uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.916    -0.757    uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y45         FDRE                                         r  uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.100    -0.153    uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uc_system_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uc_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns - clk_out1_uc_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.218%)  route 0.138ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.669    -0.495    uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y42          FDRE                                         r  uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.138    -0.192    uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X2Y40          SRL16E                                       r  uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uc_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    uc_system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uc_system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uc_system_i/clk_wiz/inst/clk_in1_uc_system_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    uc_system_i/clk_wiz/inst/clk_out1_uc_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  uc_system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2478, routed)        0.946    -0.727    uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y40          SRL16E                                       r  uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y40          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.296    uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_uc_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   uc_system_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y33     uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y32     uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y32     uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y32     uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uc_system_clk_wiz_0_0
  To Clock:  clkfbout_uc_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uc_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uc_system_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uc_system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



