INFO:sim:172 - Generating IP...
Resolving generics for 'sine_gen'...
Applying external generics to 'sine_gen'...
Delivering associated files for 'sine_gen'...
Generating implementation netlist for 'sine_gen'...
INFO:sim - Pre-processing HDL files for 'sine_gen'...
Running synthesis for 'sine_gen'
Running ngcbuild...
Writing VHO instantiation template for 'sine_gen'...
Writing VHDL behavioral simulation model for 'sine_gen'...
Delivered 2 files into directory
/home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sine_gen'...
Generating metadata file...
Generating ISE project...
XCO file found: sine_gen.xco
XMDF file found: sine_gen_xmdf.tcl
Adding /home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.asy
-view all -origin_type imported
Adding /home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.ngc
-view all -origin_type created
Checking file
"/home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.ngc" for
project device match ...
File "/home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.ngc"
device information matches project device.
Adding /home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.sym
-view all -origin_type imported
Adding /home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/tmp/_cg/sine_gen.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sine_gen"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sine_gen'.
