{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 13:49:07 2018 " "Info: Processing started: Mon Jan 01 13:49:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off irofwb -c irofwb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off irofwb -c irofwb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[0\]\$latch " "Warning: Node \"outir\[0\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[1\]\$latch " "Warning: Node \"outir\[1\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[2\]\$latch " "Warning: Node \"outir\[2\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[3\]\$latch " "Warning: Node \"outir\[3\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[4\]\$latch " "Warning: Node \"outir\[4\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[5\]\$latch " "Warning: Node \"outir\[5\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[6\]\$latch " "Warning: Node \"outir\[6\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outir\[7\]\$latch " "Warning: Node \"outir\[7\]\$latch\" is a latch" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ldir " "Info: Assuming node \"ldir\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "outir\[5\]\$latch bus3\[5\] ldir 5.874 ns register " "Info: tsu for register \"outir\[5\]\$latch\" (data pin = \"bus3\[5\]\", clock pin = \"ldir\") is 5.874 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.428 ns + Longest pin register " "Info: + Longest pin to register delay is 7.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns bus3\[5\] 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'bus3\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus3[5] } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.117 ns) + CELL(0.366 ns) 7.428 ns outir\[5\]\$latch 2 REG LCCOMB_X22_Y7_N0 1 " "Info: 2: + IC(6.117 ns) + CELL(0.366 ns) = 7.428 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 1; REG Node = 'outir\[5\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { bus3[5] outir[5]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 17.65 % ) " "Info: Total cell delay = 1.311 ns ( 17.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.117 ns ( 82.35 % ) " "Info: Total interconnect delay = 6.117 ns ( 82.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { bus3[5] outir[5]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { bus3[5] {} bus3[5]~combout {} outir[5]$latch {} } { 0.000ns 0.000ns 6.117ns } { 0.000ns 0.945ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.197 ns + " "Info: + Micro setup delay of destination is 1.197 ns" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ldir destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"ldir\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns ldir 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldir } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns ldir~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { ldir ldir~clkctrl } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.206 ns) 2.751 ns outir\[5\]\$latch 3 REG LCCOMB_X22_Y7_N0 1 " "Info: 3: + IC(1.302 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 1; REG Node = 'outir\[5\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { ldir~clkctrl outir[5]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 47.47 % ) " "Info: Total cell delay = 1.306 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 52.53 % ) " "Info: Total interconnect delay = 1.445 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { ldir ldir~clkctrl outir[5]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[5]$latch {} } { 0.000ns 0.000ns 0.143ns 1.302ns } { 0.000ns 1.100ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { bus3[5] outir[5]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { bus3[5] {} bus3[5]~combout {} outir[5]$latch {} } { 0.000ns 0.000ns 6.117ns } { 0.000ns 0.945ns 0.366ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { ldir ldir~clkctrl outir[5]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[5]$latch {} } { 0.000ns 0.000ns 0.143ns 1.302ns } { 0.000ns 1.100ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ldir outir\[1\] outir\[1\]\$latch 8.539 ns register " "Info: tco from clock \"ldir\" to destination pin \"outir\[1\]\" through register \"outir\[1\]\$latch\" is 8.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ldir source 2.951 ns + Longest register " "Info: + Longest clock path from clock \"ldir\" to source register is 2.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns ldir 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldir } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns ldir~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { ldir ldir~clkctrl } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.370 ns) 2.951 ns outir\[1\]\$latch 3 REG LCCOMB_X19_Y11_N0 1 " "Info: 3: + IC(1.338 ns) + CELL(0.370 ns) = 2.951 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; REG Node = 'outir\[1\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { ldir~clkctrl outir[1]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 49.81 % ) " "Info: Total cell delay = 1.470 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 50.19 % ) " "Info: Total interconnect delay = 1.481 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { ldir ldir~clkctrl outir[1]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[1]$latch {} } { 0.000ns 0.000ns 0.143ns 1.338ns } { 0.000ns 1.100ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.588 ns + Longest register pin " "Info: + Longest register to pin delay is 5.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outir\[1\]\$latch 1 REG LCCOMB_X19_Y11_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; REG Node = 'outir\[1\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outir[1]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(3.056 ns) 5.588 ns outir\[1\] 2 PIN PIN_8 0 " "Info: 2: + IC(2.532 ns) + CELL(3.056 ns) = 5.588 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'outir\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { outir[1]$latch outir[1] } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 54.69 % ) " "Info: Total cell delay = 3.056 ns ( 54.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.532 ns ( 45.31 % ) " "Info: Total interconnect delay = 2.532 ns ( 45.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { outir[1]$latch outir[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { outir[1]$latch {} outir[1] {} } { 0.000ns 2.532ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { ldir ldir~clkctrl outir[1]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[1]$latch {} } { 0.000ns 0.000ns 0.143ns 1.338ns } { 0.000ns 1.100ns 0.000ns 0.370ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { outir[1]$latch outir[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { outir[1]$latch {} outir[1] {} } { 0.000ns 2.532ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "outir\[7\]\$latch bus3\[7\] ldir -0.690 ns register " "Info: th for register \"outir\[7\]\$latch\" (data pin = \"bus3\[7\]\", clock pin = \"ldir\") is -0.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ldir destination 2.757 ns + Longest register " "Info: + Longest clock path from clock \"ldir\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns ldir 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldir } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns ldir~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { ldir ldir~clkctrl } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.206 ns) 2.757 ns outir\[7\]\$latch 3 REG LCCOMB_X5_Y5_N0 1 " "Info: 3: + IC(1.308 ns) + CELL(0.206 ns) = 2.757 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; REG Node = 'outir\[7\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { ldir~clkctrl outir[7]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 47.37 % ) " "Info: Total cell delay = 1.306 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 52.63 % ) " "Info: Total interconnect delay = 1.451 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { ldir ldir~clkctrl outir[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[7]$latch {} } { 0.000ns 0.000ns 0.143ns 1.308ns } { 0.000ns 1.100ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.447 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns bus3\[7\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'bus3\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus3[7] } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.366 ns) 3.447 ns outir\[7\]\$latch 2 REG LCCOMB_X5_Y5_N0 1 " "Info: 2: + IC(1.971 ns) + CELL(0.366 ns) = 3.447 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; REG Node = 'outir\[7\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { bus3[7] outir[7]$latch } "NODE_NAME" } } { "irofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/irofwb/irofwb.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 42.82 % ) " "Info: Total cell delay = 1.476 ns ( 42.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.971 ns ( 57.18 % ) " "Info: Total interconnect delay = 1.971 ns ( 57.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { bus3[7] outir[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { bus3[7] {} bus3[7]~combout {} outir[7]$latch {} } { 0.000ns 0.000ns 1.971ns } { 0.000ns 1.110ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { ldir ldir~clkctrl outir[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { ldir {} ldir~combout {} ldir~clkctrl {} outir[7]$latch {} } { 0.000ns 0.000ns 0.143ns 1.308ns } { 0.000ns 1.100ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { bus3[7] outir[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { bus3[7] {} bus3[7]~combout {} outir[7]$latch {} } { 0.000ns 0.000ns 1.971ns } { 0.000ns 1.110ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 13:49:07 2018 " "Info: Processing ended: Mon Jan 01 13:49:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
