

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>interfaces &mdash; covgDAQ 0.0.1 documentation</title>
  

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/plot_directive.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="peripherals" href="peripherals.html" />
    <link rel="prev" title="Installation" href="installation.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="index.html" class="icon icon-home"> covgDAQ
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="installation.html">Installation</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">interfaces</a></li>
<li class="toctree-l1"><a class="reference internal" href="peripherals.html">peripherals</a></li>
<li class="toctree-l1"><a class="reference internal" href="utils.html">utils</a></li>
<li class="toctree-l1"><a class="reference internal" href="register_index_guide.html">Register Index Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="endpoint_definitions_guide.html">Endpoint Definitions Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="new_peripheral_guide.html">New Peripheral Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="tests.html">Tests</a></li>
<li class="toctree-l1"><a class="reference internal" href="example.html">Example</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">covgDAQ</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>interfaces</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="_sources/interfaces.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="module-interfaces.interfaces">
<span id="interfaces"></span><h1>interfaces<a class="headerlink" href="#module-interfaces.interfaces" title="Permalink to this headline">¶</a></h1>
<p>Module to configure OpalKelly XEM7310 FPGA to communicate with peripherals.</p>
<p>Use Registers for peripherals’ internal registers and Endpoints for Opal Kelly Endpoints on the FPGA.</p>
<p>June 2022</p>
<p>Lucas Koerner, <a class="reference external" href="mailto:koer2434&#37;&#52;&#48;stthomas&#46;edu">koer2434<span>&#64;</span>stthomas<span>&#46;</span>edu</a>
Abe Stroschein, <a class="reference external" href="mailto:ajstroschein&#37;&#52;&#48;stthomas&#46;edu">ajstroschein<span>&#64;</span>stthomas<span>&#46;</span>edu</a></p>
<dl class="py class">
<dt class="sig sig-object py" id="interfaces.interfaces.Endpoint">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">interfaces.interfaces.</span></span><span class="sig-name descname"><span class="pre">Endpoint</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_index_low</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_width</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">gen_bit</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">gen_address</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Endpoint"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Endpoint" title="Permalink to this definition">¶</a></dt>
<dd><p>Class for Opal Kelly endpoints on the FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>endpoints_from_defines</strong><span class="classifier">dict</span></dt><dd><p>Class attribute. Dictionary of each group of endpoints paired with inner dictionaries
of endpoint names to Endpoint objects, starts empty.</p>
</dd>
<dt><strong>I2CDAQ_level_shifted</strong><span class="classifier">dict</span></dt><dd><p>Class attribute. Dictionary of Endpoints for the level shifted I2CDAQ bus.</p>
</dd>
<dt><strong>I2CDAQ_QW</strong><span class="classifier">dict</span></dt><dd><p>Class attribute. Dictionary of Endpoints for QW 3.3V I2CDAQ bus.</p>
</dd>
<dt><strong>address</strong><span class="classifier">int</span></dt><dd><p>Address location of the Endpoint.</p>
</dd>
<dt><strong>bit_index_low</strong><span class="classifier">int</span></dt><dd><p>Index of the LSB of the Endpoint.</p>
</dd>
<dt><strong>bit_index_high</strong><span class="classifier">int</span></dt><dd><p>Index of the MSB of the Endpoint.</p>
</dd>
<dt><strong>bit_width</strong><span class="classifier">int</span></dt><dd><p>Width of the Endpoint in bits.</p>
</dd>
<dt><strong>gen_bit</strong><span class="classifier">bool</span></dt><dd><p>Whether to increment the bits when incrementing the endpoint.</p>
</dd>
<dt><strong>gen_address</strong><span class="classifier">bool</span></dt><dd><p>Whether to increment the address when incrementing the endpoint.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.Endpoint.advance_endpoints">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">advance_endpoints</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">endpoints_dict</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">advance_num</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Endpoint.advance_endpoints"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Endpoint.advance_endpoints" title="Permalink to this definition">¶</a></dt>
<dd><p>Advances Endpoints in a dict in place by advance_num. Checks each
Endpoint’s gen_bit and gen_address attributes to see whether to
increment the bit or the address or both.</p>
<dl class="simple">
<dt>Example usage:</dt><dd><p>endpoints=Endpoint.advance_endpoints(Endpoint.get_chip_endpoints(‘I2CDAQ’),1)</p>
</dd>
</dl>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>endpoints_dict</strong><span class="classifier">dict of Endpoints</span></dt><dd><p>The dict of Endpoints to advance by advance_num.</p>
</dd>
<dt><strong>advance_num</strong><span class="classifier">int</span></dt><dd><p>How much to advance the Endpoints by.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>dict</strong><span class="classifier">the same dict of Endpoints given in endpoints_dict, now advanced</span></dt><dd></dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.Endpoint.excel_to_defines">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">excel_to_defines</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">excel_path</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">defines_path</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sheet</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Endpoint.excel_to_defines"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Endpoint.excel_to_defines" title="Permalink to this definition">¶</a></dt>
<dd><p>Convert an Excel spreadsheet of endpoint definitions to Verilog.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>excel_path</strong><span class="classifier">str</span></dt><dd><p>The path to the Excel spreadsheet to convert.</p>
</dd>
<dt><strong>defines_path</strong><span class="classifier">str</span></dt><dd><p>The path to the Verilog file to create.</p>
</dd>
<dt><strong>sheet</strong><span class="classifier">int or str</span></dt><dd><p>Optional. The int index of the sheet to read from the Excel
spreadsheet, or the str sheet name.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><dl class="simple">
<dt><strong>str</strong><span class="classifier">the text written to the Verilog file.</span></dt><dd></dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.Endpoint.get_chip_endpoints">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_chip_endpoints</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">chip_name</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Endpoint.get_chip_endpoints"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Endpoint.get_chip_endpoints" title="Permalink to this definition">¶</a></dt>
<dd><p>Return a copy of the dictionary of Endpoints for a specific chip or group.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.Endpoint.update_endpoints_from_defines">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">update_endpoints_from_defines</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_defines_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'C:/Users/ajstr/OneDrive</span> <span class="pre">-</span> <span class="pre">University</span> <span class="pre">of</span> <span class="pre">St.</span> <span class="pre">Thomas/Research</span> <span class="pre">Internship/Programs/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ep_defines.v'</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Endpoint.update_endpoints_from_defines"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Endpoint.update_endpoints_from_defines" title="Permalink to this definition">¶</a></dt>
<dd><p>Store and return a dictionary of Endpoints for each chip in ep_defines.v.</p>
<p>Returns -1 if there is a naming collision in ep_defines.v</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">interfaces.interfaces.</span></span><span class="sig-name descname"><span class="pre">FPGA</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">bitfile</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'default'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">debug</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA" title="Permalink to this definition">¶</a></dt>
<dd><p>Class for the Opal Kelly FPGA itself.
Derived from OpalKelly Python examples.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>bitfile</strong><span class="classifier">str</span></dt><dd><p>Path to the bitfile to load on the FPGA.</p>
</dd>
<dt><strong>xem</strong><span class="classifier">ok.okCFrontPanel</span></dt><dd><p>Opal Kelly API connection to the FPGA.</p>
</dd>
<dt><strong>device_info</strong><span class="classifier">ok.okTDeviceInfo</span></dt><dd><p>General information about the FPGA.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.clear_endpoint">
<span class="sig-name descname"><span class="pre">clear_endpoint</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.clear_endpoint"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.clear_endpoint" title="Permalink to this definition">¶</a></dt>
<dd><p>Set all bits in an Endpoint low.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.clear_wire_bit">
<span class="sig-name descname"><span class="pre">clear_wire_bit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.clear_wire_bit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.clear_wire_bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Clear a single bit to 0 in a OpalKelly wire in.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.init_device">
<span class="sig-name descname"><span class="pre">init_device</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.init_device"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.init_device" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize the FPGA for use and print device information.</p>
<p>Connect to the FPGA and load the bitfile. Return False on any errors.
Only run this once or the FPGA connection will fail.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.read_ep">
<span class="sig-name descname"><span class="pre">read_ep</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.read_ep"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.read_ep" title="Permalink to this definition">¶</a></dt>
<dd><p>Return the error code after reading an OK WireOut Endpoint.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.read_pipe_out">
<span class="sig-name descname"><span class="pre">read_pipe_out</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">addr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">data_len</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1024</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.read_pipe_out"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.read_pipe_out" title="Permalink to this definition">¶</a></dt>
<dd><p>Return the filled buffer and error code after reading an OK PipeOut.
data_len is length in bytes (must be multiple of 16)
returns: bytearray; error code</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.read_trig">
<span class="sig-name descname"><span class="pre">read_trig</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.read_trig"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.read_trig" title="Permalink to this definition">¶</a></dt>
<dd><p>Read an OK TriggerOut Endpoint.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>ep_bit</strong><span class="classifier">Endpoint</span></dt><dd><p>The endpoint containing the bit_index_low and address of the
TriggerOut to read.</p>
</dd>
</dl>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><dl class="simple">
<dt>bool</dt><dd><p>Whether the TriggerOut has been triggered.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.read_wire">
<span class="sig-name descname"><span class="pre">read_wire</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.read_wire"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.read_wire" title="Permalink to this definition">¶</a></dt>
<dd><p>Return the read data after reading an OK WireOut.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.read_wire_bit">
<span class="sig-name descname"><span class="pre">read_wire_bit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.read_wire_bit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.read_wire_bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Read a single bit in a OpalKelly wire in.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.send_trig">
<span class="sig-name descname"><span class="pre">send_trig</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.send_trig"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.send_trig" title="Permalink to this definition">¶</a></dt>
<dd><p>Return the error code after activating an OK TriggerIn Endpoint.</p>
<p>Expects a single bit, not yet implement for multiple bits and will only
activate the LSB if the Endpoint containts multiple bits.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.set_endpoint">
<span class="sig-name descname"><span class="pre">set_endpoint</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.set_endpoint"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.set_endpoint" title="Permalink to this definition">¶</a></dt>
<dd><p>Set all bits in an Endpoint high.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.set_ep_simultaneous">
<span class="sig-name descname"><span class="pre">set_ep_simultaneous</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_list</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">val_list</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.set_ep_simultaneous"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.set_ep_simultaneous" title="Permalink to this definition">¶</a></dt>
<dd><p>set multiple values to the wire of a single endpoint</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.set_wire">
<span class="sig-name descname"><span class="pre">set_wire</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">4294967295</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.set_wire"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.set_wire" title="Permalink to this definition">¶</a></dt>
<dd><p>Return the error code after setting an OK WireIn value.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.set_wire_bit">
<span class="sig-name descname"><span class="pre">set_wire_bit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.set_wire_bit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.set_wire_bit" title="Permalink to this definition">¶</a></dt>
<dd><p>Set a single bit to 1 in a OpalKelly wire in.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.toggle_high">
<span class="sig-name descname"><span class="pre">toggle_high</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.toggle_high"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.toggle_high" title="Permalink to this definition">¶</a></dt>
<dd><p>Toggle all bits in an Endpoint high then back to low.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.FPGA.toggle_low">
<span class="sig-name descname"><span class="pre">toggle_low</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">ep_bit</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#FPGA.toggle_low"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.FPGA.toggle_low" title="Permalink to this definition">¶</a></dt>
<dd><p>Toggle all bits in an Endpoint low then back to high.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="interfaces.interfaces.Register">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">interfaces.interfaces.</span></span><span class="sig-name descname"><span class="pre">Register</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">address</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">default</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_index_high</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_index_low</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_width</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Register"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Register" title="Permalink to this definition">¶</a></dt>
<dd><p>Class for internal registers on a device.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>address</strong><span class="classifier">int</span></dt><dd><p>Address location of the register.</p>
</dd>
<dt><strong>default</strong><span class="classifier">int</span></dt><dd><p>Default value of the register.</p>
</dd>
<dt><strong>bit_index_high</strong><span class="classifier">int</span></dt><dd><p>Index of the MSB in the register.</p>
</dd>
<dt><strong>bit_index_low</strong><span class="classifier">int</span></dt><dd><p>Index of the LSB in the register.</p>
</dd>
<dt><strong>bit_width</strong><span class="classifier">int</span></dt><dd><p>Width of the register in bits.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="interfaces.interfaces.Register.get_chip_registers">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_chip_registers</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">sheet</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">workbook_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'C:/Users/ajstr/OneDrive</span> <span class="pre">-</span> <span class="pre">University</span> <span class="pre">of</span> <span class="pre">St.</span> <span class="pre">Thomas/Research</span> <span class="pre">Internship/Programs/covg_fpga/python/Registers.xlsx'</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#Register.get_chip_registers"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.Register.get_chip_registers" title="Permalink to this definition">¶</a></dt>
<dd><p>Return a dictionary of Registers from a page in an Excel spreadsheet.</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="interfaces.interfaces.disp_device">
<span class="sig-prename descclassname"><span class="pre">interfaces.interfaces.</span></span><span class="sig-name descname"><span class="pre">disp_device</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dev</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">reg</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/interfaces/interfaces.html#disp_device"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#interfaces.interfaces.disp_device" title="Permalink to this definition">¶</a></dt>
<dd><p>Display endpoints and registers for a chip.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>dev</strong><span class="classifier">I2CController or SPIController or SPIFifoDriven or AD7961</span></dt><dd><p>Chip instance to display information for.</p>
</dd>
<dt><strong>reg</strong><span class="classifier">bool</span></dt><dd><p>Whether to display registers.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</div>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="peripherals.html" class="btn btn-neutral float-right" title="peripherals" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="installation.html" class="btn btn-neutral float-left" title="Installation" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2022, University of St. Thomas CpE/EE Instrumentation Group.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>