Analysis & Synthesis report for cc_test
Wed Sep 13 16:28:32 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |cc_test|pres_state
  9. State Machine - |cc_test|dv_rx_test:dv_rx_test0|present_state
 10. State Machine - |cc_test|fo_bist:fo_test0|present_rx_state
 11. State Machine - |cc_test|fo_bist:fo_test0|present_state
 12. State Machine - |cc_test|sram_test:sram1|present_state
 13. State Machine - |cc_test|sram_test:sram0|present_state
 14. State Machine - |cc_test|rs232_tx:tx0|pres_state
 15. State Machine - |cc_test|rs232_rx:rx0|pres_state
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Source assignments for rs232_rx:rx0|counter:sample_counter
 20. Source assignments for rs232_tx:tx0|counter:bit_counter
 21. Source assignments for rs232_tx:tx0|fifo:data_buffer
 22. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated
 23. Source assignments for counter:tx_char_counter
 24. Source assignments for sram_test:sram0
 25. Source assignments for sram_test:sram1
 26. Source assignments for fo_bist:fo_test0
 27. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component
 28. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated
 29. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3
 30. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 31. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 32. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 33. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 34. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe6
 35. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 36. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 37. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 38. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10
 39. Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 40. Source assignments for dv_rx_test:dv_rx_test0
 41. Parameter Settings for User Entity Instance: cc_test_pll:clk0|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter
 43. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 44. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 45. Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer
 46. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 47. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 48. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 49. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 50. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 51. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 52. Parameter Settings for User Entity Instance: reg:cmdchar1
 53. Parameter Settings for User Entity Instance: reg:cmdchar2
 54. Parameter Settings for User Entity Instance: counter:tx_char_counter
 55. Parameter Settings for User Entity Instance: shift_reg:array_id_reg1
 56. Parameter Settings for User Entity Instance: sram_test:sram0|shift_reg:slr_inst
 57. Parameter Settings for User Entity Instance: sram_test:sram1|shift_reg:slr_inst
 58. Parameter Settings for User Entity Instance: fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component
 59. dcfifo Parameter Settings by Entity Instance
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Sep 13 16:28:32 2006         ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name               ; cc_test                                       ;
; Top-level Entity Name       ; cc_test                                       ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 988                                           ;
; Total pins                  ; 172                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 2,560                                         ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1S30F780C5       ;                    ;
; Top-level entity name                                              ; cc_test            ; cc_test            ;
; Family name                                                        ; Stratix            ; Stratix            ;
; VHDL Show LMF Mapping Messages                                     ; Off                ;                    ;
; Optimization Technique -- Stratix/Stratix GX                       ; Speed              ; Balanced           ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; Unlimited          ; Unlimited          ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto DSP Block Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; ../../../library/components/source/rtl/component_pack.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd ;
; ../../../library/components/source/rtl/counter.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd        ;
; ../../../library/components/source/rtl/fifo.vhd           ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd           ;
; ../../../library/components/source/rtl/reg.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd            ;
; ../../../library/components/source/rtl/shift_reg.vhd      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd      ;
; ../../../all_cards/async/source/rtl/rs232_tx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd          ;
; ../../../all_cards/async/source/rtl/ascii_pack.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd        ;
; ../../../all_cards/async/source/rtl/async_pack.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd        ;
; ../../../all_cards/async/source/rtl/rs232_rx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd          ;
; ../source/sram_test.vhd                                   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd               ;
; ../source/dv_rx_test.vhd                                  ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/dv_rx_test.vhd              ;
; ../source/cc_test.vhd                                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd                 ;
; ../source/cc_test_pack.vhd                                ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd            ;
; ../source/cc_test_pll.vhd                                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test_pll.vhd             ;
; ../source/fo_rx_fifo.vhd                                  ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/fo_rx_fifo.vhd              ;
; ../source/fo_bist.vhd                                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd                 ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altpll.tdf                      ;
; aglobal60.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc                   ;
; stratix_pll.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_pll.inc                 ;
; stratixii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratixii_pll.inc               ;
; cycloneii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cycloneii_pll.inc               ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf                  ;
; stratix_ram_block.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_ram_block.inc           ;
; lpm_mux.inc                                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_decode.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc                  ;
; altsyncram.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altsyncram.inc                  ;
; a_rdenreg.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_rdenreg.inc                   ;
; altrom.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altrom.inc                      ;
; altram.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altram.inc                      ;
; altdpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altdpram.inc                    ;
; altqpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altqpram.inc                    ;
; db/altsyncram_7nb1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/altsyncram_7nb1.tdf       ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf                 ;
; lpm_constant.inc                                          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc                ;
; lpm_add_sub.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc                 ;
; cmpconst.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc                    ;
; lpm_compare.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc                 ;
; lpm_counter.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc                 ;
; dffeea.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc                      ;
; alt_synch_counter.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc           ;
; alt_synch_counter_f.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc         ;
; alt_counter_f10ke.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc           ;
; alt_counter_stratix.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc         ;
; db/cntr_g1g.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_g1g.tdf              ;
; dcfifo.tdf                                                ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf                      ;
; a_graycounter.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_graycounter.inc               ;
; a_fefifo.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_fefifo.inc                    ;
; a_gray2bin.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_gray2bin.inc                  ;
; dffpipe.inc                                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffpipe.inc                     ;
; alt_sync_fifo.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_sync_fifo.inc               ;
; altsyncram_fifo.inc                                       ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altsyncram_fifo.inc             ;
; db/dcfifo_dca1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/dcfifo_dca1.tdf           ;
; db/a_fefifo_gtc.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/a_fefifo_gtc.tdf          ;
; db/a_fefifo_ltc.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/a_fefifo_ltc.tdf          ;
; db/a_gray2bin_m5b.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/a_gray2bin_m5b.tdf        ;
; db/a_graycounter_v16.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/a_graycounter_v16.tdf     ;
; db/dpram_7vr.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/dpram_7vr.tdf             ;
; db/altsyncram_9nf1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/altsyncram_9nf1.tdf       ;
; db/dffpipe_fd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/dffpipe_fd9.tdf           ;
; db/alt_synch_pipe_nc8.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/alt_synch_pipe_nc8.tdf    ;
; db/dffpipe_hd9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/dffpipe_hd9.tdf           ;
; db/alt_synch_pipe_oc8.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/alt_synch_pipe_oc8.tdf    ;
; db/dffpipe_id9.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/dffpipe_id9.tdf           ;
; db/add_sub_cvb.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/add_sub_cvb.tdf           ;
; db/cntr_b08.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_b08.tdf              ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 988                                            ;
;     -- Combinational with no register       ; 589                                            ;
;     -- Register only                        ; 131                                            ;
;     -- Combinational with a register        ; 268                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 471                                            ;
;     -- 3 input functions                    ; 221                                            ;
;     -- 2 input functions                    ; 158                                            ;
;     -- 1 input functions                    ; 5                                              ;
;     -- 0 input functions                    ; 2                                              ;
;         -- Combinational cells for routing  ; 0                                              ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 888                                            ;
;     -- arithmetic mode                      ; 100                                            ;
;     -- qfbk mode                            ; 0                                              ;
;     -- register cascade mode                ; 0                                              ;
;     -- synchronous clear/load mode          ; 20                                             ;
;     -- asynchronous clear/load mode         ; 399                                            ;
;                                             ;                                                ;
; Total registers                             ; 399                                            ;
; Total logic cells in carry chains           ; 114                                            ;
; I/O pins                                    ; 172                                            ;
; Total memory bits                           ; 2560                                           ;
; Total PLLs                                  ; 1                                              ;
; Maximum fan-out node                        ; cc_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 352                                            ;
; Total fan-out                               ; 4417                                           ;
; Average fan-out                             ; 3.75                                           ;
+---------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                         ;
+-----------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cc_test                                            ; 988 (290)   ; 399          ; 2560        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 172  ; 0            ; 589 (266)    ; 131 (4)           ; 268 (20)         ; 114 (0)         ; 0 (0)      ; |cc_test                                                                                                                                                    ;
;    |cc_test_pll:clk0|                               ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|cc_test_pll:clk0                                                                                                                                   ;
;       |altpll:altpll_component|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|cc_test_pll:clk0|altpll:altpll_component                                                                                                           ;
;    |counter:tx_char_counter|                        ; 27 (27)     ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 7 (7)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |cc_test|counter:tx_char_counter                                                                                                                            ;
;    |dv_rx_test:dv_rx_test0|                         ; 43 (43)     ; 38           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 26 (26)           ; 12 (12)          ; 9 (9)           ; 0 (0)      ; |cc_test|dv_rx_test:dv_rx_test0                                                                                                                             ;
;    |fo_bist:fo_test0|                               ; 192 (48)    ; 168          ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (6)       ; 70 (7)            ; 98 (35)          ; 50 (0)          ; 0 (0)      ; |cc_test|fo_bist:fo_test0                                                                                                                                   ;
;       |fo_rx_fifo:fo_receive|                       ; 144 (0)     ; 126          ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 63 (0)            ; 63 (0)           ; 50 (0)          ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive                                                                                                             ;
;          |dcfifo:dcfifo_component|                  ; 144 (0)     ; 126          ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 63 (0)            ; 63 (0)           ; 50 (0)          ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component                                                                                     ;
;             |dcfifo_dca1:auto_generated|            ; 144 (10)    ; 126          ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (2)       ; 63 (8)            ; 63 (0)           ; 50 (0)          ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated                                                          ;
;                |a_fefifo_gtc:read_state|            ; 13 (13)     ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_fefifo_gtc:read_state                                  ;
;                |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_fefifo_ltc:write_state                                 ;
;                |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ;
;                |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ;
;                |a_graycounter_v16:rdptr_g|          ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_graycounter_v16:rdptr_g                                ;
;                |a_graycounter_v16:wrptr_g|          ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_graycounter_v16:wrptr_g                                ;
;                |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ;
;                   |dffpipe_hd9:dffpipe6|            ; 24 (24)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe6  ;
;                |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ;
;                   |dffpipe_id9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10 ;
;                |cntr_b08:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|cntr_b08:rdptr_b                                         ;
;                |cntr_b08:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|cntr_b08:wrptr_b                                         ;
;                |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ;
;                |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ;
;                |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ;
;                |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ;
;                |dpram_7vr:fiforam|                  ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam                                        ;
;                   |altsyncram_9nf1:altsyncram3|     ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3            ;
;    |rs232_rx:rx0|                                   ; 162 (88)    ; 37           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (84)     ; 9 (1)             ; 28 (3)           ; 13 (0)          ; 0 (0)      ; |cc_test|rs232_rx:rx0                                                                                                                                       ;
;       |counter:sample_counter|                      ; 30 (30)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |cc_test|rs232_rx:rx0|counter:sample_counter                                                                                                                ;
;       |reg:data_buffer|                             ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|reg:data_buffer                                                                                                                       ;
;       |shift_reg:rx_buffer|                         ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|shift_reg:rx_buffer                                                                                                                   ;
;       |shift_reg:rx_sample|                         ; 27 (27)     ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|shift_reg:rx_sample                                                                                                                   ;
;    |rs232_tx:tx0|                                   ; 97 (35)     ; 40           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (31)      ; 1 (1)             ; 39 (3)           ; 25 (0)          ; 0 (0)      ; |cc_test|rs232_tx:tx0                                                                                                                                       ;
;       |counter:bit_counter|                         ; 30 (30)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |cc_test|rs232_tx:tx0|counter:bit_counter                                                                                                                   ;
;       |fifo:data_buffer|                            ; 22 (10)     ; 13           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer                                                                                                                      ;
;          |altsyncram:fifo_storage|                  ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                                                                              ;
;             |altsyncram_7nb1:auto_generated|        ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated                                                               ;
;          |lpm_counter:read_pointer|                 ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                                                                                             ;
;             |cntr_g1g:auto_generated|               ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_g1g:auto_generated                                                                     ;
;          |lpm_counter:write_pointer|                ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                                                                                            ;
;             |cntr_g1g:auto_generated|               ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated                                                                    ;
;       |shift_reg:tx_buffer|                         ; 10 (10)     ; 10           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|shift_reg:tx_buffer                                                                                                                   ;
;    |shift_reg:array_id_reg1|                        ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |cc_test|shift_reg:array_id_reg1                                                                                                                            ;
;    |sram_test:sram0|                                ; 87 (67)     ; 41           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 7 (7)             ; 34 (14)          ; 5 (5)           ; 0 (0)      ; |cc_test|sram_test:sram0                                                                                                                                    ;
;       |shift_reg:slr_inst|                          ; 20 (20)     ; 20           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; 0 (0)           ; 0 (0)      ; |cc_test|sram_test:sram0|shift_reg:slr_inst                                                                                                                 ;
;    |sram_test:sram1|                                ; 87 (67)     ; 41           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 7 (7)             ; 34 (14)          ; 5 (5)           ; 0 (0)      ; |cc_test|sram_test:sram1                                                                                                                                    ;
;       |shift_reg:slr_inst|                          ; 20 (20)     ; 20           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; 0 (0)           ; 0 (0)      ; |cc_test|sram_test:sram1|shift_reg:slr_inst                                                                                                                 ;
+-----------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|pres_state                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+------------------+--------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; Name                     ; pres_state.tx_dv ; pres_state.dv_test ; pres_state.tx_status ; pres_state.status_test ; pres_state.tx_array_id ; pres_state.array_id_test ; pres_state.tx_sram1 ; pres_state.sram1_test ; pres_state.tx_sram0 ; pres_state.sram0_test ; pres_state.tx_fo ; pres_state.fo_test ; pres_state.rx_cmd2 ; pres_state.rx_cmd1 ; pres_state.tx_error ; pres_state.tx_idle ; pres_state.tx_reset ; pres_state.reset ;
+--------------------------+------------------+--------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.reset         ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.tx_reset      ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.tx_idle       ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.tx_error      ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd1       ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 1                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd2       ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 1                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.fo_test       ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 1                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_fo         ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 1                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.sram0_test    ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 1                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_sram0      ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 1                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.sram1_test    ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 1                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_sram1      ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 1                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.array_id_test ; 0                ; 0                  ; 0                    ; 0                      ; 0                      ; 1                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_array_id   ; 0                ; 0                  ; 0                    ; 0                      ; 1                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.status_test   ; 0                ; 0                  ; 0                    ; 1                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_status     ; 0                ; 0                  ; 1                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.dv_test       ; 0                ; 1                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_dv         ; 1                ; 0                  ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
+--------------------------+------------------+--------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+


+---------------------------------------------------------------------------------+
; State Machine - |cc_test|dv_rx_test:dv_rx_test0|present_state                   ;
+--------------------+--------------------+------------------+--------------------+
; Name               ; present_state.done ; present_state.rx ; present_state.idle ;
+--------------------+--------------------+------------------+--------------------+
; present_state.idle ; 0                  ; 0                ; 0                  ;
; present_state.rx   ; 0                  ; 1                ; 1                  ;
; present_state.done ; 1                  ; 0                ; 1                  ;
+--------------------+--------------------+------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|fo_bist:fo_test0|present_rx_state                                                                                                    ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+-----------------------+
; Name                      ; present_rx_state.rx_done ; present_rx_state.rx_load ; present_rx_state.rx_req ; present_rx_state.rx_start ; present_rx_state.idle ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+-----------------------+
; present_rx_state.idle     ; 0                        ; 0                        ; 0                       ; 0                         ; 0                     ;
; present_rx_state.rx_start ; 0                        ; 0                        ; 0                       ; 1                         ; 1                     ;
; present_rx_state.rx_req   ; 0                        ; 0                        ; 1                       ; 0                         ; 1                     ;
; present_rx_state.rx_load  ; 0                        ; 1                        ; 0                       ; 0                         ; 1                     ;
; present_rx_state.rx_done  ; 1                        ; 0                        ; 0                       ; 0                         ; 1                     ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|fo_bist:fo_test0|present_state                                                                                                                ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+
; Name                   ; present_state.tx_en3 ; present_state.tx_data3 ; present_state.tx_en2 ; present_state.tx_data2 ; present_state.tx_en1 ; present_state.tx_data1 ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+
; present_state.tx_data1 ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ;
; present_state.tx_en1   ; 0                    ; 0                      ; 0                    ; 0                      ; 1                    ; 1                      ;
; present_state.tx_data2 ; 0                    ; 0                      ; 0                    ; 1                      ; 0                    ; 1                      ;
; present_state.tx_en2   ; 0                    ; 0                      ; 1                    ; 0                      ; 0                    ; 1                      ;
; present_state.tx_data3 ; 0                    ; 1                      ; 0                    ; 0                      ; 0                    ; 1                      ;
; present_state.tx_en3   ; 1                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|sram_test:sram1|present_state                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; Name                   ; present_state.done ; present_state.passed ; present_state.failed ; present_state.nxt ; present_state.rd_done ; present_state.rd ; present_state.rd_prep ; present_state.rd0_done ; present_state.rd0 ; present_state.rd0_prep ; present_state.wr ; present_state.wr_prep ; present_state.wr0 ; present_state.wr0_prep ; present_state.idle ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; present_state.idle     ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 0                  ;
; present_state.wr0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                      ; 1                  ;
; present_state.wr0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                      ; 1                  ;
; present_state.wr_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                      ; 1                  ;
; present_state.wr       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_done ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 1                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 1                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 1                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_done  ; 0                  ; 0                    ; 0                    ; 0                 ; 1                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.nxt      ; 0                  ; 0                    ; 0                    ; 1                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.failed   ; 0                  ; 0                    ; 1                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.passed   ; 0                  ; 1                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.done     ; 1                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|sram_test:sram0|present_state                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; Name                   ; present_state.done ; present_state.passed ; present_state.failed ; present_state.nxt ; present_state.rd_done ; present_state.rd ; present_state.rd_prep ; present_state.rd0_done ; present_state.rd0 ; present_state.rd0_prep ; present_state.wr ; present_state.wr_prep ; present_state.wr0 ; present_state.wr0_prep ; present_state.idle ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; present_state.idle     ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 0                  ;
; present_state.wr0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                      ; 1                  ;
; present_state.wr0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                      ; 1                  ;
; present_state.wr_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                      ; 1                  ;
; present_state.wr       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_done ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 1                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 1                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 1                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_done  ; 0                  ; 0                    ; 0                    ; 0                 ; 1                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.nxt      ; 0                  ; 0                    ; 0                    ; 1                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.failed   ; 0                  ; 0                    ; 1                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.passed   ; 0                  ; 1                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.done     ; 1                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+


+-------------------------------------------------------------------------------------------+
; State Machine - |cc_test|rs232_tx:tx0|pres_state                                          ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.done ; pres_state.send ; pres_state.setup ; pres_state.idle ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.idle  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.setup ; 0               ; 0               ; 1                ; 1               ;
; pres_state.send  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.done  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


+-------------------------------------------------------------------------+
; State Machine - |cc_test|rs232_rx:rx0|pres_state                        ;
+------------------+------------------+-----------------+-----------------+
; Name             ; pres_state.ready ; pres_state.recv ; pres_state.idle ;
+------------------+------------------+-----------------+-----------------+
; pres_state.idle  ; 0                ; 0               ; 0               ;
; pres_state.recv  ; 0                ; 1               ; 1               ;
; pres_state.ready ; 1                ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 399   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 366   ;
; Number of registers using Asynchronous Load  ; 33    ;
; Number of registers using Clock Enable       ; 161   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fo_bist:fo_test0|fibre_tx_ena_o        ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cc_test|fo_bist:fo_test0|rx_data3[4]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[2]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|shift_reg:rx_sample|reg[0]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_tx:tx0|counter:bit_counter|count[10]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|counter:sample_counter|count[0] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cc_test|counter:tx_char_counter|count[5]             ;
; 128:1              ; 2 bits    ; 170 LEs       ; 10 LEs               ; 160 LEs                ; No         ; |cc_test|Mux78                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cc_test|fo_bist:fo_test0|Selector7                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |cc_test|Selector19                                   ;
; 266:1              ; 3 bits    ; 531 LEs       ; 48 LEs               ; 483 LEs                ; No         ; |cc_test|Selector26                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+------+----------------------------+
; Assignment     ; Value ; From ; To                         ;
+----------------+-------+------+----------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]                  ;
+----------------+-------+------+----------------------------+


+---------------------------------------------------------+
; Source assignments for rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]               ;
+----------------+-------+------+-------------------------+


+------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; High  ; -    ; items[0]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[1]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[2]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[3]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[4]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[5]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[6]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[7]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[8]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[9]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[10]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[11]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[12]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[13]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[14]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[15]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[16]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[17]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[18]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[19]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[20]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[21]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[22]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[23]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[24]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[25]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[26]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[27]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[28]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[29]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[30]            ;
; POWER_UP_LEVEL ; High  ; -    ; items[31]            ;
+----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------+
; Source assignments for counter:tx_char_counter ;
+----------------+-------+------+----------------+
; Assignment     ; Value ; From ; To             ;
+----------------+-------+------+----------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]       ;
+----------------+-------+------+----------------+


+---------------------------------------------+
; Source assignments for sram_test:sram0      ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; Low   ; -    ; sel_pattern ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[0]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[1]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[2]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[3]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[4]      ;
+----------------+-------+------+-------------+


+---------------------------------------------+
; Source assignments for sram_test:sram1      ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; Low   ; -    ; sel_pattern ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[0]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[1]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[2]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[3]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[4]      ;
+----------------+-------+------+-------------+


+--------------------------------------------+
; Source assignments for fo_bist:fo_test0    ;
+----------------+-------+------+------------+
; Assignment     ; Value ; From ; To         ;
+----------------+-------+------+------------+
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; active     ;
+----------------+-------+------+------------+


+---------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------+
; Assignment                      ; Value ; From ; To                                   ;
+---------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                    ;
+---------------------------------+-------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated    ;
+---------------------------------+-------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value ; From                                  ; To                                ;
+---------------------------------+-------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -                                     ; -                                 ;
; CUT                             ; ON    ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a   ;
; CUT                             ; ON    ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a ;
+---------------------------------+-------+---------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for dv_rx_test:dv_rx_test0 ;
+----------------+-------+------+---------------+
; Assignment     ; Value ; From ; To            ;
+----------------+-------+------+---------------+
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[0]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[1]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[2]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[3]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[4]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[5]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[6]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[7]    ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[8]    ;
+----------------+-------+------+---------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cc_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Integer                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Integer                           ;
; CLK2_MULTIPLY_BY              ; 4                 ; Integer                           ;
; CLK1_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK0_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 10000             ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Integer                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Integer                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Integer                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; max            ; 4339  ; Integer                                                 ;
; step_size      ; 1     ; Integer                                                 ;
; wrap_around    ; '0'   ; Enumerated                                              ;
; up_counter     ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Integer                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Integer                                              ;
; step_size      ; 1     ; Integer                                              ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Integer                                           ;
; addr_width     ; 6     ; Integer                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+-----------------+---------------------------------------------+
; Parameter Name                     ; Value           ; Type                                        ;
+------------------------------------+-----------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                     ;
; WIDTH_A                            ; 8               ; Integer                                     ;
; WIDTHAD_A                          ; 6               ; Integer                                     ;
; NUMWORDS_A                         ; 1               ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WIDTH_B                            ; 8               ; Integer                                     ;
; WIDTHAD_B                          ; 6               ; Integer                                     ;
; NUMWORDS_B                         ; 1               ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Stratix         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_7nb1 ; Untyped                                     ;
+------------------------------------+-----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Integer                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Integer                                                ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Integer                                     ;
; step_size      ; 1     ; Integer                                     ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:array_id_reg1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 3     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_test:sram0|shift_reg:slr_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 20    ; Integer                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_test:sram1|shift_reg:slr_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 20    ; Integer                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH               ; 8           ; Integer                                                             ;
; LPM_NUMWORDS            ; 256         ; Integer                                                             ;
; LPM_WIDTHU              ; 8           ; Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                             ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                             ;
; DEVICE_FAMILY           ; Stratix     ; Untyped                                                             ;
; CBXI_PARAMETER          ; dcfifo_dca1 ; Untyped                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                ;
+----------------------------+----------------------------------------------------------------+
; Name                       ; Value                                                          ;
+----------------------------+----------------------------------------------------------------+
; Number of entity instances ; 1                                                              ;
; Entity Instance            ; fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                     ;
;     -- LPM_WIDTH           ; 8                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                            ;
;     -- USE_EAB             ; ON                                                             ;
+----------------------------+----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Sep 13 16:28:08 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cc_test -c cc_test
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 2 design units, including 1 entities, in source file ../source/sram_test.vhd
    Info: Found design unit 1: sram_test-rtl
    Info: Found entity 1: sram_test
Info: Found 2 design units, including 1 entities, in source file ../source/dv_rx_test.vhd
    Info: Found design unit 1: dv_rx_test-rtl
    Info: Found entity 1: dv_rx_test
Info: Found 2 design units, including 1 entities, in source file ../source/cc_test.vhd
    Info: Found design unit 1: cc_test-behaviour
    Info: Found entity 1: cc_test
Info: Found 1 design units, including 0 entities, in source file ../source/cc_test_pack.vhd
    Info: Found design unit 1: cc_test_pack
Info: Found 2 design units, including 1 entities, in source file ../source/cc_test_pll.vhd
    Info: Found design unit 1: cc_test_pll-SYN
    Info: Found entity 1: cc_test_pll
Info: Found 2 design units, including 1 entities, in source file ../source/fo_rx_fifo.vhd
    Info: Found design unit 1: fo_rx_fifo-SYN
    Info: Found entity 1: fo_rx_fifo
Info: Found 2 design units, including 1 entities, in source file ../source/fo_bist.vhd
    Info: Found design unit 1: fo_bist-rtl
    Info: Found entity 1: fo_bist
Info: Elaborating entity "cc_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(205): object "cmd1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(206): object "cmd2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(245): object "fibre_clk" assigned a value but never read
Warning (10492): VHDL Process Statement warning at cc_test.vhd(539): signal "dv_test_done" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(677): signal "pass0_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(677): signal "fail0_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(695): signal "pass1_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(695): signal "fail1_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(713): signal "fo_data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(727): signal "manch_data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10034): Output port "outclk" at cc_test.vhd(63) has no driver
Warning (10034): Output port "box_id_out" at cc_test.vhd(71) has no driver
Warning (10034): Output port "box_id_ena" at cc_test.vhd(72) has no driver
Warning (10034): Output port "lvds_cmd" at cc_test.vhd(82) has no driver
Warning (10034): Output port "lvds_sync" at cc_test.vhd(83) has no driver
Warning (10034): Output port "lvds_spare" at cc_test.vhd(84) has no driver
Warning (10034): Output port "eeprom_so" at cc_test.vhd(125) has no driver
Warning (10034): Output port "eeprom_sck" at cc_test.vhd(126) has no driver
Warning (10034): Output port "eeprom_cs" at cc_test.vhd(127) has no driver
Warning (10034): Output port "mictor0_o[15]" at cc_test.vhd(160) has no driver
Warning (10034): Output port "mictor0_o[14]" at cc_test.vhd(160) has no driver
Warning (10034): Output port "mictor0_o[13]" at cc_test.vhd(160) has no driver
Info: Elaborating entity "cc_test_pll" for hierarchy "cc_test_pll:clk0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "cc_test_pll:clk0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cc_test_pll:clk0|altpll:altpll_component"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info: Elaborating entity "counter" for hierarchy "rs232_rx:rx0|counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "reg" for hierarchy "rs232_rx:rx0|reg:data_buffer"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info: Found entity 1: altsyncram_7nb1
Info: Elaborating entity "altsyncram_7nb1" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g1g.tdf
    Info: Found entity 1: cntr_g1g
Info: Elaborating entity "cntr_g1g" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "sram_test" for hierarchy "sram_test:sram0"
Warning (10036): Verilog HDL or VHDL warning at sram_test.vhd(130): object "dummy" assigned a value but never read
Info: Elaborating entity "shift_reg" for hierarchy "sram_test:sram0|shift_reg:slr_inst"
Info: Elaborating entity "fo_bist" for hierarchy "fo_bist:fo_test0"
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(196): signal "active" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(309): signal "active" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(309): signal "en_i" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(314): signal "active" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(316): signal "fifo_empty" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(324): signal "rxcount" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(353): signal "active" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(362): signal "rxcount" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10034): Output port "fibre_tx_clkW_o" at fo_bist.vhd(77) has no driver
Warning (10034): Output port "mictor_o[12]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[11]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[10]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[9]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[8]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[7]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[6]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[5]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[4]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[3]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[2]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[1]" at fo_bist.vhd(106) has no driver
Warning (10034): Output port "mictor_o[0]" at fo_bist.vhd(106) has no driver
Info: Elaborating entity "fo_rx_fifo" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_dca1.tdf
    Info: Found entity 1: dcfifo_dca1
Info: Elaborating entity "dcfifo_dca1" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_gtc.tdf
    Info: Found entity 1: a_fefifo_gtc
Info: Elaborating entity "a_fefifo_gtc" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_fefifo_gtc:read_state"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_ltc.tdf
    Info: Found entity 1: a_fefifo_ltc
Info: Elaborating entity "a_fefifo_ltc" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_fefifo_ltc:write_state"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_m5b.tdf
    Info: Found entity 1: a_gray2bin_m5b
Info: Elaborating entity "a_gray2bin_m5b" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_v16.tdf
    Info: Found entity 1: a_graycounter_v16
Info: Elaborating entity "a_graycounter_v16" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|a_graycounter_v16:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/dpram_7vr.tdf
    Info: Found entity 1: dpram_7vr
Info: Elaborating entity "dpram_7vr" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf
    Info: Found entity 1: altsyncram_9nf1
Info: Elaborating entity "altsyncram_9nf1" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|dffpipe_fd9:dffpipe_rdbuw"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cvb.tdf
    Info: Found entity 1: add_sub_cvb
Info: Elaborating entity "add_sub_cvb" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|add_sub_cvb:lpm_add_sub_rd_udwn"
Info: Found 1 design units, including 1 entities, in source file db/cntr_b08.tdf
    Info: Found entity 1: cntr_b08
Info: Elaborating entity "cntr_b08" for hierarchy "fo_bist:fo_test0|fo_rx_fifo:fo_receive|dcfifo:dcfifo_component|dcfifo_dca1:auto_generated|cntr_b08:rdptr_b"
Info: Elaborating entity "dv_rx_test" for hierarchy "dv_rx_test:dv_rx_test0"
Warning (10036): Verilog HDL or VHDL warning at dv_rx_test.vhd(73): object "dv_dat" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dv_rx_test.vhd(78): object "manch_det" assigned a value but never read
Warning (10492): VHDL Process Statement warning at dv_rx_test.vhd(196): signal "en_i" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Duplicate registers merged to single register
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[6]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[0]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[4]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[0]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[2]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[0]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[7]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[1]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[5]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[1]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[3]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[1]"
Info: State machine "|cc_test|pres_state" contains 18 states
Info: State machine "|cc_test|dv_rx_test:dv_rx_test0|present_state" contains 3 states
Info: State machine "|cc_test|fo_bist:fo_test0|present_rx_state" contains 5 states
Info: State machine "|cc_test|fo_bist:fo_test0|present_state" contains 6 states
Info: State machine "|cc_test|sram_test:sram1|present_state" contains 15 states
Info: State machine "|cc_test|sram_test:sram0|present_state" contains 15 states
Info: State machine "|cc_test|rs232_tx:tx0|pres_state" contains 4 states
Info: State machine "|cc_test|rs232_rx:rx0|pres_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|cc_test|pres_state"
Info: Encoding result for state machine "|cc_test|pres_state"
    Info: Completed encoding using 18 state bits
        Info: Encoded state bit "pres_state.tx_dv"
        Info: Encoded state bit "pres_state.dv_test"
        Info: Encoded state bit "pres_state.tx_status"
        Info: Encoded state bit "pres_state.status_test"
        Info: Encoded state bit "pres_state.tx_array_id"
        Info: Encoded state bit "pres_state.array_id_test"
        Info: Encoded state bit "pres_state.tx_sram1"
        Info: Encoded state bit "pres_state.sram1_test"
        Info: Encoded state bit "pres_state.tx_sram0"
        Info: Encoded state bit "pres_state.sram0_test"
        Info: Encoded state bit "pres_state.tx_fo"
        Info: Encoded state bit "pres_state.fo_test"
        Info: Encoded state bit "pres_state.rx_cmd2"
        Info: Encoded state bit "pres_state.rx_cmd1"
        Info: Encoded state bit "pres_state.tx_error"
        Info: Encoded state bit "pres_state.tx_idle"
        Info: Encoded state bit "pres_state.tx_reset"
        Info: Encoded state bit "pres_state.reset"
    Info: State "|cc_test|pres_state.reset" uses code string "000000000000000000"
    Info: State "|cc_test|pres_state.tx_reset" uses code string "000000000000000011"
    Info: State "|cc_test|pres_state.tx_idle" uses code string "000000000000000101"
    Info: State "|cc_test|pres_state.tx_error" uses code string "000000000000001001"
    Info: State "|cc_test|pres_state.rx_cmd1" uses code string "000000000000010001"
    Info: State "|cc_test|pres_state.rx_cmd2" uses code string "000000000000100001"
    Info: State "|cc_test|pres_state.fo_test" uses code string "000000000001000001"
    Info: State "|cc_test|pres_state.tx_fo" uses code string "000000000010000001"
    Info: State "|cc_test|pres_state.sram0_test" uses code string "000000000100000001"
    Info: State "|cc_test|pres_state.tx_sram0" uses code string "000000001000000001"
    Info: State "|cc_test|pres_state.sram1_test" uses code string "000000010000000001"
    Info: State "|cc_test|pres_state.tx_sram1" uses code string "000000100000000001"
    Info: State "|cc_test|pres_state.array_id_test" uses code string "000001000000000001"
    Info: State "|cc_test|pres_state.tx_array_id" uses code string "000010000000000001"
    Info: State "|cc_test|pres_state.status_test" uses code string "000100000000000001"
    Info: State "|cc_test|pres_state.tx_status" uses code string "001000000000000001"
    Info: State "|cc_test|pres_state.dv_test" uses code string "010000000000000001"
    Info: State "|cc_test|pres_state.tx_dv" uses code string "100000000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|dv_rx_test:dv_rx_test0|present_state"
Info: Encoding result for state machine "|cc_test|dv_rx_test:dv_rx_test0|present_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "dv_rx_test:dv_rx_test0|present_state.done"
        Info: Encoded state bit "dv_rx_test:dv_rx_test0|present_state.rx"
        Info: Encoded state bit "dv_rx_test:dv_rx_test0|present_state.idle"
    Info: State "|cc_test|dv_rx_test:dv_rx_test0|present_state.idle" uses code string "000"
    Info: State "|cc_test|dv_rx_test:dv_rx_test0|present_state.rx" uses code string "011"
    Info: State "|cc_test|dv_rx_test:dv_rx_test0|present_state.done" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|cc_test|fo_bist:fo_test0|present_rx_state"
Info: Encoding result for state machine "|cc_test|fo_bist:fo_test0|present_rx_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "fo_bist:fo_test0|present_rx_state.rx_done"
        Info: Encoded state bit "fo_bist:fo_test0|present_rx_state.rx_load"
        Info: Encoded state bit "fo_bist:fo_test0|present_rx_state.rx_req"
        Info: Encoded state bit "fo_bist:fo_test0|present_rx_state.rx_start"
        Info: Encoded state bit "fo_bist:fo_test0|present_rx_state.idle"
    Info: State "|cc_test|fo_bist:fo_test0|present_rx_state.idle" uses code string "00000"
    Info: State "|cc_test|fo_bist:fo_test0|present_rx_state.rx_start" uses code string "00011"
    Info: State "|cc_test|fo_bist:fo_test0|present_rx_state.rx_req" uses code string "00101"
    Info: State "|cc_test|fo_bist:fo_test0|present_rx_state.rx_load" uses code string "01001"
    Info: State "|cc_test|fo_bist:fo_test0|present_rx_state.rx_done" uses code string "10001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|fo_bist:fo_test0|present_state"
Info: Encoding result for state machine "|cc_test|fo_bist:fo_test0|present_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en3"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data3"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en2"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data2"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en1"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data1"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data1" uses code string "000000"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en1" uses code string "000011"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data2" uses code string "000101"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en2" uses code string "001001"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data3" uses code string "010001"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en3" uses code string "100001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|sram_test:sram1|present_state"
Info: Encoding result for state machine "|cc_test|sram_test:sram1|present_state"
    Info: Completed encoding using 15 state bits
        Info: Encoded state bit "sram_test:sram1|present_state.done"
        Info: Encoded state bit "sram_test:sram1|present_state.passed"
        Info: Encoded state bit "sram_test:sram1|present_state.failed"
        Info: Encoded state bit "sram_test:sram1|present_state.nxt"
        Info: Encoded state bit "sram_test:sram1|present_state.rd_done"
        Info: Encoded state bit "sram_test:sram1|present_state.rd"
        Info: Encoded state bit "sram_test:sram1|present_state.rd_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0_done"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.wr"
        Info: Encoded state bit "sram_test:sram1|present_state.wr_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.wr0"
        Info: Encoded state bit "sram_test:sram1|present_state.wr0_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.idle"
    Info: State "|cc_test|sram_test:sram1|present_state.idle" uses code string "000000000000000"
    Info: State "|cc_test|sram_test:sram1|present_state.wr0_prep" uses code string "000000000000011"
    Info: State "|cc_test|sram_test:sram1|present_state.wr0" uses code string "000000000000101"
    Info: State "|cc_test|sram_test:sram1|present_state.wr_prep" uses code string "000000000001001"
    Info: State "|cc_test|sram_test:sram1|present_state.wr" uses code string "000000000010001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0_prep" uses code string "000000000100001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0" uses code string "000000001000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0_done" uses code string "000000010000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd_prep" uses code string "000000100000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd" uses code string "000001000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd_done" uses code string "000010000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.nxt" uses code string "000100000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.failed" uses code string "001000000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.passed" uses code string "010000000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.done" uses code string "100000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|sram_test:sram0|present_state"
Info: Encoding result for state machine "|cc_test|sram_test:sram0|present_state"
    Info: Completed encoding using 15 state bits
        Info: Encoded state bit "sram_test:sram0|present_state.done"
        Info: Encoded state bit "sram_test:sram0|present_state.passed"
        Info: Encoded state bit "sram_test:sram0|present_state.failed"
        Info: Encoded state bit "sram_test:sram0|present_state.nxt"
        Info: Encoded state bit "sram_test:sram0|present_state.rd_done"
        Info: Encoded state bit "sram_test:sram0|present_state.rd"
        Info: Encoded state bit "sram_test:sram0|present_state.rd_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0_done"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.wr"
        Info: Encoded state bit "sram_test:sram0|present_state.wr_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.wr0"
        Info: Encoded state bit "sram_test:sram0|present_state.wr0_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.idle"
    Info: State "|cc_test|sram_test:sram0|present_state.idle" uses code string "000000000000000"
    Info: State "|cc_test|sram_test:sram0|present_state.wr0_prep" uses code string "000000000000011"
    Info: State "|cc_test|sram_test:sram0|present_state.wr0" uses code string "000000000000101"
    Info: State "|cc_test|sram_test:sram0|present_state.wr_prep" uses code string "000000000001001"
    Info: State "|cc_test|sram_test:sram0|present_state.wr" uses code string "000000000010001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0_prep" uses code string "000000000100001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0" uses code string "000000001000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0_done" uses code string "000000010000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd_prep" uses code string "000000100000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd" uses code string "000001000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd_done" uses code string "000010000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.nxt" uses code string "000100000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.failed" uses code string "001000000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.passed" uses code string "010000000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.done" uses code string "100000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|rs232_tx:tx0|pres_state"
Info: Encoding result for state machine "|cc_test|rs232_tx:tx0|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "rs232_tx:tx0|pres_state.done"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.send"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.setup"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.idle"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.idle" uses code string "0000"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.setup" uses code string "0011"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.send" uses code string "0101"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.done" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|rs232_rx:rx0|pres_state"
Info: Encoding result for state machine "|cc_test|rs232_rx:rx0|pres_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rs232_rx:rx0|pres_state.ready"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.recv"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.idle"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.idle" uses code string "000"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.recv" uses code string "011"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.ready" uses code string "101"
Warning: Hierarchy name "async_clk:aclock" does not exist.  It is associated with user assignments.
Warning: Reduced register "fo_bist:fo_test0|rxcount[2]" with stuck data_in port to stuck value GND
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "outclk" stuck at GND
    Warning: Pin "box_id_out" stuck at GND
    Warning: Pin "box_id_ena" stuck at GND
    Warning: Pin "lvds_cmd" stuck at GND
    Warning: Pin "lvds_sync" stuck at GND
    Warning: Pin "lvds_spare" stuck at GND
    Warning: Pin "eeprom_so" stuck at GND
    Warning: Pin "eeprom_sck" stuck at GND
    Warning: Pin "eeprom_cs" stuck at GND
    Warning: Pin "fibre_tx_sc_nd" stuck at GND
    Warning: Pin "fibre_tx_enn" stuck at VCC
    Warning: Pin "fibre_tx_bisten" stuck at VCC
    Warning: Pin "fibre_rx_rf" stuck at VCC
    Warning: Pin "fibre_rx_a_nb" stuck at VCC
    Warning: Pin "fibre_rx_bisten" stuck at VCC
    Warning: Pin "mictor0_o[0]" stuck at GND
    Warning: Pin "mictor0_o[1]" stuck at GND
    Warning: Pin "mictor0_o[2]" stuck at GND
    Warning: Pin "mictor0_o[3]" stuck at GND
    Warning: Pin "mictor0_o[4]" stuck at GND
    Warning: Pin "mictor0_o[5]" stuck at GND
    Warning: Pin "mictor0_o[6]" stuck at GND
    Warning: Pin "mictor0_o[7]" stuck at GND
    Warning: Pin "mictor0_o[8]" stuck at GND
    Warning: Pin "mictor0_o[9]" stuck at GND
    Warning: Pin "mictor0_o[10]" stuck at GND
    Warning: Pin "mictor0_o[11]" stuck at GND
    Warning: Pin "mictor0_o[12]" stuck at GND
    Warning: Pin "mictor0_o[13]" stuck at GND
    Warning: Pin "mictor0_o[14]" stuck at GND
    Warning: Pin "mictor0_o[15]" stuck at GND
Info: Registers with preset signals will power-up high
Warning: Design contains 22 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "box_id_in"
    Warning: No output dependent on input pin "lvds_rx0a"
    Warning: No output dependent on input pin "lvds_rx0b"
    Warning: No output dependent on input pin "lvds_rx1a"
    Warning: No output dependent on input pin "lvds_rx1b"
    Warning: No output dependent on input pin "lvds_rx2a"
    Warning: No output dependent on input pin "lvds_rx2b"
    Warning: No output dependent on input pin "lvds_rx3a"
    Warning: No output dependent on input pin "lvds_rx3b"
    Warning: No output dependent on input pin "lvds_rx4a"
    Warning: No output dependent on input pin "lvds_rx4b"
    Warning: No output dependent on input pin "lvds_rx5a"
    Warning: No output dependent on input pin "lvds_rx5b"
    Warning: No output dependent on input pin "lvds_rx6a"
    Warning: No output dependent on input pin "lvds_rx6b"
    Warning: No output dependent on input pin "lvds_rx7a"
    Warning: No output dependent on input pin "lvds_rx7b"
    Warning: No output dependent on input pin "eeprom_si"
    Warning: No output dependent on input pin "fibre_tx_rp"
    Warning: No output dependent on input pin "fibre_rx_error"
    Warning: No output dependent on input pin "dv_pulse_fibre"
    Warning: No output dependent on input pin "manchester_sigdet"
Info: Implemented 1177 device resources after synthesis - the final resource count might be different
    Info: Implemented 43 input pins
    Info: Implemented 97 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 988 logic cells
    Info: Implemented 16 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Processing ended: Wed Sep 13 16:28:32 2006
    Info: Elapsed time: 00:00:25


