0.6
2019.1
May 24 2019
15:06:07
C:/Users/sdany/OneDrive/Documents/TDD/TallerDigitales/Lab2/E1/E1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sdany/OneDrive/Documents/TDD/TallerDigitales/Lab2/E1/E1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1746548517,verilog,,,,clk_wiz_0,,,../../../../E1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/sdany/OneDrive/Documents/TDD/TallerDigitales/Lab2/E1/E1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1746548517,verilog,,C:/Users/sdany/OneDrive/Documents/TDD/TallerDigitales/Lab2/E1/E1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../E1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/sdany/OneDrive/Documents/TallerDigitales/SystemVerilog/Eje1/project_3.srcs/sim_1/new/TopModule_tb.sv,1746470349,systemVerilog,,,,TopModule_tb,,,../../../../E1.srcs/sources_1/ip/clk_wiz_0,,,,,
