LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY lab2_VHDL IS
PORT (x1, x2, x3, x4 : IN STD_Logic; f : OUT STD_Logic);
end lab2_VHDL;

ARCHITECTURE Behavior OF lab2_VHDL IS
BEGIN
f <= ((NOT x1) AND x2 AND (NOT x3) AND (NOT x4)) OR 
((NOT x1) AND (NOT x2) AND (NOT x3) AND x4) OR 
(x2 AND x3 AND x4) OR
((NOT x2) AND x3 AND (NOT x4)) OR
(x1 AND x2 AND x3); 
END Behavior;