// Seed: 3581970607
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_5;
  specify
    (id_6 => id_7) = (1  : 1  : id_2, id_2 == id_3  : 1  : id_2 <= 1);
    (id_8 *> id_9) = (1'b0 : 1 & id_8  : 1, id_1  : 1 / 1  : id_1);
  endspecify
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    output tri0 id_7
);
  uwire id_9 = 1;
  module_0(
      id_4, id_3, id_0, id_0
  );
  tri1 id_10 = id_2 ~^ 1'h0;
endmodule
