#ifndef __ASM_R8A7373_H__
#define __ASM_R8A7373_H__

#include <mach/hardware.h>

#ifndef __ASSEMBLY__

#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/pm_clock.h>
#include <linux/types.h>
#include <mach/memory-r8a7373.h>
extern unsigned int system_rev;
void mmcif_set_pwr(struct platform_device *, int);
void mmcif_down_pwr(struct platform_device *);

void SBSC_Init_520Mhz(void);

/* Pin Function Controller:
 * GPIO_FN_xx - GPIO used to select pin function and MSEL switch
 * GPIO_PORTxx - GPIO mapped to real I/O pin on CPU
 */
enum {
	/* Hardware manual Table 9-1 (GPIO) */
	GPIO_PORT0, GPIO_PORT1, GPIO_PORT2, GPIO_PORT3, GPIO_PORT4,
	GPIO_PORT5, GPIO_PORT6, GPIO_PORT7, GPIO_PORT8, GPIO_PORT9,
	GPIO_PORT10, GPIO_PORT11, GPIO_PORT12, GPIO_PORT13, GPIO_PORT14,
	GPIO_PORT15, GPIO_PORT16, GPIO_PORT17, GPIO_PORT18, GPIO_PORT19,
	GPIO_PORT20, GPIO_PORT21, GPIO_PORT22, GPIO_PORT23, GPIO_PORT24,
	GPIO_PORT25, GPIO_PORT26, GPIO_PORT27, GPIO_PORT28, GPIO_PORT29,
	GPIO_PORT30, GPIO_PORT31, GPIO_PORT32, GPIO_PORT33, GPIO_PORT34,
	GPIO_PORT35, GPIO_PORT36, GPIO_PORT37, GPIO_PORT38, GPIO_PORT39,
	GPIO_PORT40, GPIO_PORT41, GPIO_PORT42, GPIO_PORT43, GPIO_PORT44,
	GPIO_PORT45, GPIO_PORT46, GPIO_PORT47, GPIO_PORT48,

	/* 49 .. 63 are not available */
	GPIO_PORT64 = 64,
	GPIO_PORT65, GPIO_PORT66, GPIO_PORT67, GPIO_PORT68, GPIO_PORT69,
	GPIO_PORT70, GPIO_PORT71, GPIO_PORT72, GPIO_PORT73, GPIO_PORT74,
	GPIO_PORT75, GPIO_PORT76, GPIO_PORT77, GPIO_PORT78, GPIO_PORT79,
	GPIO_PORT80, GPIO_PORT81, GPIO_PORT82, GPIO_PORT83, GPIO_PORT84,
	GPIO_PORT85, GPIO_PORT86, GPIO_PORT87, GPIO_PORT88, GPIO_PORT89,
	GPIO_PORT90, GPIO_PORT91,

	/* 92 .. 95 are not available */
	GPIO_PORT96 = 96, GPIO_PORT97, GPIO_PORT98, GPIO_PORT99,
	GPIO_PORT100, GPIO_PORT101, GPIO_PORT102, GPIO_PORT103, GPIO_PORT104,
	GPIO_PORT105, GPIO_PORT106, GPIO_PORT107, GPIO_PORT108, GPIO_PORT109,
	GPIO_PORT110,

	/* 111 .. 127 are not available */
	GPIO_PORT128 = 128, GPIO_PORT129,
	GPIO_PORT130, GPIO_PORT131, /*132*/ GPIO_PORT133 = 133, GPIO_PORT134,
	GPIO_PORT135, GPIO_PORT136, GPIO_PORT137, GPIO_PORT138, GPIO_PORT139,
	GPIO_PORT140, GPIO_PORT141, GPIO_PORT142,

	/* 143 .. 197 are not available */
	GPIO_PORT198 = 198, GPIO_PORT199,
	GPIO_PORT200, GPIO_PORT201, GPIO_PORT202, GPIO_PORT203, GPIO_PORT204,
	GPIO_PORT205, GPIO_PORT206, GPIO_PORT207, GPIO_PORT208, GPIO_PORT209,
	GPIO_PORT210, GPIO_PORT211, GPIO_PORT212, GPIO_PORT213, GPIO_PORT214,
	GPIO_PORT215, GPIO_PORT216, GPIO_PORT217, GPIO_PORT218, GPIO_PORT219,

	/* 218 .. 223 are not available */
	GPIO_PORT224 = 224,
	GPIO_PORT225, GPIO_PORT226, GPIO_PORT227, GPIO_PORT228, GPIO_PORT229,
	GPIO_PORT230, GPIO_PORT231, GPIO_PORT232, GPIO_PORT233, GPIO_PORT234,
	GPIO_PORT235, GPIO_PORT236, GPIO_PORT237, GPIO_PORT238, GPIO_PORT239,
	GPIO_PORT240, GPIO_PORT241, GPIO_PORT242, GPIO_PORT243, GPIO_PORT244,
	GPIO_PORT245, GPIO_PORT246, GPIO_PORT247, GPIO_PORT248, GPIO_PORT249,
	GPIO_PORT250, GPIO_PORT251, GPIO_PORT252, GPIO_PORT253, GPIO_PORT254,
	GPIO_PORT255, GPIO_PORT256, GPIO_PORT257, GPIO_PORT258, GPIO_PORT259,
	GPIO_PORT260, GPIO_PORT261, GPIO_PORT262, GPIO_PORT263, GPIO_PORT264,
	GPIO_PORT265, GPIO_PORT266, GPIO_PORT267, GPIO_PORT268, GPIO_PORT269,
	GPIO_PORT270, GPIO_PORT271, GPIO_PORT272, GPIO_PORT273, GPIO_PORT274,
	GPIO_PORT275, GPIO_PORT276, GPIO_PORT277,

	/* 278 .. 287 are not available */
	GPIO_PORT288 = 288, GPIO_PORT289,
	GPIO_PORT290, GPIO_PORT291, GPIO_PORT292, GPIO_PORT293, GPIO_PORT294,
	GPIO_PORT295, GPIO_PORT296, GPIO_PORT297, GPIO_PORT298, GPIO_PORT299,
	GPIO_PORT300, GPIO_PORT301, GPIO_PORT302, GPIO_PORT303, GPIO_PORT304,
	GPIO_PORT305, GPIO_PORT306, GPIO_PORT307, GPIO_PORT308, GPIO_PORT309,
	GPIO_PORT310, GPIO_PORT311, GPIO_PORT312,

	/* 313 .. 319 are not available */
	NA_GPIO_PORT319 = 319,

	GPIO_PORT320, GPIO_PORT321, GPIO_PORT322, GPIO_PORT323, GPIO_PORT324,
	GPIO_PORT325, GPIO_PORT326, GPIO_PORT327,

	/* Table 9-1 (Function 0-5) */
	GPIO_FN_LCDD0, GPIO_FN_IRQ0,
	GPIO_FN_LCDD1, GPIO_FN_IRQ1,
	GPIO_FN_LCDD2, GPIO_FN_IRQ2,
	GPIO_FN_LCDD3, GPIO_FN_IRQ3,
	GPIO_FN_LCDD4, GPIO_FN_IRQ4,
	GPIO_FN_LCDD5, GPIO_FN_IRQ5,
	GPIO_FN_LCDD6, GPIO_FN_IRQ6,
	GPIO_FN_LCDD7, GPIO_FN_IRQ7,
	GPIO_FN_LCDD8, GPIO_FN_IRQ8,
	GPIO_FN_LCDD9, GPIO_FN_IRQ9,
	GPIO_FN_LCDD10, GPIO_FN_IRQ10,
	GPIO_FN_LCDD11, GPIO_FN_IRQ11,
	GPIO_FN_LCDD12, GPIO_FN_IRQ12,
	GPIO_FN_LCDD13, GPIO_FN_IRQ13,
	GPIO_FN_LCDD14, GPIO_FN_SF_IRQ_00, GPIO_FN_IRQ14,
	GPIO_FN_LCDD15, GPIO_FN_IRQ15,
	GPIO_FN_LCDD16, GPIO_FN_IRQ16,
	GPIO_FN_LCDD17, GPIO_FN_IRQ17,
	GPIO_FN_LCDD18, GPIO_FN_MSIOF0_SS2, GPIO_FN_IRQ18,
	GPIO_FN_LCDD19, GPIO_FN_MSIOF1_SS2, GPIO_FN_MSIOF5_SS2, GPIO_FN_IRQ19,
	GPIO_FN_LCDD20, GPIO_FN_MSIOF2_SS2, GPIO_FN_IRQ20,
	GPIO_FN_LCDD21, GPIO_FN_MSIOF3_SS2, GPIO_FN_IRQ21,
	GPIO_FN_LCDD22, GPIO_FN_PORT22_SCIFA3_TXD, GPIO_FN_IRQ22,
	GPIO_FN_LCDD23, GPIO_FN_PORT23_SCIFA3_RXD, GPIO_FN_IRQ23,
	GPIO_FN_LCDHSYN, GPIO_FN_LCDCS_, GPIO_FN_IRQ24,
	GPIO_FN_LCDVSYN, GPIO_FN_IRQ25,
	GPIO_FN_LCDDCK, GPIO_FN_LCDWR_, GPIO_FN_IRQ26,
	GPIO_FN_LCDDISP, GPIO_FN_LCDRS, GPIO_FN_IRQ27,
	GPIO_FN_LCDRD_N, GPIO_FN_IRQ28,
	GPIO_FN_LCDLCLK, GPIO_FN_SLIM_CLK, GPIO_FN_IRQ29,
	GPIO_FN_LCDDON, GPIO_FN_SLIM_DATA, GPIO_FN_IRQ30,
	GPIO_FN_SCIFA0_RTS_, GPIO_FN_SCIFA2_RTS_, GPIO_FN_SIM0_DET,
	GPIO_FN_IRQ31,
	GPIO_FN_SCIFA0_CTS_, GPIO_FN_SCIFA2_CTS_, GPIO_FN_SF_IRQ_01,
	GPIO_FN_SIM1_DET, GPIO_FN_IRQ32,
	GPIO_FN_SCIFA0_SCK, GPIO_FN_SCIFA2_SCK, GPIO_FN_SIM0_PWRON,
	GPIO_FN_IRQ33,
	GPIO_FN_SCIFA1_RTS_, GPIO_FN_SCIFA3_RTS_, GPIO_FN_SIM1_PWRON,
	GPIO_FN_IRQ34,
	GPIO_FN_SCIFA1_CTS_, GPIO_FN_SCIFA3_CTS_, GPIO_FN_SIM0_VOLTSEL0,
	GPIO_FN_IRQ35,
	GPIO_FN_SCIFA1_SCK, GPIO_FN_SCIFA3_SCK, GPIO_FN_PORT36_TPU0TO0,
	GPIO_FN_SIM0_VOLTSEL1, GPIO_FN_IRQ36,
	GPIO_FN_SCIFB0_RTS_, GPIO_FN_TPU0TO1, GPIO_FN_SCIFB3_RTS_,
	GPIO_FN_SIM1_VOLTSEL0, GPIO_FN_IRQ37,
	GPIO_FN_SCIFB0_CTS_, GPIO_FN_SCIFB2_SCK, GPIO_FN_TPU0TO2,
	GPIO_FN_SCIFB3_CTS_, GPIO_FN_SIM1_VOLTSEL1, GPIO_FN_IRQ38,
	GPIO_FN_SCIFB0_SCK, GPIO_FN_SCIFB1_SCK, GPIO_FN_TPU0TO3,
	GPIO_FN_SCIFB3_SCK, GPIO_FN_IRQ39,
	GPIO_FN_TS_SDAT, GPIO_FN_MSIOF2_TXD,
	GPIO_FN_TS_SPSYNC, GPIO_FN_MSIOF2_RXD,
	GPIO_FN_TS_SCK, GPIO_FN_MSIOF2_SCK,
	GPIO_FN_TS_SDEN, GPIO_FN_MSIOF2_SYNC,
	GPIO_FN_KEYIN0,
	GPIO_FN_KEYIN1,
	GPIO_FN_KEYIN2,
	GPIO_FN_KEYIN3,
	GPIO_FN_KEYIN4,
	GPIO_FN_SIM0_RST,
	GPIO_FN_SIM0_CLK,
	GPIO_FN_SIM0_IO,
	GPIO_FN_SIM1_RST,
	GPIO_FN_SIM1_CLK,
	GPIO_FN_SIM1_IO,
	GPIO_FN_IC_DP,
	GPIO_FN_IC_DM,
	GPIO_FN_HSI_RX_FLAG, GPIO_FN_SCIFB2_TXD, GPIO_FN_MSIOF3_TXD,
	GPIO_FN_PORT72_GIO_OUT4,
	GPIO_FN_HSI_RX_DATA, GPIO_FN_SCIFB2_RXD, GPIO_FN_MSIOF3_RXD,
	GPIO_FN_PORT73_GIO_OUT5,
	GPIO_FN_HSI_TX_READY, GPIO_FN_SCIFB2_RTS, GPIO_FN_MSIOF3_SCK,
	GPIO_FN_PORT74_GIO_OUT0,
	GPIO_FN_HSI_RX_WAKE, GPIO_FN_SCIFB2_CTS, GPIO_FN_MSIOF3_SYNC,
	GPIO_FN_IRQ59,
	GPIO_FN_GenIO4,
	GPIO_FN_HSI_TX_FLAG, GPIO_FN_SCIFB1_RTS, GPIO_FN_PORT76_GIO_OUT1,
	GPIO_FN_HSI_TX_DATA, GPIO_FN_SCIFB1_CTS, GPIO_FN_PORT77_GIO_OUT2,
	GPIO_FN_HSI_RX_READY, GPIO_FN_SCIFB1_TXD, GPIO_FN_PORT78_GIO_OUT3,
	GPIO_FN_HSI_TX_WAKE, GPIO_FN_SCIFB1_RXD, GPIO_FN_GenIO8,
	GPIO_FN_MSIOF0_TXD,
	GPIO_FN_MSIOF0_RXD,
	GPIO_FN_MSIOF0_SCK, GPIO_FN_I2C_SCL2H,
	GPIO_FN_MSIOF0_SYNC, GPIO_FN_I2C_SDA2H,
	GPIO_FN_MSIOF1_TXD, GPIO_FN_I2C_SCL0H, GPIO_FN_SF_I2C_SCL0H,
	GPIO_FN_MSIOF5_TXD,
	GPIO_FN_MSIOF1_RXD, GPIO_FN_I2C_SDA0H, GPIO_FN_SF_I2C_SDA0H,
	GPIO_FN_MSIOF5_RXD,
	GPIO_FN_MSIOF1_SCK, GPIO_FN_I2C_SCL1H, GPIO_FN_SF_I2C_SCL1H,
	GPIO_FN_MSIOF5_SCK,
	GPIO_FN_MSIOF1_SYNC, GPIO_FN_I2C_SDA1H, GPIO_FN_SF_I2C_SDA1H,
	GPIO_FN_MSIOF5_SYNC,
	GPIO_FN_MSIOF0_SS1, GPIO_FN_SCIFA2_TXD,
	GPIO_FN_MSIOF1_SS1, GPIO_FN_SCIFA2_RXD, GPIO_FN_MSIOF5_SS1,
	GPIO_FN_MSIOF2_SS1, GPIO_FN_PORT90_SCIFA3_TXD,
	GPIO_FN_MSIOF3_SS1, GPIO_FN_PORT91_SCIFA3_RXD,
	GPIO_FN_KEYIN5, GPIO_FN_IRQ40,
	GPIO_FN_KEYIN6, GPIO_FN_IRQ41,
	GPIO_FN_KEYIN7, GPIO_FN_IRQ42,
	GPIO_FN_KEYOUT0,
	GPIO_FN_KEYOUT1,
	GPIO_FN_KEYOUT2,
	GPIO_FN_KEYOUT3,
	GPIO_FN_KEYOUT4,
	GPIO_FN_KEYOUT5, GPIO_FN_IRQ43,
	GPIO_FN_KEYOUT6, GPIO_FN_IRQ44,
	GPIO_FN_KEYOUT7, GPIO_FN_RFANAEN, GPIO_FN_IRQ45,
	GPIO_FN_KEYIN8, GPIO_FN_KEYOUT8, GPIO_FN_SF_IRQ_04, GPIO_FN_IRQ46,
	GPIO_FN_KEYIN9, GPIO_FN_KEYOUT9, GPIO_FN_SF_IRQ_05, GPIO_FN_IRQ47,
	GPIO_FN_KEYIN10, GPIO_FN_KEYOUT10, GPIO_FN_SF_IRQ_06, GPIO_FN_IRQ48,
	GPIO_FN_KEYIN11, GPIO_FN_KEYOUT11, GPIO_FN_SF_IRQ_07, GPIO_FN_IRQ49,
	GPIO_FN_SCIFA0_TXD,
	GPIO_FN_SCIFA0_RXD,
	GPIO_FN_SCIFA1_TXD,
	GPIO_FN_SCIFA1_RXD,
	GPIO_FN_MD3,
	GPIO_FN_MD4,
	GPIO_FN_MD6,
	GPIO_FN_MD7,
	GPIO_FN_SCIFB0_TXD,
	GPIO_FN_SCIFB0_RXD,
	GPIO_FN_DIGRFEN,
	GPIO_FN_GPS_TIMESTAMP,
	GPIO_FN_TXP,
	GPIO_FN_TXP2,
	GPIO_FN_GenIO0,
	GPIO_FN_IRQ63,
	GPIO_FN_SCIFB3_TXD,
	GPIO_FN_SCIFB3_RXD,
	GPIO_FN_SIM0_BSICOMP, GPIO_FN_IRQ60,
	GPIO_FN_ULPI_DATA0, GPIO_FN_MTSB_TX0,
	GPIO_FN_ULPI_DATA1, GPIO_FN_MTSB_TX1,
	GPIO_FN_ULPI_DATA2, GPIO_FN_MTSB_TX2,
	GPIO_FN_ULPI_DATA3, GPIO_FN_MTSB_TX3,
	GPIO_FN_ULPI_DATA4, GPIO_FN_MTSB_RX0,
	GPIO_FN_ULPI_DATA5, GPIO_FN_MTSB_RX1,
	GPIO_FN_ULPI_DATA6, GPIO_FN_MTSB_RX2,
	GPIO_FN_ULPI_DATA7, GPIO_FN_MTSB_RX3,
	GPIO_FN_ULPI_CLK, GPIO_FN_MTSB_TXC,
	GPIO_FN_ULPI_STP, GPIO_FN_MTSB_RXC,
	GPIO_FN_ULPI_DIR,
	GPIO_FN_ULPI_NXT, GPIO_FN_IRQ61,
	GPIO_FN_VIO_CKO1,
	GPIO_FN_VIO_CKO2,
	GPIO_FN_VIO_CKO3,
	GPIO_FN_VIO_CKO4,
	GPIO_FN_VIO_CKO5,
	GPIO_FN_RD_N, GPIO_FN_IRQ52,
	GPIO_FN_WE0_N, GPIO_FN_PORT225_TPU0TO0, GPIO_FN_PORT225_RDWR,
	GPIO_FN_IRQ53,
	GPIO_FN_WE1_N, GPIO_FN_SF_PORT_01, GPIO_FN_SIM0_GPO0, GPIO_FN_IRQ54,
	GPIO_FN_CS0_N, GPIO_FN_SIM0_GPO1, GPIO_FN_IRQ55,
	GPIO_FN_CS2_N, GPIO_FN_PWMO, GPIO_FN_TPU1TO0, GPIO_FN_SIM0_GPO2,
	GPIO_FN_CS4_N, GPIO_FN_VIO_VD, GPIO_FN_SIM1_GPO0,
	GPIO_FN_WAIT_N, GPIO_FN_VIO_CLK, GPIO_FN_SIM1_GPO1,
	GPIO_FN_PORT231_RDWR, GPIO_FN_VIO_HD, GPIO_FN_SIM1_GPO2,
	GPIO_FN_D15, GPIO_FN_VIO_D9, GPIO_FN_GIO_OUT15,
	GPIO_FN_D14, GPIO_FN_VIO_D8, GPIO_FN_GIO_OUT14,
	GPIO_FN_D13, GPIO_FN_VIO_D7, GPIO_FN_GIO_OUT13,
	GPIO_FN_D12, GPIO_FN_VIO_D6, GPIO_FN_GIO_OUT12,
	GPIO_FN_D11, GPIO_FN_VIO_D5, GPIO_FN_GIO_OUT11,
	GPIO_FN_D10, GPIO_FN_VIO_D4, GPIO_FN_GIO_OUT10,
	GPIO_FN_D9, GPIO_FN_VIO_D3, GPIO_FN_GIO_OUT9,
	GPIO_FN_D8, GPIO_FN_VIO_D2, GPIO_FN_GIO_OUT8,
	GPIO_FN_D7, GPIO_FN_VIO_D1, GPIO_FN_GIO_OUT7,
	GPIO_FN_D6, GPIO_FN_VIO_D0, GPIO_FN_GIO_OUT6,
	GPIO_FN_D5, GPIO_FN_PORT242_GIO_OUT5,
	GPIO_FN_D4, GPIO_FN_PORT243_GIO_OUT4,
	GPIO_FN_D3, GPIO_FN_PORT244_GIO_OUT3,
	GPIO_FN_D2, GPIO_FN_PORT245_GIO_OUT2,
	GPIO_FN_D1, GPIO_FN_PORT246_GIO_OUT1,
	GPIO_FN_D0, GPIO_FN_PORT247_GIO_OUT0,
	GPIO_FN_CKO, GPIO_FN_MMCCLK1,
	GPIO_FN_A10, GPIO_FN_MMCD1_7,
	GPIO_FN_A9, GPIO_FN_MMCD1_6,
	GPIO_FN_A8, GPIO_FN_MMCD1_5,
	GPIO_FN_A7, GPIO_FN_MMCD1_4,
	GPIO_FN_A6, GPIO_FN_MMCD1_3,
	GPIO_FN_A5, GPIO_FN_MMCD1_2,
	GPIO_FN_A4, GPIO_FN_MMCD1_1,
	GPIO_FN_A3, GPIO_FN_MMCD1_0,
	GPIO_FN_A2, GPIO_FN_MMCCMD1,
	GPIO_FN_A1, GPIO_FN_IRQ56,
	GPIO_FN_A0, GPIO_FN_BS, GPIO_FN_IRQ57,
	GPIO_FN_FSIACK, GPIO_FN_PORT260_ISP_IRIS1,
	GPIO_FN_FSIAISLD,
	GPIO_FN_FSIAOMC, GPIO_FN_PORT262_ISP_IRIS0,
	GPIO_FN_FSIAOLR, GPIO_FN_FSIAILR,
	GPIO_FN_FSIAOBT, GPIO_FN_FSIAIBT,
	GPIO_FN_FSIAOSLD,
	GPIO_FN_FSIBISLD,
	GPIO_FN_FSIBOLR, GPIO_FN_FSIBILR,
	GPIO_FN_FSIBOMC, GPIO_FN_PORT268_ISP_SHUTTER1,
	GPIO_FN_FSIBOBT, GPIO_FN_FSIBIBT,
	GPIO_FN_FSIBOSLD, GPIO_FN_FSIASPDIF,
	GPIO_FN_FSIBCK, GPIO_FN_SF_IRQ_03, GPIO_FN_PORT271_ISP_SHUTTER0,
	GPIO_FN_VINT, GPIO_FN_PORT272_ISP_STROBE, GPIO_FN_IRQ58,
	GPIO_FN_PORT273_ISP_IRIS1, GPIO_FN_I2C_SCL3H,
	GPIO_FN_PORT274_ISP_IRIS0, GPIO_FN_I2C_SDA3H,
	GPIO_FN_PORT275_ISP_SHUTTER1,
	GPIO_FN_PORT276_ISP_SHUTTER0,
	GPIO_FN_PORT277_ISP_STROBE,
	GPIO_FN_SDHICLK1, GPIO_FN_STMCLK_2,
	GPIO_FN_SDHID1_0, GPIO_FN_STMDATA0_2,
	GPIO_FN_SDHID1_1, GPIO_FN_STMDATA1_2, GPIO_FN_IRQ51,
	GPIO_FN_SDHID1_2, GPIO_FN_STMDATA2_2,
	GPIO_FN_SDHID1_3, GPIO_FN_STMDATA3_2,
	GPIO_FN_SDHICMD1, GPIO_FN_STMSIDI_2,
	GPIO_FN_SDHICLK2, GPIO_FN_MSIOF4_SCK, GPIO_FN_MSIOF6_SCK,
	GPIO_FN_SDHID2_0, GPIO_FN_MSIOF4_TXD, GPIO_FN_MSIOF6_TXD,
	GPIO_FN_SDHID2_1, GPIO_FN_MSIOF4_SS2, GPIO_FN_SF_IRQ_02,
	GPIO_FN_MSIOF6_SS2, GPIO_FN_IRQ62,
	GPIO_FN_SDHID2_2, GPIO_FN_MSIOF4_RXD, GPIO_FN_MSIOF6_RXD,
	GPIO_FN_SDHID2_3, GPIO_FN_MSIOF4_SYNC, GPIO_FN_MSIOF6_SYNC,
	GPIO_FN_SDHICMD2, GPIO_FN_MSIOF4_SS1, GPIO_FN_SF_PORT_00,
	GPIO_FN_MSIOF6_SS1,
	GPIO_FN_MMCD0_0,
	GPIO_FN_MMCD0_1,
	GPIO_FN_MMCD0_2,
	GPIO_FN_MMCD0_3,
	GPIO_FN_MMCD0_4,
	GPIO_FN_MMCD0_5,
	GPIO_FN_MMCD0_6,
	GPIO_FN_MMCD0_7,
	GPIO_FN_MMCCMD0,
	GPIO_FN_MMCCLK0,
	GPIO_FN_MMCRST,
	GPIO_FN_PDM0_DATA,
	GPIO_FN_PDM1_DATA,
	GPIO_FN_SDHID0_0, GPIO_FN_STMDATA0_1,
	GPIO_FN_SDHID0_1, GPIO_FN_STMDATA1_1,
	GPIO_FN_SDHID0_2, GPIO_FN_STMDATA2_1,
	GPIO_FN_SDHID0_3, GPIO_FN_STMDATA3_1,
	GPIO_FN_SDHICMD0, GPIO_FN_STMSIDI_1,
	GPIO_FN_SDHIWP0,
	GPIO_FN_SDHICLK0, GPIO_FN_STMCLK_1,
	GPIO_FN_SDHICD0, GPIO_FN_IRQ50,

	/* MSEL3 special case */
	GPIO_FN_SDHI_IO_POWER_OFF,
	GPIO_FN_SDHI_IO_POWER_ON,
	GPIO_FN_SIM0_IO_POWER_OFF,
	GPIO_FN_SIM0_IO_POWER_ON,
	GPIO_FN_SIM1_IO_POWER_OFF,
	GPIO_FN_SIM1_IO_POWER_ON,
	GPIO_FN_DEBUG_MON_KEYSC,
	GPIO_FN_DEBUG_MON_BSC,
	GPIO_FN_LDDR_PORT_LCDC0,
	GPIO_FN_LDDR_PORT_LCDC1,
	GPIO_FN_ICDP_ICDM_OUTDISABLE,
	GPIO_FN_ICDP_ICDM_ICUSB,
	GPIO_FN_HSI_INTERNAL_CON,
	GPIO_FN_HSI_HSI0_SEL,
	GPIO_FN_HSI_HSI1_SEL,

	/* MSEL4 special case */
	GPIO_FN_SLIM_ISO_MODE,
	GPIO_FN_SLIM_PUSH_MODE,
	GPIO_FN_I2C2_I2C2,
	GPIO_FN_I2C2_SF_I2C2,
	GPIO_FN_I2C3_I2C3,
	GPIO_FN_I2C3_SF_I2C3,
	GPIO_FN_RESETA_ENABLE_PU,
	GPIO_FN_RESETA_DISABLE_PU,
	GPIO_FN_ASEBRK_PD,
	GPIO_FN_ASEBRK_PU,
};

extern int r8a7373_irqc_set_debounce(int irq, unsigned debounce);
extern void __iomem *sbsc_sdmracr1a;

/*
 * l2cache initialization
 */
extern void r8a7373_l2cache_init(void);

/* DMA slave IDs */
enum {
	SHDMA_SLAVE_INVALID,
	SHDMA_SLAVE_SCIF0_TX,
	SHDMA_SLAVE_SCIF0_RX,
	SHDMA_SLAVE_SCIF1_TX,
	SHDMA_SLAVE_SCIF1_RX,
	SHDMA_SLAVE_SCIF2_TX,
	SHDMA_SLAVE_SCIF2_RX,
	SHDMA_SLAVE_SCIF3_TX,
	SHDMA_SLAVE_SCIF3_RX,
	SHDMA_SLAVE_SCIF4_TX,
	SHDMA_SLAVE_SCIF4_RX,
	SHDMA_SLAVE_SCIF5_TX,
	SHDMA_SLAVE_SCIF5_RX,
	SHDMA_SLAVE_SCIF6_TX,
	SHDMA_SLAVE_SCIF6_RX,
	SHDMA_SLAVE_SCIF7_TX,
	SHDMA_SLAVE_SCIF7_RX,
	SHDMA_SLAVE_SDHI0_TX,
	SHDMA_SLAVE_SDHI0_RX,
	SHDMA_SLAVE_SDHI1_TX,
	SHDMA_SLAVE_SDHI1_RX,
	SHDMA_SLAVE_SDHI2_TX,
	SHDMA_SLAVE_SDHI2_RX,
	SHDMA_SLAVE_MMCIF0_TX,
	SHDMA_SLAVE_MMCIF0_RX,
	SHDMA_SLAVE_MMCIF1_TX,
        SHDMA_SLAVE_MMCIF1_RX,
        SHDMA_SLAVE_FSI2A_TX,
        SHDMA_SLAVE_FSI2A_RX,
	SHDMA_SLAVE_FSI2B_TX,
	SHDMA_SLAVE_FSI2B_RX,
	SHDMA_SLAVE_SCUW_FFD_TX,
	SHDMA_SLAVE_SCUW_FFU_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_0_TX,
	SHDMA_SLAVE_SCUW_CPUFIFO_2_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_1_TX,
	SHDMA_SLAVE_PCM2PWM_TX,
};

/* System-wide ID number for HPB semaphores */
enum {
	SMINVALID, SMGPIO, SMCPG, SMSYSC,

	/* General-purpose bus semaphores */
	SMGP000, SMGP001, SMGP002, SMGP003, SMGP004, SMGP005, SMGP006, SMGP007,
	SMGP008, SMGP009, SMGP010, SMGP011, SMGP012, SMGP013, SMGP014, SMGP015,
	SMGP016, SMGP017, SMGP018, SMGP019, SMGP020, SMGP021, SMGP022, SMGP023,
	SMGP024, SMGP025, SMGP026, SMGP027, SMGP028, SMGP029, SMGP030, SMGP031,

	SMGP100, SMGP101, SMGP102, SMGP103, SMGP104, SMGP105, SMGP106, SMGP107,
	SMGP108, SMGP109, SMGP110, SMGP111, SMGP112, SMGP113, SMGP114, SMGP115,
	SMGP116, SMGP117, SMGP118, SMGP119, SMGP120, SMGP121, SMGP122, SMGP123,
	SMGP124, SMGP125, SMGP126, SMGP127, SMGP128, SMGP129, SMGP130, SMGP131,
};

struct hwspinlock;
extern struct hwspinlock *r8a7373_hwlock_gpio;
extern struct hwspinlock *r8a7373_hwlock_cpg;
extern struct hwspinlock *r8a7373_hwlock_sysc;

/*Operating Points*/
enum {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	ZB3_FREQ_65 = 0,
	ZB3_FREQ_87,
	ZB3_FREQ_97,
	ZB3_FREQ_130,
	ZB3_FREQ_173,
	ZB3_FREQ_260,
	ZB3_FREQ_520,
	ZB3_FREQ_SIZE
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

struct sbsc_param {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u8 pll3multiplier_1;
	u8 zb3divider_1;
	u8 pll3multiplier_2;
	u8 zb3divider_2;
	u32 SDWCRC0A;
	u32 SDWCRC1A;
	u32 SDWCRC2A;
	u32 SDWCR00A;
	u32 SDWCR01A;
	u32 SDWCR10A;
	u32 SDWCR11A;
	u32 freq;
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

/*Shared area memory mapping*/
#define SHARED_AREA_SBSC_START_PHY	SDRAM_SOFT_SEMAPHORE_FREQ_START_ADDR
#define SHARED_AREA_SBSC_END_PHY	SDRAM_SOFT_SEMAPHORE_FREQ_END_ADDR
#define SHARED_AREA_SBSC_SIZE		(SHARED_AREA_SBSC_END_PHY - \
					SHARED_AREA_SBSC_START_PHY + 1)

#define SHARED_AREA_REV 	1

struct shared_area {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u32 ape_req_freq;
	u32 bb_req_freq;
	struct sbsc_param sbsc[ZB3_FREQ_SIZE];
	u8 dummy[(SHARED_AREA_SBSC_SIZE - (ZB3_FREQ_SIZE * sizeof(struct sbsc_param) + 4*sizeof(u32)))];
	u32 pll_reprogram;
	u32 revision;
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

void cpg_init_sbsc_clock_change(struct shared_area *sh);



#define LPCKCR_MODE0	0
#define LPCKCR_MODE1	1
#define LPCKCR_MODE2	2
#define LPCKCR_MODE3	4

void cpg_set_lpclkcr_mode(u32 mode);

#define R8A7373_IRQC_BASE       512
#define R8A7373_IRQC_IRQ(irq)   ((irq) + R8A7373_IRQC_BASE)

struct r8a7373_pm_domain {
       struct generic_pm_domain genpd;
       struct dev_power_governor *gov;
       unsigned int bit_shift;
       bool debug;
};

static inline struct r8a7373_pm_domain *to_r8a7373_pd(struct generic_pm_domain *d)
{
       return container_of(d, struct r8a7373_pm_domain, genpd);
}

#ifdef CONFIG_PM
extern struct r8a7373_pm_domain r8a7373_a3sg;
extern struct r8a7373_pm_domain r8a7373_a3sp;
extern struct r8a7373_pm_domain r8a7373_a3r;
extern struct r8a7373_pm_domain r8a7373_a4rm;
extern struct r8a7373_pm_domain r8a7373_a4mp;

extern void r8a7373_init_pm_domain(struct r8a7373_pm_domain *r8a7373_pd);
extern void r8a7373_add_device_to_domain(struct r8a7373_pm_domain *r8a7373_pd,
                                        struct platform_device *pdev);
extern void r8a7373_pm_add_subdomain(struct r8a7373_pm_domain *r8a7373_pd,
                                    struct r8a7373_pm_domain *r8a7373_sd);
#else
#define r8a7373_init_pm_domain(pd, flgas) do { } while (0)
#define r8a7373_add_device_to_domain(pd, pdev) do { } while (0)
#define r8a7373_pm_add_subdomain(pd, sd) do { } while (0)
#endif /* CONFIG_PM */

#endif /* __ASSEMBLY__*/

#define SMGP000_PMIC	SMGP000 /* for PMIC GPADC access from APE/Modem */
#define SMGP001_DFS		SMGP001
#define SMGP100_DFS_ZS	SMGP100
#define SMGP101_VCD		SMGP101
#define CMCSR3		IO_ADDRESS(0xe6130310)
#define CMCNT3		IO_ADDRESS(0xe6130314)
#define CMCOR3		IO_ADDRESS(0xe6130318)
#define CMSTR15		IO_ADDRESS(0xe6130500)
#define CMCSR15		IO_ADDRESS(0xe6130510)
#define CMCNT15		IO_ADDRESS(0xe6130514)
#define CMCOR15		IO_ADDRESS(0xe6130518)
#define CMSTR17		IO_ADDRESS(0xe6130700)
#define CMCSR17		IO_ADDRESS(0xe6130710)
#define CMCNT17		IO_ADDRESS(0xe6130714)
#define CMCOR17		IO_ADDRESS(0xe6130718)
/* CMT10 clocksource */
#define CPG_BASE_PHYS	0xE6150000
#define CPG_BASE	IO_ADDRESS(CPG_BASE_PHYS)
#define CPG_SEMCTRL_BASE_PHYS 0xE6158000

#define FRQCRA		IO_ADDRESS(0xE6150000)
#define FRQCRB		IO_ADDRESS(0xE6150004)
#define VCLKCR1	IO_ADDRESS(0xE6150008)
#define VCLKCR2	IO_ADDRESS(0xE615000C)
#define ZBCKCR		IO_ADDRESS(0xE6150010)
#define VCLKCR3	IO_ADDRESS(0xE6150014)
#define FSIACKCR	IO_ADDRESS(0xE6150018)
#define RTSTBCR	IO_ADDRESS(0xE6150020)
#define PLL1CR		IO_ADDRESS(0xE6150028)
#define PLL2CR	IO_ADDRESS(0xE615002C)
#define VCLKCR5	IO_ADDRESS(0xE6150034)
#define MSTPSR0	IO_ADDRESS(0xE6150030)
#define MSTPSR1	IO_ADDRESS(0xE6150038)
#define MSTPSR2	IO_ADDRESS(0xE6150040)
#define MSTPSR5	IO_ADDRESS(0xE615003C)
#define MSTPSR3	IO_ADDRESS(0xE6150048)
#define MSTPSR4	IO_ADDRESS(0xE615004C)
#define ASTAT		IO_ADDRESS(0xE6150054)
#define DVFSCR1	IO_ADDRESS(0xE615005C)
#define DSITCKCR	IO_ADDRESS(0xE6150060)
#define DSI0PCKCR	IO_ADDRESS(0xE6150064)
#define DSI1PCKCR	IO_ADDRESS(0xE6150068)
#define DSI1PHYCR	IO_ADDRESS(0xE6150070)
#define SD0CKCR	IO_ADDRESS(0xE6150074)
#define SD1CKCR	IO_ADDRESS(0xE6150078)
#define SD2CKCR	IO_ADDRESS(0xE615007C)
#define MPCKCR		IO_ADDRESS(0xE6150080)
#define SPUACKCR	IO_ADDRESS(0xE6150084)
#define SLIMBCKCR	IO_ADDRESS(0xE6150088)
#define FSIBCKCR	IO_ADDRESS(0xE6150090)
/* VCD add end */
#define HSICKCR	IO_ADDRESS(0xE615008C)

/* VCD add start */
#define SPUVCKCR	IO_ADDRESS(0xE6150094)

#define M4CKCR		IO_ADDRESS(0xE6150098)

#define CKSCR		IO_ADDRESS(0xE61500C0)
#define PLL1STPCR	IO_ADDRESS(0xE61500C8)
#define MPMODE		IO_ADDRESS(0xE61500CC)
/* PLL Enable Register */
#define PLLECR		IO_ADDRESS(0xE61500D0)
#define PLL0CR		IO_ADDRESS(0xE61500D8)
#define RMSTPCR0	IO_ADDRESS(0xE6150110)
#define RMSTPCR1	IO_ADDRESS(0xE6150114)
#define RMSTPCR2	IO_ADDRESS(0xE6150118)
#define RMSTPCR3	IO_ADDRESS(0xE615011C)
#define RMSTPCR4	IO_ADDRESS(0xE6150120)
#define RMSTPCR5	IO_ADDRESS(0xE6150124)
#define SMSTPCR0	IO_ADDRESS(0xE6150130)
#define SMSTPCR1	IO_ADDRESS(0xE6150134)
#define SMSTPCR2	IO_ADDRESS(0xE6150138)
#define SMSTPCR3	IO_ADDRESS(0xE615013C)
#define SMSTPCR4	IO_ADDRESS(0xE6150140)
#define SMSTPCR5	IO_ADDRESS(0xE6150144)
#define MMSTPCR0	IO_ADDRESS(0xE6150150)
#define MMSTPCR1	IO_ADDRESS(0xE6150154)
#define MMSTPCR2	IO_ADDRESS(0xE6150158)
#define MMSTPCR3	IO_ADDRESS(0xE615015C)
#define MMSTPCR4	IO_ADDRESS(0xE6150160)
#define MMSTPCR5	IO_ADDRESS(0xE6150164)
#define PLL0STPCR	IO_ADDRESS(0xE61500F0)
#define PLL2STPCR	IO_ADDRESS(0xE61500F8)
#define PLL3STPCR	IO_ADDRESS(0xE61500FC)
/* PLL3 control register */
#define PLL3CR		IO_ADDRESS(0xE61500DC)
#define FRQCRD		IO_ADDRESS(0xE61500E4)
#define VREFCR		IO_ADDRESS(0xE61500EC)
#define SEQMON		IO_ADDRESS(0xE6150108)
#define SCPUSTR		IO_ADDRESS(0xE6151040)
#define SRCR0		IO_ADDRESS(0xE61580A0)
#define SRCR1		IO_ADDRESS(0xE61580A8)
#define SRCR2		IO_ADDRESS(0xE61580B0)
#define SRCR3		IO_ADDRESS(0xE61580B8)
#define SRCR4		IO_ADDRESS(0xE61580BC)
#define SRCR5		IO_ADDRESS(0xE61580C4)

#define BBFRQCRD	IO_ADDRESS(0xE61500E8)

#define UFCKCR		IO_ADDRESS(0xE615009C)
#define MSTPSR6		IO_ADDRESS(0xE61501C0)
#define MMSTPCR6	IO_ADDRESS(0xE6150168)
#define SRCR6		IO_ADDRESS(0xE61581c8)
#define SMSTPCR6	IO_ADDRESS(0xE6150148)
#define PLL22STPCR	IO_ADDRESS(0xE61501F8)
#define RMSTPCR6	IO_ADDRESS(0xE6150128)

/******************************************/
/* XTAL though mode				*/
/*****************************************/
#define LPCKCR		IO_ADDRESS(0xE6151024)

#define LPMR			IO_ADDRESS(0xE6150200)

#define CPG_CHECK_REG			IO_ADDRESS(0xE61503D0U)
#define CPG_CHECK_STATUS			IO_ADDRESS(0xE61503DCU)

#define PLL3CR_1040MHZ		0x27000000
#define PLL3CR_X30		0x1D000000
#define PLLECR_PLL3ST		0x00000800

/*System-CPU PERIPHCLK Control Register*/
#define PCLKCR		IO_ADDRESS(0xE6151020)

#define PLL22CR		IO_ADDRESS(0xE61501F4)
#define SCGCR		IO_ADDRESS(0xE61501B4)

#define GPIO_BASE		IO_ADDRESS(0xE6050000)
#define GPIO_DRVCR_SD0		IO_ADDRESS(0xE605818E)
#define GPIO_DRVCR_SIM1		IO_ADDRESS(0xE6058192)
#define GPIO_DRVCR_SIM2		IO_ADDRESS(0xE6058194)

#define GPIO_PORTL031_000DR		IO_ADDRESS(0xE6054000)
#define GPIO_PORTL063_032DR		IO_ADDRESS(0xE6054004)
#define GPIO_PORTL095_064DR		IO_ADDRESS(0xE6054008)
#define GPIO_PORTL127_096DR		IO_ADDRESS(0xE605400C)
#define GPIO_PORTD159_128DR		IO_ADDRESS(0xE6055000)
#define GPIO_PORTR223_192DR		IO_ADDRESS(0xE6056000)
#define GPIO_PORTR255_224DR		IO_ADDRESS(0xE6056004)
#define GPIO_PORTR287_256DR		IO_ADDRESS(0xE6056008)
#define GPIO_PORTR319_288DR		IO_ADDRESS(0xE605600C)
#define GPIO_PORTR351_320DR		IO_ADDRESS(0xE6056010)

#define GPIO_PORTL063_032DSR		IO_ADDRESS(0xE6074104)
#define GPIO_PORTL063_032DCR		IO_ADDRESS(0xE6074204)

/* GPIO_PORTnCR registers addressable via GPIO_PORTCR(n) in <mach/gpio.h> */

/**
 * MSEL3CR
 */
#define MSEL3CR		IO_ADDRESS(0xE6058020)



#define BT_WAKE_GPIO_CR	GPIO_PORTCR(262)
/**
 * SDHI
 */
#define SDHI1_CLK_CR	GPIO_PORTCR(288)
#define SDHI1_CMD_CR	GPIO_PORTCR(293)
#define SDHI1_D0_CR	GPIO_PORTCR(289)
#define SDHI1_D1_CR	GPIO_PORTCR(290)
#define SDHI1_D2_CR	GPIO_PORTCR(291)
#define SDHI1_D3_CR	GPIO_PORTCR(292)

#define IRQC0_BASE                      IO_ADDRESS(0xe61c0000)
#define IRQC_EVENTDETECTOR_BLK0_BASE	IO_ADDRESS(0xE61C0000)
#define IRQC0_CONFIG_00         IO_ADDRESS(0xe61c0180)
#define IRQC1_CONFIG_00         IO_ADDRESS(0xe61c0380)
#define IRQC_EVENTDETECTOR_BLK1_BASE	IO_ADDRESS(0xE61C0200)
#define IRQC1_BASE                      IO_ADDRESS(0xe61c0200)
#define IRQC_EVENTDETECTOR_BLK10_BASE	IO_ADDRESS(0xE61C1400)
#define IRQC_EVENTDETECTOR_BLK11_BASE	IO_ADDRESS(0xE61C1600)
#define IRQC_EVENTDETECTOR_BLK12_BASE	IO_ADDRESS(0xE61C1800)

#define HSUSB_BASE_PHYS	0xE6890000
#define HSUSB_INTSTS0			IO_ADDRESS(0xE6890040)
#define PHYFUNCTR	IO_ADDRESS(0xE6890104) /* 16-bit */
#define PHYOTGCTR	IO_ADDRESS(0xE689010A) /* 16-bit */

/*
 * SYSC
*/
#define SYSC_BASE_PHYS	0xE6180000
#define SBAR		IO_ADDRESS(0xe6180020)
#define SBAR2		IO_ADDRESS(0xe6180060)
#define RESCNT		IO_ADDRESS(0xE618801C)
#define RESCNT2		IO_ADDRESS(0xE6188020)
#define STBCHRB1	IO_ADDRESS(0xE6180041)
#define STBCHRB2	IO_ADDRESS(0xE6180042)
#define STBCHRB3	IO_ADDRESS(0xE6180043)

#define STBCHR0		IO_ADDRESS(0xE6180000)
#define STBCHR1		IO_ADDRESS(0xE6180001)
#define STBCHR2		IO_ADDRESS(0xE6180002)
#define STBCHR3		IO_ADDRESS(0xE6180003)

#define RBAR		IO_ADDRESS(0xE618001C)
/* WakeUp Factor Mask Register*/
#define WUPRMSK		IO_ADDRESS(0xe6180028)
#define WUPSMSK		IO_ADDRESS(0xe618002C)
#define WUPMMSK		IO_ADDRESS(0xe6180030)
/* SYS Power Down Control Register */
#define SPDCR		IO_ADDRESS(0xE6180008)

#define SWUCR		IO_ADDRESS(0xE6180014)
/*Power Status Register (PSTR)*/
#define PSTR		IO_ADDRESS(0xE6180080)
#define LPMWUMON	IO_ADDRESS(0xE6180084)
#define EXSTMON1	IO_ADDRESS(0xE618008C)
#define LPMWUMSKMON	IO_ADDRESS(0xE6180090)
#define WUPRFAC		IO_ADDRESS(0xE6180094)
#define WUPSFAC		IO_ADDRESS(0xE6180098)
#define WUPMFAC		IO_ADDRESS(0xE618009C)
#define RWBCR		IO_ADDRESS(0xE6180200)
#define SWBCR		IO_ADDRESS(0xE6180204)
#define LPMWUCNT	IO_ADDRESS(0xE618020C)

/* EXTAL1 Mask Count Register (EXMSKCNT1) */
#define EXMSKCNT1	IO_ADDRESS(0xE6180214)

#define LPMWUMSKCNT	IO_ADDRESS(0xE6180218)

/* EXTAL1 Clock Stop Control Register (APSCSTP) */
#define APSCSTP		IO_ADDRESS(0xE6180234)

/* EXTAL1 Control Register (SYCKENMSK) */
#define SYCKENMSK	IO_ADDRESS(0xE618024C)

/* C4 Area Power Control Register (C4POWCR) */
#define C4POWCR		IO_ADDRESS(0xE618004C)

/*C4 Area Power Control Register2 (PDNSEL)*/
#define PDNSEL		IO_ADDRESS(0xE6180254)

#define WUPRCR		IO_ADDRESS(0xE6180260)
#define WUPSCR		IO_ADDRESS(0xE6180264)

/* Modem Registers */
#define MODEM_PLL5_CR			IO_ADDRESS(0xE6190020)
#define MODEM_RFCLK_CR			IO_ADDRESS(0xE6190024)
#define MODEM_HPSSCLK_CR		IO_ADDRESS(0xE6190028)
#define MODEM_WPSSCLK_CR		IO_ADDRESS(0xE619002C)
#define MODEM_FDICLK_CR			IO_ADDRESS(0xE6190030)
#define MODEM_RETMEMPDRS_CR		IO_ADDRESS(0xE619003C)
#define MODEM_PSTR			IO_ADDRESS(0xE6190074)
#define MODEM_MONREG			IO_ADDRESS(0xE61900E4)
#define MODEM_MONREG1			IO_ADDRESS(0xE61900E8)

/* Thermal Registers */
#define THERMAL_THSCR0			IO_ADDRESS(0xE61F012C)
#define THERMAL_THSCR1			IO_ADDRESS(0xE61F022C)
/********************************************/
/* PL310 Register							*/
/********************************************/
#define PL310_BASE_PHYS	0xF0100000
#define PL310_BASE	IO_ADDRESS(PL310_BASE_PHYS)

/************************************/
/* SCU Register						*/
/***********************************/
#define SCU_BASE_PHYS	0xF0000000
#define SCU_BASE	IO_ADDRESS(SCU_BASE_PHYS)
#define SCU_PWRST_PHYS	(SCU_BASE_PHYS + 0x08)


#define GIC_CPU_BASE		IO_ADDRESS(0xF0000100)
#define GIC_DIST_BASE		IO_ADDRESS(0xF0001000)
#define PRIV_TIMERS_BASE	IO_ADDRESS(0xF0000600)

/* I2CDVM */
#define ICCRDVM			IO_ADDRESS(0xE60A0004)
#define ICTMC1DVM1		IO_ADDRESS(0xE60A102C)
#define ICTMC2DVM1		IO_ADDRESS(0xE60A1030)
#define ICTMCWDVM1		IO_ADDRESS(0xE60A1034)
#define ICICDVM1		IO_ADDRESS(0xE60A1004)
#define ICACEDVM1		IO_ADDRESS(0xE60A1028)
#define ICIMSKDVM1		IO_ADDRESS(0xE60A1024)
#define ICATFRDVM1		IO_ADDRESS(0xE60A103C)
#define ICVCONDVM1		IO_ADDRESS(0xE60A1020)
#define ICATSET1DVM1		IO_ADDRESS(0xE60A1040)
#define ICASTARTDVM1		IO_ADDRESS(0xE60A1038)
/* I2CDVM COM */
#define ICATD00DVM12		IO_ADDRESS(0xE60A1100)
#define ICATD01DVM12		IO_ADDRESS(0xE60A1104)
#define ICATD02DVM12		IO_ADDRESS(0xE60A1108)
#define ICATD00DVM13		IO_ADDRESS(0xE60A1150)
#define ICATD01DVM13		IO_ADDRESS(0xE60A1154)
#define ICATD02DVM13		IO_ADDRESS(0xE60A1158)

/* IRQC Event Detectors registers */

#define HSGPR_BASE_PHYS		0xFFA00000
#define SYSGPR_BASE_PHYS	0xFF700000

#define HPB_BASE_PHYS		0xE6000000
#define HPB_BASE		IO_ADDRESS(HPB_BASE_PHYS)
#define HPB_HPBCTRL2		IO_ADDRESS(0xE6001018)
#define HPB_SEM_MPACCTL_PHYS	0xE6001604
#define HPB_SEM_PMIC_PHYS	0xE6001830
#define HPB_SEM_SMGP1SRC_PHYS	0xE6001840
#define HPB_OCPBRGWIN1_MDM2MEM	IO_ADDRESS(0xE6001200)
#define HPB_OCPBRGWIN2_MDM2APE	IO_ADDRESS(0xE6001204)
#define HPB_OCPBRGWIN3_APE2MDM	IO_ADDRESS(0xE6001208)

#define CCCR			IO_ADDRESS(0xE600101C)

#define APARMBAREA		IO_ADDRESS(0xE6F10020)

#define SHWYSTATHS_BASE		IO_ADDRESS(0xE6F30000)
#define SHWYSTATSY_BASE		IO_ADDRESS(0xE6F20000)
#define SHWYSTATDM_BASE_PHYS	0xFE060000
#define SHBUF_BASE		IO_ADDRESS(0xE6240000)

/*
 * Inter connect RAM0
 */
#define RAM0_BASE_PHYS		0xE63A0000
#define RAM0_BASE		IO_ADDRESS(RAM0_BASE_PHYS)
#define RAM0_SIZE		0x12000

/********************************************/
/* Bus State Controller for SDRAM (SBSC) */
/********************************************/
/* SDRAM Control Register 0A */
#define SBSC_SDCR0A_PHYS		0xFE400008
/* SDRAM Common Wait Control Register 0A*/
#define SBSC_SDWCRC0A_PHYS	0xFE400040
/* SDRAM Common Wait Control Register 1A*/
#define SBSC_SDWCRC1A_PHYS	0xFE400044
/* SDRAM Common wait control register 2A*/
#define SBSC_SDWCRC2A_PHYS	0xFE400064
/* SDRAM Wait Control Register 00A */
#define SBSC_SDWCR00A_PHYS	0xFE400048
/* SDRAM Wait Control Register 01A */
#define SBSC_SDWCR01A_PHYS	0xFE40004C
/* SDRAM Wait Control Register 10A */
#define SBSC_SDWCR10A_PHYS	0xFE400050
/* SDRAM Wait Control Register 11A */
#define SBSC_SDWCR11A_PHYS	0xFE400054
/* Power-down control register 0A */
#define SBSC_SDPDCR0A_PHYS	0xFE400058
/* SDRAM Mode Register Address/Command Register 1A */
#define SBSC_SDMRACR1A_PHYS	0xFE400088
/* SDRAM mode register A */
#define SBSC_SDMRA_28200_PHYS	0xFE528200
#define SBSC_SDMRA_38200_PHYS	0xFE538200

/********************************************/
/* Audio Address Registers			*/
/********************************************/
#define FSI_BASE_PHYS		0xEC230000
#define SCUW_BASE_PHYS		0xEC700000
#define CLKGEN_BASE_PHYS	0xEC270000
/* SCUW FFD physical address top. */
#define SCUW_BASE_FFD_PHYS	0xEC748000
#define SCUW_BASE_CPUFIFO2_PHYS	0xEC768000
/********************************************/
/* DEBUG Register			*/
/********************************************/
/*Debugging function selection register */
/* KEY register */

/********************************************/
/* RWDT Register			*/
/********************************************/

#define RWDT_BASE_PHYS	0xE6020000
/* RCLK watchdog timer counter	*/
#define RWTCNT		IO_ADDRESS(0xE6020000)
/* RCLK watchdog timer control/status Register	*/
#define RWDTCSRA	IO_ADDRESS(0xE6020004)



/*
 * ********************************************************************
 * LPDDR2 ZQ Calibration Issue WA
 * ********************************************************************
 */
#define	SdramZQCalib1Phys	0xFE528200
#define	SdramZQCalib2Phys	0xFE538200

#define DBGREG1			IO_ADDRESS(0xE6100020)
#define DBGREG3			IO_ADDRESS(0xE6100028)
#define DBGREG9			IO_ADDRESS(0xE6100040)
#define DBGREG11			IO_ADDRESS(0xE6100048)

#define SYS_TRACE_FUNNEL_STM_BASE       IO_ADDRESS(0xE6F8B000)
#define SYS_TPIU_STM_BASE		IO_ADDRESS(0xE6F8A000)

#ifndef __ASSEMBLER__
extern void r8a7373_init_irq(void);
extern void r8a7373_map_io(void);
extern void r8a7373_init_early(void);
extern void r8a7373_add_standard_devices(void);
extern void r8a7373_avoid_a2slpowerdown_afterL2sync(void);
extern void r8a7373_clock_init(void);
extern void r8a7373_pinmux_init(void);
extern void r8a7373_pm_init(void);
extern void r8a7373_register_twd(void);
extern void r8a7373_enter_core_standby(void);
#endif

#endif /* __ASM_R8A7373_H__ */
