[13:51:05.095] <TB0>     INFO: *** Welcome to pxar ***
[13:51:05.095] <TB0>     INFO: *** Today: 2016/08/10
[13:51:05.102] <TB0>     INFO: *** Version: b2a7-dirty
[13:51:05.102] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:05.103] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:05.103] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:05.103] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:05.177] <TB0>     INFO:         clk: 4
[13:51:05.177] <TB0>     INFO:         ctr: 4
[13:51:05.177] <TB0>     INFO:         sda: 19
[13:51:05.177] <TB0>     INFO:         tin: 9
[13:51:05.177] <TB0>     INFO:         level: 15
[13:51:05.178] <TB0>     INFO:         triggerdelay: 0
[13:51:05.178] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:05.178] <TB0>     INFO: Log level: DEBUG
[13:51:05.189] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:51:05.201] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:51:05.204] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:51:05.208] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:06.757] <TB0>     INFO: DUT info: 
[13:51:06.757] <TB0>     INFO: The DUT currently contains the following objects:
[13:51:06.757] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:06.757] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:06.757] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:06.757] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:06.757] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.757] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.758] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:06.759] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1da4f90
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d19770
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdd11d94010
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdd17fff510
[13:51:06.762] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fdd11d94010
[13:51:06.763] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[13:51:06.767] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[13:51:06.768] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[13:51:06.768] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:07.168] <TB0>     INFO: enter 'restricted' command line mode
[13:51:07.168] <TB0>     INFO: enter test to run
[13:51:07.168] <TB0>     INFO:   test: FPIXTest no parameter change
[13:51:07.168] <TB0>     INFO:   running: fpixtest
[13:51:07.168] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:07.171] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:07.171] <TB0>     INFO: ######################################################################
[13:51:07.171] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:51:07.171] <TB0>     INFO: ######################################################################
[13:51:07.174] <TB0>     INFO: ######################################################################
[13:51:07.174] <TB0>     INFO: PixTestPretest::doTest()
[13:51:07.174] <TB0>     INFO: ######################################################################
[13:51:07.177] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:07.177] <TB0>     INFO:    PixTestPretest::programROC() 
[13:51:07.177] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:25.194] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:25.194] <TB0>     INFO: IA differences per ROC:  25.8 20.9 20.1 20.1 17.7 19.3 17.7 16.1 17.7 18.5 17.7 19.3 20.1 19.3 19.3 20.9
[13:51:25.267] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:25.267] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:51:25.267] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:26.521] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 8.1 mA
[13:51:27.022] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:51:27.524] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:51:28.026] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:51:28.527] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:51:29.029] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:51:29.531] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:51:30.033] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:51:30.535] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:51:31.037] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:51:31.539] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:51:32.041] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 3.2 mA
[13:51:32.542] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:51:33.044] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:51:33.546] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 3.2 mA
[13:51:34.048] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:51:34.301] <TB0>     INFO: Idig [mA/ROC]: 8.1 2.4 2.4 2.4 2.4 1.6 1.6 2.4 1.6 1.6 1.6 3.2 2.4 2.4 3.2 2.4 
[13:51:34.301] <TB0>     INFO: Test took 9036 ms.
[13:51:34.301] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:51:34.333] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:34.333] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:51:34.333] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:34.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[13:51:34.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 31.2687 mA
[13:51:34.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  35 Ia 17.5687 mA
[13:51:34.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  74 Ia 29.5687 mA
[13:51:34.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  42 Ia 19.1688 mA
[13:51:34.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  71 Ia 28.7687 mA
[13:51:35.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  43 Ia 19.9688 mA
[13:51:35.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  67 Ia 28.7687 mA
[13:51:35.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  39 Ia 19.1688 mA
[13:51:35.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  68 Ia 27.9688 mA
[13:51:35.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  45 Ia 20.7688 mA
[13:51:35.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  64 Ia 27.1687 mA
[13:51:35.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  46 Ia 20.7688 mA
[13:51:35.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.5688 mA
[13:51:35.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  70 Ia 23.9688 mA
[13:51:35.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.7687 mA
[13:51:36.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  74 Ia 23.9688 mA
[13:51:36.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7687 mA
[13:51:36.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  74 Ia 23.9688 mA
[13:51:36.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3687 mA
[13:51:36.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7687 mA
[13:51:36.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.7687 mA
[13:51:36.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 23.9688 mA
[13:51:36.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[13:51:36.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 23.1688 mA
[13:51:36.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 24.7687 mA
[13:51:37.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  75 Ia 23.9688 mA
[13:51:37.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3687 mA
[13:51:37.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.7687 mA
[13:51:37.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  84 Ia 23.9688 mA
[13:51:37.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.5687 mA
[13:51:37.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.7687 mA
[13:51:37.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  89 Ia 23.1688 mA
[13:51:37.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  94 Ia 23.9688 mA
[13:51:37.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1688 mA
[13:51:37.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 23.9688 mA
[13:51:38.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[13:51:38.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 23.9688 mA
[13:51:38.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[13:51:38.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.9688 mA
[13:51:38.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[13:51:38.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.7687 mA
[13:51:38.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 23.1688 mA
[13:51:38.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 24.7687 mA
[13:51:38.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  75 Ia 23.1688 mA
[13:51:38.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 25.5688 mA
[13:51:39.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  72 Ia 23.1688 mA
[13:51:39.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  77 Ia 23.9688 mA
[13:51:39.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[13:51:39.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[13:51:39.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.7687 mA
[13:51:39.586] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 23.9688 mA
[13:51:39.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.5688 mA
[13:51:39.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  70 Ia 23.9688 mA
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  46
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  70
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:51:39.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  94
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  83
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:51:39.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:51:39.821] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  70
[13:51:41.649] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[13:51:41.649] <TB0>     INFO: i(loss) [mA/ROC]:     16.0  19.3  19.3  19.3  18.5  19.3  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  19.3  18.5
[13:51:41.687] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:41.687] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:41.687] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:41.824] <TB0>     INFO: Expecting 231680 events.
[13:51:50.027] <TB0>     INFO: 231680 events read in total (7486ms).
[13:51:50.179] <TB0>     INFO: Test took 8488ms.
[13:51:50.381] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 28 and Delta(CalDel) = 60
[13:51:50.386] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 76 and Delta(CalDel) = 63
[13:51:50.389] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:51:50.393] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:51:50.397] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 68 and Delta(CalDel) = 62
[13:51:50.400] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 63
[13:51:50.406] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:51:50.409] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:51:50.412] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 106 and Delta(CalDel) = 60
[13:51:50.416] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:51:50.419] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 73 and Delta(CalDel) = 59
[13:51:50.423] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 58
[13:51:50.427] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 124 and Delta(CalDel) = 60
[13:51:50.430] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:51:50.434] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:51:50.441] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 56
[13:51:50.489] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:50.526] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:50.526] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:50.526] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:50.662] <TB0>     INFO: Expecting 231680 events.
[13:51:58.784] <TB0>     INFO: 231680 events read in total (7407ms).
[13:51:58.789] <TB0>     INFO: Test took 8259ms.
[13:51:58.814] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 194 +/- 30.5
[13:51:59.128] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 31
[13:51:59.133] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:51:59.136] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:51:59.140] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:51:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:51:59.146] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:51:59.150] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:51:59.154] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[13:51:59.157] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:51:59.161] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:51:59.164] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[13:51:59.171] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:51:59.175] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[13:51:59.178] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:51:59.182] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:51:59.223] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:51:59.223] <TB0>     INFO: CalDel:      194   135   144   132   137   143   126   127   113   131   133   131   129   124   127   113
[13:51:59.223] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:51:59.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C1.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C2.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C3.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C4.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C5.dat
[13:51:59.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C6.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C7.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C8.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C9.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C10.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C11.dat
[13:51:59.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C12.dat
[13:51:59.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C13.dat
[13:51:59.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C14.dat
[13:51:59.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:59.230] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:59.230] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:59.230] <TB0>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:51:59.230] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:51:59.321] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:51:59.321] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:51:59.321] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:51:59.321] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:51:59.324] <TB0>     INFO: ######################################################################
[13:51:59.324] <TB0>     INFO: PixTestTiming::doTest()
[13:51:59.324] <TB0>     INFO: ######################################################################
[13:51:59.324] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:59.324] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:51:59.324] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:59.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:00.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:03.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:05.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:07.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:09.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:12.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:52:14.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:52:16.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:52:29.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:52:31.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:52:33.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:52:35.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:52:37.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:52:39.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:52:42.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:52:44.302] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:56.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:58.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:59.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:01.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:02.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:04.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:05.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:07.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:33.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:45.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:58.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:10.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:23.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:28.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:40.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:53.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:56.218] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:08.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:21.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:55:33.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:55:46.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:55:58.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:10.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:22.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:26.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:29.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:31.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:33.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:35.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:38.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:41.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:43.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:48.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:51.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:53.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:55.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:57.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:00.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:02.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:04.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:10.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:12.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:14.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:19.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:21.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:23.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:26.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:28.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:29.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:32.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:34.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:36.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:39.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:41.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:43.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:45.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:47.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:49.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:52.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:54.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:06.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:08.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:11.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:13.532] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:17.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:19.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:20.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:22.154] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:23.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:25.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:26.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:28.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:53.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:58.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:59:02.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:59:07.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:59:12.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:17.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:22.620] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:27.525] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:48.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:50.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:51.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:53.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:54.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:56.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:57.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:59.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:00:20.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:00:22.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:00:24.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:00:27.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:00:29.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:00:31.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:00:44.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:00:46.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:00:50.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:00:52.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:00:55.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:00:57.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:00:59.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:01.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:04.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:01:06.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:01:11.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:01:14.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:01:16.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:01:18.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:01:20.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:01:23.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:01:25.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:01:28.169] <TB0>     INFO: TBM Phase Settings: 244
[14:01:28.169] <TB0>     INFO: 400MHz Phase: 5
[14:01:28.169] <TB0>     INFO: 160MHz Phase: 7
[14:01:28.169] <TB0>     INFO: Functional Phase Area: 3
[14:01:28.173] <TB0>     INFO: Test took 568849 ms.
[14:01:28.173] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:01:28.174] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:28.174] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:01:28.174] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:28.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:01:31.195] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:01:33.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:01:34.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:01:36.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:01:38.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:01:40.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:01:42.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:01:49.354] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:01:50.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:01:52.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:01:53.916] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:01:55.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:01:56.958] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:01:58.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:01:59.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:02:04.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:02:06.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:02:07.946] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:02:09.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:02:10.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:02:12.503] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:02:14.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:02:15.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:02:20.450] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:02:21.974] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:02:23.497] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:02:25.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:02:28.043] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:02:30.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:02:32.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:02:34.864] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:02:39.767] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:02:41.287] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:02:42.810] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:02:45.087] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:02:47.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:02:49.632] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:02:51.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:02:54.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:02:59.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:00.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:02.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:03:04.394] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:03:06.666] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:03:08.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:03:11.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:03:13.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:03:18.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:03:19.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:03:21.432] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:03:23.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:03:25.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:03:28.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:03:30.525] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:03:32.798] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:03:37.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:03:39.222] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:03:40.742] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:03:42.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:03:43.782] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:03:45.304] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:03:46.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:03:48.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:03:53.631] <TB0>     INFO: ROC Delay Settings: 228
[14:03:53.631] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:03:53.631] <TB0>     INFO: ROC Port 0 Delay: 4
[14:03:53.631] <TB0>     INFO: ROC Port 1 Delay: 4
[14:03:53.631] <TB0>     INFO: Functional ROC Area: 4
[14:03:53.635] <TB0>     INFO: Test took 145461 ms.
[14:03:53.635] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:03:53.635] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:53.635] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:03:53.635] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:54.774] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8000 4068 4068 4069 4069 4068 4068 4068 4069 e062 c000 
[14:03:54.774] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 8040 4068 4069 4068 4069 4068 4068 4068 4069 e022 c000 
[14:03:54.774] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4068 4068 4069 4068 4069 4068 4068 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:03:54.774] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:04:08.822] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:08.823] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:04:23.036] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:23.036] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:04:36.789] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:36.790] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:04:50.679] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:50.679] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:04.845] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:04.846] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:05:18.544] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:18.544] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:05:32.573] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:32.573] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:05:46.653] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:46.653] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:00.669] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:00.669] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:06:14.778] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:15.161] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:15.176] <TB0>     INFO: Decoding statistics:
[14:06:15.176] <TB0>     INFO:   General information:
[14:06:15.176] <TB0>     INFO: 	 16bit words read:         240000000
[14:06:15.176] <TB0>     INFO: 	 valid events total:       20000000
[14:06:15.176] <TB0>     INFO: 	 empty events:             20000000
[14:06:15.176] <TB0>     INFO: 	 valid events with pixels: 0
[14:06:15.176] <TB0>     INFO: 	 valid pixel hits:         0
[14:06:15.176] <TB0>     INFO:   Event errors: 	           0
[14:06:15.176] <TB0>     INFO: 	 start marker:             0
[14:06:15.176] <TB0>     INFO: 	 stop marker:              0
[14:06:15.176] <TB0>     INFO: 	 overflow:                 0
[14:06:15.176] <TB0>     INFO: 	 invalid 5bit words:       0
[14:06:15.176] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:06:15.176] <TB0>     INFO:   TBM errors: 		           0
[14:06:15.176] <TB0>     INFO: 	 flawed TBM headers:       0
[14:06:15.176] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:06:15.176] <TB0>     INFO: 	 event ID mismatches:      0
[14:06:15.176] <TB0>     INFO:   ROC errors: 		           0
[14:06:15.176] <TB0>     INFO: 	 missing ROC header(s):    0
[14:06:15.176] <TB0>     INFO: 	 misplaced readback start: 0
[14:06:15.176] <TB0>     INFO:   Pixel decoding errors:	   0
[14:06:15.176] <TB0>     INFO: 	 pixel data incomplete:    0
[14:06:15.176] <TB0>     INFO: 	 pixel address:            0
[14:06:15.176] <TB0>     INFO: 	 pulse height fill bit:    0
[14:06:15.176] <TB0>     INFO: 	 buffer corruption:        0
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO:    Read back bit status: 1
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO:    Timings are good!
[14:06:15.176] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.176] <TB0>     INFO: Test took 141541 ms.
[14:06:15.176] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:06:15.177] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:15.177] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:15.177] <TB0>     INFO: PixTestTiming::doTest took 855856 ms.
[14:06:15.177] <TB0>     INFO: PixTestTiming::doTest() done
[14:06:15.178] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:06:15.178] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:06:15.178] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:06:15.178] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:06:15.178] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:06:15.178] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:06:15.179] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:06:15.528] <TB0>     INFO: ######################################################################
[14:06:15.528] <TB0>     INFO: PixTestAlive::doTest()
[14:06:15.528] <TB0>     INFO: ######################################################################
[14:06:15.532] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.532] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:15.532] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:15.538] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:15.881] <TB0>     INFO: Expecting 41600 events.
[14:06:19.985] <TB0>     INFO: 41600 events read in total (3389ms).
[14:06:19.986] <TB0>     INFO: Test took 4448ms.
[14:06:19.994] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:19.994] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:19.994] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:06:20.369] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:06:20.369] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:20.369] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:20.373] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:20.373] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:20.373] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:20.374] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:20.717] <TB0>     INFO: Expecting 41600 events.
[14:06:23.672] <TB0>     INFO: 41600 events read in total (2240ms).
[14:06:23.672] <TB0>     INFO: Test took 3298ms.
[14:06:23.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:23.672] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:06:23.672] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:06:23.673] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:06:24.076] <TB0>     INFO: PixTestAlive::maskTest() done
[14:06:24.076] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:24.080] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:24.081] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:24.081] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:24.082] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:24.432] <TB0>     INFO: Expecting 41600 events.
[14:06:28.515] <TB0>     INFO: 41600 events read in total (3368ms).
[14:06:28.515] <TB0>     INFO: Test took 4433ms.
[14:06:28.523] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:28.523] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:28.523] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:06:28.901] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:06:28.901] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:28.901] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:06:28.901] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:06:28.909] <TB0>     INFO: ######################################################################
[14:06:28.909] <TB0>     INFO: PixTestTrim::doTest()
[14:06:28.909] <TB0>     INFO: ######################################################################
[14:06:28.911] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:28.911] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:06:28.911] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:28.990] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:06:28.990] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:28.003] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:28.003] <TB0>     INFO:     run 1 of 1
[14:06:28.003] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:29.345] <TB0>     INFO: Expecting 5025280 events.
[14:07:14.504] <TB0>     INFO: 1400592 events read in total (44444ms).
[14:07:58.696] <TB0>     INFO: 2787456 events read in total (88636ms).
[14:08:43.625] <TB0>     INFO: 4184136 events read in total (133565ms).
[14:09:09.491] <TB0>     INFO: 5025280 events read in total (159431ms).
[14:09:09.546] <TB0>     INFO: Test took 160543ms.
[14:09:09.615] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:09.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:10.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:12.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:13.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:14.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:16.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:17.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:18.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:20.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:21.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:22.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:24.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:25.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:26.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:28.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:29.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:31.004] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 181190656
[14:09:31.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 34.8942 minThrLimit = 34.8927 minThrNLimit = 58.0351 -> result = 34.8942 -> 34
[14:09:31.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1604 minThrLimit = 84.1432 minThrNLimit = 106.448 -> result = 84.1604 -> 84
[14:09:31.009] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4633 minThrLimit = 82.4622 minThrNLimit = 107.154 -> result = 82.4633 -> 82
[14:09:31.009] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3304 minThrLimit = 92.3181 minThrNLimit = 118.647 -> result = 92.3304 -> 92
[14:09:31.009] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5721 minThrLimit = 84.5464 minThrNLimit = 105.669 -> result = 84.5721 -> 84
[14:09:31.010] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.555 minThrLimit = 95.5314 minThrNLimit = 110.547 -> result = 95.555 -> 95
[14:09:31.010] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8487 minThrLimit = 88.8384 minThrNLimit = 111.772 -> result = 88.8487 -> 88
[14:09:31.011] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7493 minThrLimit = 88.7134 minThrNLimit = 109.578 -> result = 88.7493 -> 88
[14:09:31.011] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5738 minThrLimit = 92.5159 minThrNLimit = 117.198 -> result = 92.5738 -> 92
[14:09:31.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.036 minThrLimit = 92.0074 minThrNLimit = 113.404 -> result = 92.036 -> 92
[14:09:31.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0447 minThrLimit = 87.0105 minThrNLimit = 109.161 -> result = 87.0447 -> 87
[14:09:31.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2785 minThrLimit = 87.2622 minThrNLimit = 110.649 -> result = 87.2785 -> 87
[14:09:31.013] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.737 minThrLimit = 100.727 minThrNLimit = 128.355 -> result = 100.737 -> 100
[14:09:31.013] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6737 minThrLimit = 91.6552 minThrNLimit = 113.096 -> result = 91.6737 -> 91
[14:09:31.014] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7037 minThrLimit = 93.6847 minThrNLimit = 117.485 -> result = 93.7037 -> 93
[14:09:31.014] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3527 minThrLimit = 95.3527 minThrNLimit = 120.528 -> result = 95.3527 -> 95
[14:09:31.014] <TB0>     INFO: ROC 0 VthrComp = 34
[14:09:31.014] <TB0>     INFO: ROC 1 VthrComp = 84
[14:09:31.015] <TB0>     INFO: ROC 2 VthrComp = 82
[14:09:31.015] <TB0>     INFO: ROC 3 VthrComp = 92
[14:09:31.015] <TB0>     INFO: ROC 4 VthrComp = 84
[14:09:31.015] <TB0>     INFO: ROC 5 VthrComp = 95
[14:09:31.015] <TB0>     INFO: ROC 6 VthrComp = 88
[14:09:31.015] <TB0>     INFO: ROC 7 VthrComp = 88
[14:09:31.015] <TB0>     INFO: ROC 8 VthrComp = 92
[14:09:31.015] <TB0>     INFO: ROC 9 VthrComp = 92
[14:09:31.015] <TB0>     INFO: ROC 10 VthrComp = 87
[14:09:31.015] <TB0>     INFO: ROC 11 VthrComp = 87
[14:09:31.015] <TB0>     INFO: ROC 12 VthrComp = 100
[14:09:31.016] <TB0>     INFO: ROC 13 VthrComp = 91
[14:09:31.016] <TB0>     INFO: ROC 14 VthrComp = 93
[14:09:31.016] <TB0>     INFO: ROC 15 VthrComp = 95
[14:09:31.016] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:09:31.016] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:09:31.029] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:31.029] <TB0>     INFO:     run 1 of 1
[14:09:31.030] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:31.382] <TB0>     INFO: Expecting 5025280 events.
[14:10:07.362] <TB0>     INFO: 885744 events read in total (35266ms).
[14:10:42.684] <TB0>     INFO: 1769504 events read in total (70588ms).
[14:11:18.008] <TB0>     INFO: 2652496 events read in total (105912ms).
[14:11:53.283] <TB0>     INFO: 3526528 events read in total (141187ms).
[14:12:28.519] <TB0>     INFO: 4395592 events read in total (176424ms).
[14:12:54.229] <TB0>     INFO: 5025280 events read in total (202133ms).
[14:12:54.299] <TB0>     INFO: Test took 203269ms.
[14:12:54.477] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:54.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:56.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:58.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:59.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:01.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:02.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:04.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:06.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:07.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:09.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:11.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:12.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:14.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:16.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:17.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:19.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:21.115] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313987072
[14:13:21.120] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.1235 for pixel 0/72 mean/min/max = 43.6428/33.7946/53.491
[14:13:21.120] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.6035 for pixel 0/28 mean/min/max = 43.9015/32.0115/55.7915
[14:13:21.120] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.5407 for pixel 17/27 mean/min/max = 43.4745/32.4887/54.4602
[14:13:21.121] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.6426 for pixel 23/15 mean/min/max = 44.7668/33.7111/55.8225
[14:13:21.121] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.9416 for pixel 51/8 mean/min/max = 43.3958/32.564/54.2277
[14:13:21.121] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.0282 for pixel 35/14 mean/min/max = 46.6178/32.9246/60.311
[14:13:21.122] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.9902 for pixel 6/12 mean/min/max = 46.2937/34.4872/58.1003
[14:13:21.122] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.9627 for pixel 9/45 mean/min/max = 46.2077/34.3524/58.063
[14:13:21.122] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8037 for pixel 8/5 mean/min/max = 45.0867/34.2204/55.953
[14:13:21.123] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.5698 for pixel 2/9 mean/min/max = 47.5137/31.2807/63.7467
[14:13:21.123] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9926 for pixel 19/5 mean/min/max = 43.9544/31.8354/56.0735
[14:13:21.123] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.9758 for pixel 6/68 mean/min/max = 43.3319/31.6055/55.0582
[14:13:21.124] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.8809 for pixel 23/4 mean/min/max = 45.2344/32.5579/57.9108
[14:13:21.124] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.9408 for pixel 24/2 mean/min/max = 46.0215/33.0811/58.9619
[14:13:21.124] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.9416 for pixel 0/77 mean/min/max = 44.9722/33.9581/55.9862
[14:13:21.125] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5552 for pixel 0/11 mean/min/max = 44.5612/32.5373/56.5851
[14:13:21.125] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:21.257] <TB0>     INFO: Expecting 411648 events.
[14:13:28.861] <TB0>     INFO: 411648 events read in total (6886ms).
[14:13:28.865] <TB0>     INFO: Expecting 411648 events.
[14:13:36.420] <TB0>     INFO: 411648 events read in total (6882ms).
[14:13:36.427] <TB0>     INFO: Expecting 411648 events.
[14:13:44.057] <TB0>     INFO: 411648 events read in total (6966ms).
[14:13:44.067] <TB0>     INFO: Expecting 411648 events.
[14:13:51.813] <TB0>     INFO: 411648 events read in total (7090ms).
[14:13:51.827] <TB0>     INFO: Expecting 411648 events.
[14:13:59.349] <TB0>     INFO: 411648 events read in total (6875ms).
[14:13:59.364] <TB0>     INFO: Expecting 411648 events.
[14:14:06.795] <TB0>     INFO: 411648 events read in total (6774ms).
[14:14:06.811] <TB0>     INFO: Expecting 411648 events.
[14:14:14.330] <TB0>     INFO: 411648 events read in total (6860ms).
[14:14:14.351] <TB0>     INFO: Expecting 411648 events.
[14:14:21.891] <TB0>     INFO: 411648 events read in total (6894ms).
[14:14:21.918] <TB0>     INFO: Expecting 411648 events.
[14:14:29.568] <TB0>     INFO: 411648 events read in total (7005ms).
[14:14:29.595] <TB0>     INFO: Expecting 411648 events.
[14:14:37.038] <TB0>     INFO: 411648 events read in total (6801ms).
[14:14:37.067] <TB0>     INFO: Expecting 411648 events.
[14:14:44.820] <TB0>     INFO: 411648 events read in total (7112ms).
[14:14:44.859] <TB0>     INFO: Expecting 411648 events.
[14:14:52.380] <TB0>     INFO: 411648 events read in total (6896ms).
[14:14:52.416] <TB0>     INFO: Expecting 411648 events.
[14:14:59.906] <TB0>     INFO: 411648 events read in total (6859ms).
[14:14:59.942] <TB0>     INFO: Expecting 411648 events.
[14:15:07.512] <TB0>     INFO: 411648 events read in total (6941ms).
[14:15:07.549] <TB0>     INFO: Expecting 411648 events.
[14:15:15.126] <TB0>     INFO: 411648 events read in total (6945ms).
[14:15:15.165] <TB0>     INFO: Expecting 411648 events.
[14:15:22.779] <TB0>     INFO: 411648 events read in total (6983ms).
[14:15:22.819] <TB0>     INFO: Test took 121694ms.
[14:15:23.297] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2052 < 35 for itrim = 68; old thr = 34.2092 ... break
[14:15:23.325] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3561 < 35 for itrim+1 = 89; old thr = 34.84 ... break
[14:15:23.367] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2602 < 35 for itrim = 90; old thr = 34.6394 ... break
[14:15:23.410] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3961 < 35 for itrim = 99; old thr = 34.4997 ... break
[14:15:23.441] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1524 < 35 for itrim = 79; old thr = 32.8663 ... break
[14:15:23.467] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1406 < 35 for itrim = 99; old thr = 34.6481 ... break
[14:15:23.506] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0042 < 35 for itrim = 104; old thr = 34.7695 ... break
[14:15:23.542] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4163 < 35 for itrim = 101; old thr = 33.9888 ... break
[14:15:23.578] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0153 < 35 for itrim = 94; old thr = 34.4759 ... break
[14:15:23.611] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5661 < 35 for itrim+1 = 122; old thr = 34.9238 ... break
[14:15:23.653] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0371 < 35 for itrim+1 = 98; old thr = 34.6165 ... break
[14:15:23.693] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3647 < 35 for itrim = 104; old thr = 34.4965 ... break
[14:15:23.737] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2374 < 35 for itrim = 113; old thr = 33.9779 ... break
[14:15:23.773] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 100; old thr = 34.2722 ... break
[14:15:23.804] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9784 < 35 for itrim+1 = 96; old thr = 34.9204 ... break
[14:15:23.842] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7906 < 35 for itrim = 105; old thr = 33.2876 ... break
[14:15:23.917] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:15:23.929] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:23.929] <TB0>     INFO:     run 1 of 1
[14:15:23.929] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:24.280] <TB0>     INFO: Expecting 5025280 events.
[14:16:00.018] <TB0>     INFO: 872632 events read in total (35023ms).
[14:16:34.038] <TB0>     INFO: 1742512 events read in total (69043ms).
[14:17:08.974] <TB0>     INFO: 2611664 events read in total (103979ms).
[14:17:45.648] <TB0>     INFO: 3470904 events read in total (140653ms).
[14:18:21.145] <TB0>     INFO: 4325456 events read in total (176150ms).
[14:18:52.719] <TB0>     INFO: 5025280 events read in total (207724ms).
[14:18:52.811] <TB0>     INFO: Test took 208883ms.
[14:18:53.007] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:53.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:54.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:56.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:58.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:59.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:01.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:02.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:04.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:06.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:07.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:09.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:10.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:12.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:13.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:15.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:17.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:18.739] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321294336
[14:19:18.740] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 50.314007
[14:19:18.815] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:19:18.825] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:18.825] <TB0>     INFO:     run 1 of 1
[14:19:18.825] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:19.167] <TB0>     INFO: Expecting 1896960 events.
[14:20:00.640] <TB0>     INFO: 1135016 events read in total (40753ms).
[14:20:28.056] <TB0>     INFO: 1896960 events read in total (68169ms).
[14:20:28.074] <TB0>     INFO: Test took 69249ms.
[14:20:28.115] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:28.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:29.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:30.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:31.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:32.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:33.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:34.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:35.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:36.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:37.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:38.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:39.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:40.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:41.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:42.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:43.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:44.726] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248184832
[14:20:44.810] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.725348 .. 45.726568
[14:20:44.887] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:20:44.897] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:44.897] <TB0>     INFO:     run 1 of 1
[14:20:44.897] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:45.249] <TB0>     INFO: Expecting 1697280 events.
[14:21:27.024] <TB0>     INFO: 1166368 events read in total (41060ms).
[14:21:46.028] <TB0>     INFO: 1697280 events read in total (60064ms).
[14:21:46.042] <TB0>     INFO: Test took 61145ms.
[14:21:46.077] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:46.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:47.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:48.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:49.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:50.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:51.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:52.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:53.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:54.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:55.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:56.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:57.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:58.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:59.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:00.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:01.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:02.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296820736
[14:22:02.655] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.092213 .. 42.588346
[14:22:02.728] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:22:02.738] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:02.738] <TB0>     INFO:     run 1 of 1
[14:22:02.738] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:03.083] <TB0>     INFO: Expecting 1397760 events.
[14:22:44.395] <TB0>     INFO: 1153128 events read in total (40598ms).
[14:22:53.374] <TB0>     INFO: 1397760 events read in total (49577ms).
[14:22:53.384] <TB0>     INFO: Test took 50645ms.
[14:22:53.413] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:53.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:54.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:55.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:56.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:57.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:58.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:59.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:00.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:01.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:02.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:03.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:04.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:05.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:06.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:07.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:08.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:09.110] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339329024
[14:23:09.192] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.695626 .. 42.361592
[14:23:09.266] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:23:09.277] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:09.277] <TB0>     INFO:     run 1 of 1
[14:23:09.277] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:09.620] <TB0>     INFO: Expecting 1264640 events.
[14:23:50.730] <TB0>     INFO: 1113992 events read in total (40395ms).
[14:23:56.532] <TB0>     INFO: 1264640 events read in total (46198ms).
[14:23:56.554] <TB0>     INFO: Test took 47277ms.
[14:23:56.587] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:56.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:57.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:58.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:59.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:00.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:01.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:02.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:03.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:04.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:05.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:06.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:07.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:08.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:09.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:10.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:11.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:12.759] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349818880
[14:24:12.866] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:24:12.866] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:12.877] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:12.877] <TB0>     INFO:     run 1 of 1
[14:24:12.877] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:13.232] <TB0>     INFO: Expecting 1364480 events.
[14:24:53.178] <TB0>     INFO: 1075176 events read in total (39231ms).
[14:25:04.219] <TB0>     INFO: 1364480 events read in total (50272ms).
[14:25:04.235] <TB0>     INFO: Test took 51358ms.
[14:25:04.281] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:04.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:05.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:06.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:07.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:08.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:09.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:10.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:11.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:12.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:13.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:14.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:15.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:16.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:17.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:18.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:19.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:20.703] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359796736
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[14:25:20.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[14:25:20.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[14:25:20.739] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C0.dat
[14:25:20.746] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C1.dat
[14:25:20.754] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C2.dat
[14:25:20.761] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C3.dat
[14:25:20.768] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C4.dat
[14:25:20.775] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C5.dat
[14:25:20.782] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C6.dat
[14:25:20.789] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C7.dat
[14:25:20.796] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C8.dat
[14:25:20.803] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C9.dat
[14:25:20.810] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C10.dat
[14:25:20.817] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C11.dat
[14:25:20.824] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C12.dat
[14:25:20.831] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C13.dat
[14:25:20.838] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C14.dat
[14:25:20.845] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C15.dat
[14:25:20.852] <TB0>     INFO: PixTestTrim::trimTest() done
[14:25:20.852] <TB0>     INFO: vtrim:      68  89  90  99  79  99 104 101  94 122  98 104 113 100  96 105 
[14:25:20.852] <TB0>     INFO: vthrcomp:   34  84  82  92  84  95  88  88  92  92  87  87 100  91  93  95 
[14:25:20.852] <TB0>     INFO: vcal mean:  34.79  35.01  34.96  34.98  35.00  34.96  35.04  34.97  34.99  34.98  35.01  35.01  34.97  35.01  35.03  34.99 
[14:25:20.852] <TB0>     INFO: vcal RMS:    0.85   0.80   0.79   0.79   0.74   0.96   0.79   0.84   0.79   0.86   0.80   0.81   0.81   0.82   0.79   0.82 
[14:25:20.852] <TB0>     INFO: bits mean:   9.98   9.85  10.18   9.90   9.73   9.77   8.89   9.12   9.39   9.24  10.07  10.52   9.46   9.01   9.30   9.42 
[14:25:20.852] <TB0>     INFO: bits RMS:    2.33   2.69   2.43   2.39   2.68   2.42   2.61   2.50   2.51   2.76   2.62   2.42   2.71   2.79   2.58   2.82 
[14:25:20.863] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:20.863] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:25:20.863] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:20.869] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:25:20.869] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:25:20.880] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:20.880] <TB0>     INFO:     run 1 of 1
[14:25:20.880] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:21.230] <TB0>     INFO: Expecting 4160000 events.
[14:26:06.575] <TB0>     INFO: 1080735 events read in total (44630ms).
[14:26:51.917] <TB0>     INFO: 2151915 events read in total (89972ms).
[14:27:35.863] <TB0>     INFO: 3210720 events read in total (133918ms).
[14:28:15.167] <TB0>     INFO: 4160000 events read in total (173222ms).
[14:28:15.239] <TB0>     INFO: Test took 174359ms.
[14:28:15.377] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:15.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:17.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:19.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:21.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:23.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:24.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:26.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:28.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:30.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:32.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:34.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:36.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:38.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:39.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:41.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:43.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:45.612] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343793664
[14:28:45.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:28:45.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:28:45.686] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:28:45.696] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:45.696] <TB0>     INFO:     run 1 of 1
[14:28:45.696] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:46.039] <TB0>     INFO: Expecting 3827200 events.
[14:29:30.902] <TB0>     INFO: 1077885 events read in total (44148ms).
[14:30:13.783] <TB0>     INFO: 2144090 events read in total (87029ms).
[14:30:57.588] <TB0>     INFO: 3196375 events read in total (130834ms).
[14:31:23.524] <TB0>     INFO: 3827200 events read in total (156770ms).
[14:31:23.588] <TB0>     INFO: Test took 157892ms.
[14:31:23.721] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:23.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:25.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:27.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:29.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:31.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:33.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:34.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:36.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:38.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:40.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:42.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:43.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:45.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:47.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:49.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:51.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:53.006] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351576064
[14:31:53.007] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:31:53.084] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:31:53.084] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:31:53.094] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:53.094] <TB0>     INFO:     run 1 of 1
[14:31:53.094] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:53.444] <TB0>     INFO: Expecting 3494400 events.
[14:32:39.570] <TB0>     INFO: 1121685 events read in total (45411ms).
[14:33:24.681] <TB0>     INFO: 2225915 events read in total (90523ms).
[14:34:08.913] <TB0>     INFO: 3316890 events read in total (134754ms).
[14:34:16.329] <TB0>     INFO: 3494400 events read in total (142170ms).
[14:34:16.385] <TB0>     INFO: Test took 143291ms.
[14:34:16.494] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:16.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:18.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:20.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:21.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:23.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:25.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:27.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:29.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:31.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:33.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:35.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:37.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:39.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:41.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:43.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:45.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:47.933] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376741888
[14:34:47.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:48.007] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:48.007] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:34:48.017] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:48.017] <TB0>     INFO:     run 1 of 1
[14:34:48.017] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:48.360] <TB0>     INFO: Expecting 3473600 events.
[14:35:34.779] <TB0>     INFO: 1123800 events read in total (45704ms).
[14:36:20.450] <TB0>     INFO: 2230015 events read in total (91375ms).
[14:37:05.485] <TB0>     INFO: 3323240 events read in total (136410ms).
[14:37:11.937] <TB0>     INFO: 3473600 events read in total (142862ms).
[14:37:11.991] <TB0>     INFO: Test took 143974ms.
[14:37:12.105] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:12.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:14.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:15.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:17.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:19.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:21.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:23.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:24.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:26.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:28.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:30.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:32.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:34.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:36.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:37.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:39.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:41.625] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366112768
[14:37:41.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:41.765] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:41.766] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:37:41.781] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:41.781] <TB0>     INFO:     run 1 of 1
[14:37:41.783] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:42.165] <TB0>     INFO: Expecting 3452800 events.
[14:38:28.410] <TB0>     INFO: 1126270 events read in total (45529ms).
[14:39:13.759] <TB0>     INFO: 2235070 events read in total (90878ms).
[14:39:58.785] <TB0>     INFO: 3331310 events read in total (135904ms).
[14:40:04.041] <TB0>     INFO: 3452800 events read in total (141160ms).
[14:40:04.091] <TB0>     INFO: Test took 142308ms.
[14:40:04.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:04.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:06.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:07.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:09.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:11.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:13.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:15.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:16.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:18.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:20.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:22.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:24.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:25.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:27.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:29.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:31.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:33.034] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343793664
[14:40:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 6.4823, thr difference RMS: 1.35928
[14:40:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.71925, thr difference RMS: 1.28686
[14:40:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.74375, thr difference RMS: 1.1923
[14:40:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.49924, thr difference RMS: 1.46647
[14:40:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.09767, thr difference RMS: 1.18471
[14:40:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.3166, thr difference RMS: 1.69279
[14:40:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.98193, thr difference RMS: 1.57922
[14:40:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.49493, thr difference RMS: 1.58082
[14:40:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.01612, thr difference RMS: 1.53612
[14:40:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.71711, thr difference RMS: 1.48362
[14:40:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.0989, thr difference RMS: 1.41722
[14:40:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.15278, thr difference RMS: 1.25497
[14:40:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.08651, thr difference RMS: 1.68947
[14:40:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.47139, thr difference RMS: 1.65384
[14:40:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.40102, thr difference RMS: 1.62082
[14:40:33.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.58161, thr difference RMS: 1.80523
[14:40:33.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 6.33751, thr difference RMS: 1.38823
[14:40:33.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.79937, thr difference RMS: 1.31046
[14:40:33.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.86569, thr difference RMS: 1.1652
[14:40:33.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.60919, thr difference RMS: 1.47302
[14:40:33.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.13432, thr difference RMS: 1.18474
[14:40:33.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.48, thr difference RMS: 1.69093
[14:40:33.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.04388, thr difference RMS: 1.58968
[14:40:33.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.56118, thr difference RMS: 1.58601
[14:40:33.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.11738, thr difference RMS: 1.52906
[14:40:33.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.70749, thr difference RMS: 1.49595
[14:40:33.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.06685, thr difference RMS: 1.38506
[14:40:33.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.16078, thr difference RMS: 1.23087
[14:40:33.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.03609, thr difference RMS: 1.67519
[14:40:33.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.41437, thr difference RMS: 1.63729
[14:40:33.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.40125, thr difference RMS: 1.60254
[14:40:33.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.51185, thr difference RMS: 1.77802
[14:40:33.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 6.43836, thr difference RMS: 1.37592
[14:40:33.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.88653, thr difference RMS: 1.30988
[14:40:33.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.07845, thr difference RMS: 1.16486
[14:40:33.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.80619, thr difference RMS: 1.42102
[14:40:33.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.34237, thr difference RMS: 1.15671
[14:40:33.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.6947, thr difference RMS: 1.7722
[14:40:33.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.09809, thr difference RMS: 1.56597
[14:40:33.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.60883, thr difference RMS: 1.54077
[14:40:33.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.39392, thr difference RMS: 1.51937
[14:40:33.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.76852, thr difference RMS: 1.48917
[14:40:33.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.1846, thr difference RMS: 1.37163
[14:40:33.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.2954, thr difference RMS: 1.2526
[14:40:33.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.06134, thr difference RMS: 1.69281
[14:40:33.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.41333, thr difference RMS: 1.62219
[14:40:33.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.46047, thr difference RMS: 1.59008
[14:40:33.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.5229, thr difference RMS: 1.75323
[14:40:33.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 6.42056, thr difference RMS: 1.3331
[14:40:33.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.00348, thr difference RMS: 1.29396
[14:40:33.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.12554, thr difference RMS: 1.17061
[14:40:33.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.85692, thr difference RMS: 1.40462
[14:40:33.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.41624, thr difference RMS: 1.18071
[14:40:33.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.7413, thr difference RMS: 1.75156
[14:40:33.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.17323, thr difference RMS: 1.56277
[14:40:33.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.73066, thr difference RMS: 1.52772
[14:40:33.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.58872, thr difference RMS: 1.49792
[14:40:33.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.83503, thr difference RMS: 1.50935
[14:40:33.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.21986, thr difference RMS: 1.35611
[14:40:33.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.33142, thr difference RMS: 1.22198
[14:40:33.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.08618, thr difference RMS: 1.69371
[14:40:33.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.35902, thr difference RMS: 1.61173
[14:40:33.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.43886, thr difference RMS: 1.60464
[14:40:33.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.53944, thr difference RMS: 1.76499
[14:40:33.161] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:40:33.164] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2044 seconds
[14:40:33.164] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:40:33.870] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:40:33.870] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:40:33.874] <TB0>     INFO: ######################################################################
[14:40:33.874] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:40:33.874] <TB0>     INFO: ######################################################################
[14:40:33.874] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:33.874] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:40:33.874] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:33.874] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:40:33.884] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:40:33.884] <TB0>     INFO:     run 1 of 1
[14:40:33.884] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:34.227] <TB0>     INFO: Expecting 59072000 events.
[14:41:03.421] <TB0>     INFO: 1072800 events read in total (28479ms).
[14:41:32.062] <TB0>     INFO: 2141000 events read in total (57120ms).
[14:42:00.579] <TB0>     INFO: 3211200 events read in total (85637ms).
[14:42:29.234] <TB0>     INFO: 4282600 events read in total (114292ms).
[14:42:57.779] <TB0>     INFO: 5351200 events read in total (142837ms).
[14:43:26.337] <TB0>     INFO: 6421600 events read in total (171395ms).
[14:43:54.905] <TB0>     INFO: 7492000 events read in total (199963ms).
[14:44:23.417] <TB0>     INFO: 8560800 events read in total (228475ms).
[14:44:51.965] <TB0>     INFO: 9630800 events read in total (257023ms).
[14:45:20.590] <TB0>     INFO: 10701200 events read in total (285648ms).
[14:45:49.176] <TB0>     INFO: 11769800 events read in total (314234ms).
[14:46:17.966] <TB0>     INFO: 12840200 events read in total (343024ms).
[14:46:46.450] <TB0>     INFO: 13910600 events read in total (371508ms).
[14:47:14.990] <TB0>     INFO: 14979600 events read in total (400048ms).
[14:47:43.589] <TB0>     INFO: 16051200 events read in total (428647ms).
[14:48:12.148] <TB0>     INFO: 17120800 events read in total (457206ms).
[14:48:40.631] <TB0>     INFO: 18189600 events read in total (485689ms).
[14:49:09.120] <TB0>     INFO: 19262400 events read in total (514178ms).
[14:49:37.575] <TB0>     INFO: 20330800 events read in total (542633ms).
[14:50:06.129] <TB0>     INFO: 21399400 events read in total (571187ms).
[14:50:34.755] <TB0>     INFO: 22472200 events read in total (599813ms).
[14:51:03.298] <TB0>     INFO: 23540600 events read in total (628356ms).
[14:51:31.900] <TB0>     INFO: 24609400 events read in total (656958ms).
[14:52:00.456] <TB0>     INFO: 25681800 events read in total (685514ms).
[14:52:28.948] <TB0>     INFO: 26750000 events read in total (714006ms).
[14:52:57.332] <TB0>     INFO: 27819400 events read in total (742390ms).
[14:53:25.747] <TB0>     INFO: 28891600 events read in total (770805ms).
[14:53:54.212] <TB0>     INFO: 29960400 events read in total (799270ms).
[14:54:22.668] <TB0>     INFO: 31032000 events read in total (827726ms).
[14:54:51.195] <TB0>     INFO: 32101600 events read in total (856253ms).
[14:55:19.750] <TB0>     INFO: 33169600 events read in total (884808ms).
[14:55:48.239] <TB0>     INFO: 34240200 events read in total (913297ms).
[14:56:16.799] <TB0>     INFO: 35310400 events read in total (941857ms).
[14:56:45.216] <TB0>     INFO: 36379200 events read in total (970274ms).
[14:57:13.861] <TB0>     INFO: 37450600 events read in total (998919ms).
[14:57:42.422] <TB0>     INFO: 38520000 events read in total (1027480ms).
[14:58:10.899] <TB0>     INFO: 39588400 events read in total (1055957ms).
[14:58:39.476] <TB0>     INFO: 40658800 events read in total (1084534ms).
[14:59:07.978] <TB0>     INFO: 41729200 events read in total (1113036ms).
[14:59:36.447] <TB0>     INFO: 42797600 events read in total (1141505ms).
[15:00:04.970] <TB0>     INFO: 43868200 events read in total (1170028ms).
[15:00:33.508] <TB0>     INFO: 44937800 events read in total (1198566ms).
[15:01:02.052] <TB0>     INFO: 46006800 events read in total (1227110ms).
[15:01:30.168] <TB0>     INFO: 47077600 events read in total (1255226ms).
[15:01:58.623] <TB0>     INFO: 48147200 events read in total (1283681ms).
[15:02:26.900] <TB0>     INFO: 49214800 events read in total (1311958ms).
[15:02:55.219] <TB0>     INFO: 50282400 events read in total (1340278ms).
[15:03:23.614] <TB0>     INFO: 51353800 events read in total (1368672ms).
[15:03:52.038] <TB0>     INFO: 52422000 events read in total (1397096ms).
[15:04:20.598] <TB0>     INFO: 53489800 events read in total (1425656ms).
[15:04:48.576] <TB0>     INFO: 54559200 events read in total (1453634ms).
[15:05:16.974] <TB0>     INFO: 55629800 events read in total (1482032ms).
[15:05:45.231] <TB0>     INFO: 56697800 events read in total (1510289ms).
[15:06:13.469] <TB0>     INFO: 57765800 events read in total (1538527ms).
[15:06:41.849] <TB0>     INFO: 58838600 events read in total (1566907ms).
[15:06:48.325] <TB0>     INFO: 59072000 events read in total (1573383ms).
[15:06:48.346] <TB0>     INFO: Test took 1574462ms.
[15:06:48.404] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:48.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:48.541] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:49.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:49.755] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:50.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:50.911] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:52.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:52.077] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:53.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:53.236] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:54.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:54.409] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:55.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:55.581] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:56.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:56.757] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:57.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:57.919] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:59.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:59.099] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:00.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:00.281] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:01.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:01.442] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:02.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:02.606] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:03.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:03.760] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:04.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:04.940] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:06.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:06.101] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:07.263] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505450496
[15:07:07.295] <TB0>     INFO: PixTestScurves::scurves() done 
[15:07:07.295] <TB0>     INFO: Vcal mean:  35.44  35.07  35.06  35.09  35.05  35.10  35.11  35.12  35.13  35.11  35.07  35.05  35.07  35.09  35.11  35.08 
[15:07:07.295] <TB0>     INFO: Vcal RMS:    0.92   0.65   0.66   0.67   0.61   0.93   0.67   0.70   0.65   0.74   0.68   0.69   0.67   0.71   0.65   0.68 
[15:07:07.295] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:07:07.373] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:07:07.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:07:07.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:07:07.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:07:07.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:07:07.373] <TB0>     INFO: ######################################################################
[15:07:07.373] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:07:07.373] <TB0>     INFO: ######################################################################
[15:07:07.376] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:07:07.726] <TB0>     INFO: Expecting 41600 events.
[15:07:11.812] <TB0>     INFO: 41600 events read in total (3362ms).
[15:07:11.812] <TB0>     INFO: Test took 4436ms.
[15:07:11.820] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:11.820] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:07:11.820] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:07:11.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 45, 72] has eff 4/10
[15:07:11.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 45, 72]
[15:07:11.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:07:11.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:07:11.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:07:11.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:07:12.168] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:12.516] <TB0>     INFO: Expecting 41600 events.
[15:07:16.661] <TB0>     INFO: 41600 events read in total (3430ms).
[15:07:16.662] <TB0>     INFO: Test took 4493ms.
[15:07:16.669] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:16.669] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:16.670] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:07:16.674] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 239.801
[15:07:16.674] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 240
[15:07:16.674] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.956
[15:07:16.674] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.536
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 195
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.335
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 191
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.886
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 184
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.298
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 167
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.496
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 184
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.542
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:07:16.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.029
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 157
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.381
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.28
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.102
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 192
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.359
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 190
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.628
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 180
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.562
[15:07:16.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 189
[15:07:16.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.962
[15:07:16.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[15:07:16.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:07:16.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:07:16.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:07:16.759] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:17.104] <TB0>     INFO: Expecting 41600 events.
[15:07:21.236] <TB0>     INFO: 41600 events read in total (3418ms).
[15:07:21.236] <TB0>     INFO: Test took 4477ms.
[15:07:21.244] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:21.244] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:21.244] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:07:21.248] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:07:21.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 8
[15:07:21.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 193.773
[15:07:21.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 193
[15:07:21.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9773
[15:07:21.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 90
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 104.808
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 105
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6635
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 89
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4827
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 84
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8692
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 58
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7865
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 80
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.718
[15:07:21.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 89
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.3023
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 53
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0412
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 61
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.935
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.599
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,66] phvalue 91
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6789
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 85
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0477
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[15:07:21.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7976
[15:07:21.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 86
[15:07:21.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2388
[15:07:21.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[15:07:21.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 0 0
[15:07:21.657] <TB0>     INFO: Expecting 2560 events.
[15:07:22.615] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:22.616] <TB0>     INFO: Test took 1363ms.
[15:07:22.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:22.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 1 1
[15:07:23.123] <TB0>     INFO: Expecting 2560 events.
[15:07:24.080] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:24.081] <TB0>     INFO: Test took 1465ms.
[15:07:24.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:24.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[15:07:24.589] <TB0>     INFO: Expecting 2560 events.
[15:07:25.547] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:25.547] <TB0>     INFO: Test took 1466ms.
[15:07:25.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:25.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 3 3
[15:07:26.055] <TB0>     INFO: Expecting 2560 events.
[15:07:27.014] <TB0>     INFO: 2560 events read in total (244ms).
[15:07:27.014] <TB0>     INFO: Test took 1466ms.
[15:07:27.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:27.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 4 4
[15:07:27.522] <TB0>     INFO: Expecting 2560 events.
[15:07:28.482] <TB0>     INFO: 2560 events read in total (244ms).
[15:07:28.482] <TB0>     INFO: Test took 1468ms.
[15:07:28.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:28.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 5 5
[15:07:28.990] <TB0>     INFO: Expecting 2560 events.
[15:07:29.950] <TB0>     INFO: 2560 events read in total (245ms).
[15:07:29.950] <TB0>     INFO: Test took 1467ms.
[15:07:29.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:29.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 6 6
[15:07:30.458] <TB0>     INFO: Expecting 2560 events.
[15:07:31.417] <TB0>     INFO: 2560 events read in total (244ms).
[15:07:31.417] <TB0>     INFO: Test took 1466ms.
[15:07:31.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:31.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[15:07:31.925] <TB0>     INFO: Expecting 2560 events.
[15:07:32.881] <TB0>     INFO: 2560 events read in total (241ms).
[15:07:32.882] <TB0>     INFO: Test took 1464ms.
[15:07:32.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:32.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 8 8
[15:07:33.389] <TB0>     INFO: Expecting 2560 events.
[15:07:34.347] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:34.348] <TB0>     INFO: Test took 1466ms.
[15:07:34.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:34.348] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[15:07:34.855] <TB0>     INFO: Expecting 2560 events.
[15:07:35.813] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:35.813] <TB0>     INFO: Test took 1465ms.
[15:07:35.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:35.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[15:07:36.320] <TB0>     INFO: Expecting 2560 events.
[15:07:37.278] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:37.279] <TB0>     INFO: Test took 1466ms.
[15:07:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:37.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 66, 11 11
[15:07:37.787] <TB0>     INFO: Expecting 2560 events.
[15:07:38.744] <TB0>     INFO: 2560 events read in total (243ms).
[15:07:38.744] <TB0>     INFO: Test took 1465ms.
[15:07:38.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:38.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 12 12
[15:07:39.251] <TB0>     INFO: Expecting 2560 events.
[15:07:40.212] <TB0>     INFO: 2560 events read in total (246ms).
[15:07:40.212] <TB0>     INFO: Test took 1468ms.
[15:07:40.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:40.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[15:07:40.720] <TB0>     INFO: Expecting 2560 events.
[15:07:41.676] <TB0>     INFO: 2560 events read in total (241ms).
[15:07:41.676] <TB0>     INFO: Test took 1462ms.
[15:07:41.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:41.677] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[15:07:42.185] <TB0>     INFO: Expecting 2560 events.
[15:07:43.142] <TB0>     INFO: 2560 events read in total (242ms).
[15:07:43.143] <TB0>     INFO: Test took 1466ms.
[15:07:43.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:43.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[15:07:43.651] <TB0>     INFO: Expecting 2560 events.
[15:07:44.609] <TB0>     INFO: 2560 events read in total (244ms).
[15:07:44.609] <TB0>     INFO: Test took 1466ms.
[15:07:44.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:07:44.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:07:44.612] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:45.118] <TB0>     INFO: Expecting 655360 events.
[15:07:56.910] <TB0>     INFO: 655360 events read in total (11077ms).
[15:07:56.920] <TB0>     INFO: Expecting 655360 events.
[15:08:08.391] <TB0>     INFO: 655360 events read in total (10911ms).
[15:08:08.406] <TB0>     INFO: Expecting 655360 events.
[15:08:19.860] <TB0>     INFO: 655360 events read in total (10897ms).
[15:08:19.880] <TB0>     INFO: Expecting 655360 events.
[15:08:31.554] <TB0>     INFO: 655360 events read in total (11126ms).
[15:08:31.582] <TB0>     INFO: Expecting 655360 events.
[15:08:43.262] <TB0>     INFO: 655360 events read in total (11139ms).
[15:08:43.291] <TB0>     INFO: Expecting 655360 events.
[15:08:55.019] <TB0>     INFO: 655360 events read in total (11196ms).
[15:08:55.051] <TB0>     INFO: Expecting 655360 events.
[15:09:06.674] <TB0>     INFO: 655360 events read in total (11091ms).
[15:09:06.710] <TB0>     INFO: Expecting 655360 events.
[15:09:18.391] <TB0>     INFO: 655360 events read in total (11155ms).
[15:09:18.433] <TB0>     INFO: Expecting 655360 events.
[15:09:30.082] <TB0>     INFO: 655360 events read in total (11123ms).
[15:09:30.131] <TB0>     INFO: Expecting 655360 events.
[15:09:41.821] <TB0>     INFO: 655360 events read in total (11164ms).
[15:09:41.869] <TB0>     INFO: Expecting 655360 events.
[15:09:53.531] <TB0>     INFO: 655360 events read in total (11136ms).
[15:09:53.583] <TB0>     INFO: Expecting 655360 events.
[15:10:05.319] <TB0>     INFO: 655360 events read in total (11209ms).
[15:10:05.378] <TB0>     INFO: Expecting 655360 events.
[15:10:17.129] <TB0>     INFO: 655360 events read in total (11224ms).
[15:10:17.194] <TB0>     INFO: Expecting 655360 events.
[15:10:28.902] <TB0>     INFO: 655360 events read in total (11182ms).
[15:10:28.977] <TB0>     INFO: Expecting 655360 events.
[15:10:40.647] <TB0>     INFO: 655360 events read in total (11144ms).
[15:10:40.718] <TB0>     INFO: Expecting 655360 events.
[15:10:52.399] <TB0>     INFO: 655360 events read in total (11155ms).
[15:10:52.472] <TB0>     INFO: Test took 187860ms.
[15:10:52.565] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:52.872] <TB0>     INFO: Expecting 655360 events.
[15:11:04.706] <TB0>     INFO: 655360 events read in total (11119ms).
[15:11:04.717] <TB0>     INFO: Expecting 655360 events.
[15:11:16.386] <TB0>     INFO: 655360 events read in total (11107ms).
[15:11:16.401] <TB0>     INFO: Expecting 655360 events.
[15:11:28.092] <TB0>     INFO: 655360 events read in total (11129ms).
[15:11:28.112] <TB0>     INFO: Expecting 655360 events.
[15:11:39.747] <TB0>     INFO: 655360 events read in total (11089ms).
[15:11:39.774] <TB0>     INFO: Expecting 655360 events.
[15:11:51.341] <TB0>     INFO: 655360 events read in total (11027ms).
[15:11:51.370] <TB0>     INFO: Expecting 655360 events.
[15:12:02.820] <TB0>     INFO: 655360 events read in total (10910ms).
[15:12:02.854] <TB0>     INFO: Expecting 655360 events.
[15:12:14.302] <TB0>     INFO: 655360 events read in total (10904ms).
[15:12:14.338] <TB0>     INFO: Expecting 655360 events.
[15:12:25.839] <TB0>     INFO: 655360 events read in total (10961ms).
[15:12:25.881] <TB0>     INFO: Expecting 655360 events.
[15:12:37.605] <TB0>     INFO: 655360 events read in total (11197ms).
[15:12:37.650] <TB0>     INFO: Expecting 655360 events.
[15:12:49.344] <TB0>     INFO: 655360 events read in total (11167ms).
[15:12:49.394] <TB0>     INFO: Expecting 655360 events.
[15:13:01.015] <TB0>     INFO: 655360 events read in total (11095ms).
[15:13:01.067] <TB0>     INFO: Expecting 655360 events.
[15:13:12.691] <TB0>     INFO: 655360 events read in total (11097ms).
[15:13:12.748] <TB0>     INFO: Expecting 655360 events.
[15:13:24.422] <TB0>     INFO: 655360 events read in total (11148ms).
[15:13:24.485] <TB0>     INFO: Expecting 655360 events.
[15:13:36.185] <TB0>     INFO: 655360 events read in total (11174ms).
[15:13:36.254] <TB0>     INFO: Expecting 655360 events.
[15:13:47.908] <TB0>     INFO: 655360 events read in total (11128ms).
[15:13:47.980] <TB0>     INFO: Expecting 655360 events.
[15:13:59.639] <TB0>     INFO: 655360 events read in total (11132ms).
[15:13:59.716] <TB0>     INFO: Test took 187151ms.
[15:13:59.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.891] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:13:59.891] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.891] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:13:59.891] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:13:59.892] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.893] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:13:59.893] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.893] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:13:59.893] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.893] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:13:59.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:13:59.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:13:59.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:13:59.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.896] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:13:59.896] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.896] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:13:59.896] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:59.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:13:59.897] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.904] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.911] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.918] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.925] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.932] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.939] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.946] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.953] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.960] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.967] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.973] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:13:59.981] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:13:59.987] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:13:59.995] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:59.001] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:00.008] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:00.015] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:00.022] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:00.029] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:00.036] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:00.043] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:00.050] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:00.057] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:14:00.064] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:00.071] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:00.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:14:00.114] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:00.114] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:00.114] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:00.114] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:00.115] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:00.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:00.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:00.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:00.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:00.485] <TB0>     INFO: Expecting 41600 events.
[15:14:04.330] <TB0>     INFO: 41600 events read in total (3130ms).
[15:14:04.331] <TB0>     INFO: Test took 4208ms.
[15:14:04.981] <TB0>     INFO: Expecting 41600 events.
[15:14:08.820] <TB0>     INFO: 41600 events read in total (3123ms).
[15:14:08.821] <TB0>     INFO: Test took 4191ms.
[15:14:09.471] <TB0>     INFO: Expecting 41600 events.
[15:14:13.330] <TB0>     INFO: 41600 events read in total (3144ms).
[15:14:13.331] <TB0>     INFO: Test took 4206ms.
[15:14:13.633] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:13.765] <TB0>     INFO: Expecting 2560 events.
[15:14:14.724] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:14.725] <TB0>     INFO: Test took 1093ms.
[15:14:14.727] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:15.235] <TB0>     INFO: Expecting 2560 events.
[15:14:16.194] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:16.195] <TB0>     INFO: Test took 1468ms.
[15:14:16.197] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:16.703] <TB0>     INFO: Expecting 2560 events.
[15:14:17.663] <TB0>     INFO: 2560 events read in total (245ms).
[15:14:17.664] <TB0>     INFO: Test took 1467ms.
[15:14:17.666] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:18.172] <TB0>     INFO: Expecting 2560 events.
[15:14:19.134] <TB0>     INFO: 2560 events read in total (247ms).
[15:14:19.134] <TB0>     INFO: Test took 1468ms.
[15:14:19.136] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:19.643] <TB0>     INFO: Expecting 2560 events.
[15:14:20.600] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:20.601] <TB0>     INFO: Test took 1465ms.
[15:14:20.603] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:21.109] <TB0>     INFO: Expecting 2560 events.
[15:14:22.068] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:22.068] <TB0>     INFO: Test took 1465ms.
[15:14:22.071] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:22.576] <TB0>     INFO: Expecting 2560 events.
[15:14:23.535] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:23.536] <TB0>     INFO: Test took 1465ms.
[15:14:23.538] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:24.045] <TB0>     INFO: Expecting 2560 events.
[15:14:25.006] <TB0>     INFO: 2560 events read in total (246ms).
[15:14:25.007] <TB0>     INFO: Test took 1469ms.
[15:14:25.008] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:25.515] <TB0>     INFO: Expecting 2560 events.
[15:14:26.471] <TB0>     INFO: 2560 events read in total (241ms).
[15:14:26.472] <TB0>     INFO: Test took 1464ms.
[15:14:26.475] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:26.980] <TB0>     INFO: Expecting 2560 events.
[15:14:27.937] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:27.937] <TB0>     INFO: Test took 1462ms.
[15:14:27.939] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:28.445] <TB0>     INFO: Expecting 2560 events.
[15:14:29.418] <TB0>     INFO: 2560 events read in total (257ms).
[15:14:29.418] <TB0>     INFO: Test took 1480ms.
[15:14:29.422] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:29.930] <TB0>     INFO: Expecting 2560 events.
[15:14:30.888] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:30.888] <TB0>     INFO: Test took 1466ms.
[15:14:30.890] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:31.398] <TB0>     INFO: Expecting 2560 events.
[15:14:32.355] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:32.356] <TB0>     INFO: Test took 1466ms.
[15:14:32.360] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:32.865] <TB0>     INFO: Expecting 2560 events.
[15:14:33.822] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:33.822] <TB0>     INFO: Test took 1462ms.
[15:14:33.824] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:34.330] <TB0>     INFO: Expecting 2560 events.
[15:14:35.287] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:35.288] <TB0>     INFO: Test took 1464ms.
[15:14:35.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:35.796] <TB0>     INFO: Expecting 2560 events.
[15:14:36.756] <TB0>     INFO: 2560 events read in total (245ms).
[15:14:36.757] <TB0>     INFO: Test took 1464ms.
[15:14:36.758] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:37.265] <TB0>     INFO: Expecting 2560 events.
[15:14:38.221] <TB0>     INFO: 2560 events read in total (241ms).
[15:14:38.221] <TB0>     INFO: Test took 1463ms.
[15:14:38.223] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:38.733] <TB0>     INFO: Expecting 2560 events.
[15:14:39.690] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:39.690] <TB0>     INFO: Test took 1467ms.
[15:14:39.692] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:40.199] <TB0>     INFO: Expecting 2560 events.
[15:14:41.160] <TB0>     INFO: 2560 events read in total (247ms).
[15:14:41.160] <TB0>     INFO: Test took 1468ms.
[15:14:41.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:41.669] <TB0>     INFO: Expecting 2560 events.
[15:14:42.626] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:42.626] <TB0>     INFO: Test took 1464ms.
[15:14:42.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:43.137] <TB0>     INFO: Expecting 2560 events.
[15:14:44.094] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:44.095] <TB0>     INFO: Test took 1466ms.
[15:14:44.097] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:44.606] <TB0>     INFO: Expecting 2560 events.
[15:14:45.564] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:45.564] <TB0>     INFO: Test took 1467ms.
[15:14:45.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:46.076] <TB0>     INFO: Expecting 2560 events.
[15:14:47.042] <TB0>     INFO: 2560 events read in total (250ms).
[15:14:47.043] <TB0>     INFO: Test took 1477ms.
[15:14:47.044] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:47.551] <TB0>     INFO: Expecting 2560 events.
[15:14:48.509] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:48.509] <TB0>     INFO: Test took 1465ms.
[15:14:48.511] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:49.018] <TB0>     INFO: Expecting 2560 events.
[15:14:49.978] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:49.978] <TB0>     INFO: Test took 1467ms.
[15:14:49.981] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:50.487] <TB0>     INFO: Expecting 2560 events.
[15:14:51.446] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:51.446] <TB0>     INFO: Test took 1466ms.
[15:14:51.449] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:51.955] <TB0>     INFO: Expecting 2560 events.
[15:14:52.911] <TB0>     INFO: 2560 events read in total (241ms).
[15:14:52.912] <TB0>     INFO: Test took 1464ms.
[15:14:52.914] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:53.420] <TB0>     INFO: Expecting 2560 events.
[15:14:54.378] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:54.378] <TB0>     INFO: Test took 1464ms.
[15:14:54.382] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:54.889] <TB0>     INFO: Expecting 2560 events.
[15:14:55.847] <TB0>     INFO: 2560 events read in total (243ms).
[15:14:55.847] <TB0>     INFO: Test took 1466ms.
[15:14:55.851] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:56.356] <TB0>     INFO: Expecting 2560 events.
[15:14:57.315] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:57.315] <TB0>     INFO: Test took 1464ms.
[15:14:57.317] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:57.823] <TB0>     INFO: Expecting 2560 events.
[15:14:58.780] <TB0>     INFO: 2560 events read in total (242ms).
[15:14:58.781] <TB0>     INFO: Test took 1464ms.
[15:14:58.783] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:59.289] <TB0>     INFO: Expecting 2560 events.
[15:15:00.246] <TB0>     INFO: 2560 events read in total (242ms).
[15:15:00.247] <TB0>     INFO: Test took 1464ms.
[15:15:01.253] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:15:01.254] <TB0>     INFO: PH scale (per ROC):    73  80  78  80  80  65  79  78  74  81  80  78  80  82  79  72
[15:15:01.254] <TB0>     INFO: PH offset (per ROC):   80 159 147 160 163 196 167 160 195 181 174 158 165 176 164 175
[15:15:01.428] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:15:01.433] <TB0>     INFO: ######################################################################
[15:15:01.433] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:15:01.433] <TB0>     INFO: ######################################################################
[15:15:01.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:15:01.444] <TB0>     INFO: scanning low vcal = 10
[15:15:01.789] <TB0>     INFO: Expecting 41600 events.
[15:15:05.514] <TB0>     INFO: 41600 events read in total (3010ms).
[15:15:05.515] <TB0>     INFO: Test took 4071ms.
[15:15:05.516] <TB0>     INFO: scanning low vcal = 20
[15:15:06.023] <TB0>     INFO: Expecting 41600 events.
[15:15:09.730] <TB0>     INFO: 41600 events read in total (2993ms).
[15:15:09.730] <TB0>     INFO: Test took 4214ms.
[15:15:09.732] <TB0>     INFO: scanning low vcal = 30
[15:15:10.252] <TB0>     INFO: Expecting 41600 events.
[15:15:13.967] <TB0>     INFO: 41600 events read in total (3000ms).
[15:15:13.968] <TB0>     INFO: Test took 4236ms.
[15:15:13.969] <TB0>     INFO: scanning low vcal = 40
[15:15:14.474] <TB0>     INFO: Expecting 41600 events.
[15:15:18.694] <TB0>     INFO: 41600 events read in total (3505ms).
[15:15:18.695] <TB0>     INFO: Test took 4726ms.
[15:15:18.698] <TB0>     INFO: scanning low vcal = 50
[15:15:19.118] <TB0>     INFO: Expecting 41600 events.
[15:15:23.359] <TB0>     INFO: 41600 events read in total (3526ms).
[15:15:23.362] <TB0>     INFO: Test took 4664ms.
[15:15:23.367] <TB0>     INFO: scanning low vcal = 60
[15:15:23.781] <TB0>     INFO: Expecting 41600 events.
[15:15:28.012] <TB0>     INFO: 41600 events read in total (3516ms).
[15:15:28.013] <TB0>     INFO: Test took 4646ms.
[15:15:28.016] <TB0>     INFO: scanning low vcal = 70
[15:15:28.434] <TB0>     INFO: Expecting 41600 events.
[15:15:32.706] <TB0>     INFO: 41600 events read in total (3557ms).
[15:15:32.706] <TB0>     INFO: Test took 4690ms.
[15:15:32.709] <TB0>     INFO: scanning low vcal = 80
[15:15:33.130] <TB0>     INFO: Expecting 41600 events.
[15:15:37.426] <TB0>     INFO: 41600 events read in total (3581ms).
[15:15:37.427] <TB0>     INFO: Test took 4718ms.
[15:15:37.430] <TB0>     INFO: scanning low vcal = 90
[15:15:37.846] <TB0>     INFO: Expecting 41600 events.
[15:15:42.131] <TB0>     INFO: 41600 events read in total (3570ms).
[15:15:42.132] <TB0>     INFO: Test took 4702ms.
[15:15:42.136] <TB0>     INFO: scanning low vcal = 100
[15:15:42.553] <TB0>     INFO: Expecting 41600 events.
[15:15:46.981] <TB0>     INFO: 41600 events read in total (3713ms).
[15:15:46.982] <TB0>     INFO: Test took 4846ms.
[15:15:46.985] <TB0>     INFO: scanning low vcal = 110
[15:15:47.403] <TB0>     INFO: Expecting 41600 events.
[15:15:51.702] <TB0>     INFO: 41600 events read in total (3584ms).
[15:15:51.702] <TB0>     INFO: Test took 4717ms.
[15:15:51.706] <TB0>     INFO: scanning low vcal = 120
[15:15:52.121] <TB0>     INFO: Expecting 41600 events.
[15:15:56.414] <TB0>     INFO: 41600 events read in total (3574ms).
[15:15:56.414] <TB0>     INFO: Test took 4708ms.
[15:15:56.418] <TB0>     INFO: scanning low vcal = 130
[15:15:56.836] <TB0>     INFO: Expecting 41600 events.
[15:16:01.120] <TB0>     INFO: 41600 events read in total (3569ms).
[15:16:01.121] <TB0>     INFO: Test took 4703ms.
[15:16:01.124] <TB0>     INFO: scanning low vcal = 140
[15:16:01.540] <TB0>     INFO: Expecting 41600 events.
[15:16:05.803] <TB0>     INFO: 41600 events read in total (3548ms).
[15:16:05.804] <TB0>     INFO: Test took 4680ms.
[15:16:05.807] <TB0>     INFO: scanning low vcal = 150
[15:16:06.225] <TB0>     INFO: Expecting 41600 events.
[15:16:10.488] <TB0>     INFO: 41600 events read in total (3548ms).
[15:16:10.489] <TB0>     INFO: Test took 4682ms.
[15:16:10.492] <TB0>     INFO: scanning low vcal = 160
[15:16:10.911] <TB0>     INFO: Expecting 41600 events.
[15:16:15.176] <TB0>     INFO: 41600 events read in total (3550ms).
[15:16:15.177] <TB0>     INFO: Test took 4685ms.
[15:16:15.180] <TB0>     INFO: scanning low vcal = 170
[15:16:15.602] <TB0>     INFO: Expecting 41600 events.
[15:16:19.869] <TB0>     INFO: 41600 events read in total (3552ms).
[15:16:19.869] <TB0>     INFO: Test took 4689ms.
[15:16:19.873] <TB0>     INFO: scanning low vcal = 180
[15:16:20.286] <TB0>     INFO: Expecting 41600 events.
[15:16:24.554] <TB0>     INFO: 41600 events read in total (3553ms).
[15:16:24.555] <TB0>     INFO: Test took 4682ms.
[15:16:24.557] <TB0>     INFO: scanning low vcal = 190
[15:16:24.973] <TB0>     INFO: Expecting 41600 events.
[15:16:29.244] <TB0>     INFO: 41600 events read in total (3556ms).
[15:16:29.244] <TB0>     INFO: Test took 4686ms.
[15:16:29.248] <TB0>     INFO: scanning low vcal = 200
[15:16:29.664] <TB0>     INFO: Expecting 41600 events.
[15:16:33.928] <TB0>     INFO: 41600 events read in total (3549ms).
[15:16:33.928] <TB0>     INFO: Test took 4680ms.
[15:16:33.931] <TB0>     INFO: scanning low vcal = 210
[15:16:34.346] <TB0>     INFO: Expecting 41600 events.
[15:16:38.606] <TB0>     INFO: 41600 events read in total (3545ms).
[15:16:38.607] <TB0>     INFO: Test took 4676ms.
[15:16:38.610] <TB0>     INFO: scanning low vcal = 220
[15:16:39.024] <TB0>     INFO: Expecting 41600 events.
[15:16:43.302] <TB0>     INFO: 41600 events read in total (3563ms).
[15:16:43.303] <TB0>     INFO: Test took 4693ms.
[15:16:43.305] <TB0>     INFO: scanning low vcal = 230
[15:16:43.722] <TB0>     INFO: Expecting 41600 events.
[15:16:47.990] <TB0>     INFO: 41600 events read in total (3553ms).
[15:16:47.993] <TB0>     INFO: Test took 4687ms.
[15:16:47.995] <TB0>     INFO: scanning low vcal = 240
[15:16:48.409] <TB0>     INFO: Expecting 41600 events.
[15:16:52.680] <TB0>     INFO: 41600 events read in total (3556ms).
[15:16:52.681] <TB0>     INFO: Test took 4686ms.
[15:16:52.684] <TB0>     INFO: scanning low vcal = 250
[15:16:53.102] <TB0>     INFO: Expecting 41600 events.
[15:16:57.368] <TB0>     INFO: 41600 events read in total (3551ms).
[15:16:57.369] <TB0>     INFO: Test took 4685ms.
[15:16:57.373] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:16:57.792] <TB0>     INFO: Expecting 41600 events.
[15:17:02.045] <TB0>     INFO: 41600 events read in total (3538ms).
[15:17:02.046] <TB0>     INFO: Test took 4673ms.
[15:17:02.049] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:17:02.467] <TB0>     INFO: Expecting 41600 events.
[15:17:06.737] <TB0>     INFO: 41600 events read in total (3555ms).
[15:17:06.738] <TB0>     INFO: Test took 4689ms.
[15:17:06.742] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:17:07.159] <TB0>     INFO: Expecting 41600 events.
[15:17:11.408] <TB0>     INFO: 41600 events read in total (3534ms).
[15:17:11.408] <TB0>     INFO: Test took 4666ms.
[15:17:11.411] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:17:11.828] <TB0>     INFO: Expecting 41600 events.
[15:17:16.098] <TB0>     INFO: 41600 events read in total (3555ms).
[15:17:16.099] <TB0>     INFO: Test took 4688ms.
[15:17:16.101] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:17:16.522] <TB0>     INFO: Expecting 41600 events.
[15:17:20.803] <TB0>     INFO: 41600 events read in total (3566ms).
[15:17:20.803] <TB0>     INFO: Test took 4701ms.
[15:17:21.343] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:17:21.347] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:17:21.348] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:17:21.349] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:17:21.349] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:17:21.349] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:17:21.349] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:17:21.349] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:17:21.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:17:21.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:17:21.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:17:21.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:17:59.155] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:17:59.155] <TB0>     INFO: non-linearity mean:  0.923 0.964 0.950 0.951 0.962 0.962 0.947 0.955 0.950 0.956 0.965 0.954 0.958 0.962 0.949 0.951
[15:17:59.155] <TB0>     INFO: non-linearity RMS:   0.013 0.005 0.006 0.006 0.005 0.006 0.007 0.006 0.008 0.007 0.004 0.006 0.005 0.005 0.005 0.006
[15:17:59.155] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:17:59.178] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:17:59.200] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:17:59.223] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:17:59.245] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:17:59.268] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:17:59.290] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:17:59.313] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:17:59.335] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:17:59.358] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:17:59.380] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:17:59.403] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:17:59.425] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:17:59.448] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:17:59.470] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:17:59.493] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-04_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:17:59.515] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:17:59.515] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:17:59.523] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:17:59.523] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:17:59.526] <TB0>     INFO: ######################################################################
[15:17:59.526] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:17:59.526] <TB0>     INFO: ######################################################################
[15:17:59.530] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:17:59.540] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:59.540] <TB0>     INFO:     run 1 of 1
[15:17:59.540] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:59.883] <TB0>     INFO: Expecting 3120000 events.
[15:18:49.028] <TB0>     INFO: 1310050 events read in total (48430ms).
[15:19:39.931] <TB0>     INFO: 2618750 events read in total (99334ms).
[15:19:59.403] <TB0>     INFO: 3120000 events read in total (118805ms).
[15:19:59.434] <TB0>     INFO: Test took 119894ms.
[15:19:59.515] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:59.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:00.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:02.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:03.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:04.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:06.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:07.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:08.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:10.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:11.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:13.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:14.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:16.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:17.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:18.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:20.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:21.890] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394985472
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 41.5548, RMS = 1.18726
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 48
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 40.7402, RMS = 1.37551
[15:20:21.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 48
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4955, RMS = 1.03052
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5802, RMS = 1.1204
[15:20:21.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4243, RMS = 1.55986
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0568, RMS = 1.63081
[15:20:21.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8844, RMS = 1.42858
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4464, RMS = 1.40022
[15:20:21.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1818, RMS = 0.930797
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0737, RMS = 1.04931
[15:20:21.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7604, RMS = 1.30183
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8368, RMS = 1.48059
[15:20:21.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0657, RMS = 0.851112
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7679, RMS = 1.44161
[15:20:21.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3816, RMS = 1.64195
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.845, RMS = 1.892
[15:20:21.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7984, RMS = 1.28604
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8641, RMS = 1.14607
[15:20:21.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1262, RMS = 1.12888
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1368, RMS = 1.52979
[15:20:21.931] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.225, RMS = 0.979864
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7588, RMS = 1.44992
[15:20:21.932] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9855, RMS = 0.861342
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.594, RMS = 0.983617
[15:20:21.933] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4163, RMS = 1.55837
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4563, RMS = 2.05816
[15:20:21.935] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7035, RMS = 0.931267
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5255, RMS = 1.28829
[15:20:21.936] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4467, RMS = 1.21119
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4236, RMS = 1.18881
[15:20:21.937] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2282, RMS = 1.45141
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8482, RMS = 1.08852
[15:20:21.938] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:20:21.941] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:20:21.941] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    0    2    0    0    0    0    0
[15:20:21.941] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:20:22.037] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:20:22.037] <TB0>     INFO: enter test to run
[15:20:22.037] <TB0>     INFO:   test:  no parameter change
[15:20:22.038] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381.9mA
[15:20:22.038] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:20:22.038] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:20:22.039] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:20:22.382] <TB0>    QUIET: Connection to board 133 closed.
[15:20:22.383] <TB0>     INFO: pXar: this is the end, my friend
[15:20:22.383] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
