<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/c1_LIRAssembler_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_FrameMap_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/c1_LIRAssembler_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
1180     offset = load(src, disp_reg, to_reg, type, wide);
1181   }
1182 
1183   if (patch != NULL) {
1184     patching_epilog(patch, patch_code, src, info);
1185   }
1186   if (info != NULL &amp;&amp; !needs_explicit_null_check) {
1187     add_debug_info_for_null_check(offset, info);
1188   }
1189 }
1190 
1191 
1192 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1193   Address addr;
1194   if (src-&gt;is_single_word()) {
1195     addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1196   } else if (src-&gt;is_double_word())  {
1197     addr = frame_map()-&gt;address_for_double_slot(src-&gt;double_stack_ix());
1198   }
1199 
<span class="line-modified">1200   bool unaligned = (addr.disp() - STACK_BIAS) % 8 != 0;</span>
1201   load(addr.base(), addr.disp(), dest, dest-&gt;type(), true /*wide*/, unaligned);
1202 }
1203 
1204 
1205 void LIR_Assembler::reg2stack(LIR_Opr from_reg, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
1206   Address addr;
1207   if (dest-&gt;is_single_word()) {
1208     addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
1209   } else if (dest-&gt;is_double_word())  {
1210     addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
1211   }
<span class="line-modified">1212   bool unaligned = (addr.disp() - STACK_BIAS) % 8 != 0;</span>
1213   store(from_reg, addr.base(), addr.disp(), from_reg-&gt;type(), true /*wide*/, unaligned);
1214 }
1215 
1216 
1217 void LIR_Assembler::reg2reg(LIR_Opr from_reg, LIR_Opr to_reg) {
1218   if (from_reg-&gt;is_float_kind() &amp;&amp; to_reg-&gt;is_float_kind()) {
1219     if (from_reg-&gt;is_double_fpu()) {
1220       // double to double moves
1221       assert(to_reg-&gt;is_double_fpu(), &quot;should match&quot;);
1222       __ fmr_if_needed(to_reg-&gt;as_double_reg(), from_reg-&gt;as_double_reg());
1223     } else {
1224       // float to float moves
1225       assert(to_reg-&gt;is_single_fpu(), &quot;should match&quot;);
1226       __ fmr_if_needed(to_reg-&gt;as_float_reg(), from_reg-&gt;as_float_reg());
1227     }
1228   } else if (!from_reg-&gt;is_float_kind() &amp;&amp; !to_reg-&gt;is_float_kind()) {
1229     if (from_reg-&gt;is_double_cpu()) {
1230       __ mr_if_needed(to_reg-&gt;as_pointer_register(), from_reg-&gt;as_pointer_register());
1231     } else if (to_reg-&gt;is_double_cpu()) {
1232       // int to int moves
</pre>
<hr />
<pre>
3069     if (!TypeEntries::was_null_seen(current_klass)) {
3070       __ cmpdi(CCR0, obj, 0);
3071       __ bne(CCR0, Lupdate);
3072       __ ld(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3073       __ ori(R0, R0, TypeEntries::null_seen);
3074       if (do_update) {
3075         __ b(Ldo_update);
3076       } else {
3077         __ std(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3078       }
3079     } else {
3080       if (do_update) {
3081         __ cmpdi(CCR0, obj, 0);
3082         __ beq(CCR0, Ldone);
3083       }
3084     }
3085 #ifdef ASSERT
3086   } else {
3087     __ cmpdi(CCR0, obj, 0);
3088     __ bne(CCR0, Lupdate);
<span class="line-modified">3089     __ stop(&quot;unexpect null obj&quot;, 0x9652);</span>
3090 #endif
3091   }
3092 
3093   __ bind(Lupdate);
3094   if (do_update) {
3095     Label Lnext;
3096     const Register klass = R29_TOC; // kill and reload
3097     bool klass_reg_used = false;
3098 #ifdef ASSERT
3099     if (exact_klass != NULL) {
3100       Label ok;
3101       klass_reg_used = true;
3102       __ load_klass(klass, obj);
3103       metadata2reg(exact_klass-&gt;constant_encoding(), R0);
3104       __ cmpd(CCR0, klass, R0);
3105       __ beq(CCR0, ok);
<span class="line-modified">3106       __ stop(&quot;exact klass and actual klass differ&quot;, 0x8564);</span>
3107       __ bind(ok);
3108     }
3109 #endif
3110 
3111     if (!no_conflict) {
3112       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3113         klass_reg_used = true;
3114         if (exact_klass != NULL) {
3115           __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3116           metadata2reg(exact_klass-&gt;constant_encoding(), klass);
3117         } else {
3118           __ load_klass(klass, obj);
3119           __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register()); // may kill obj
3120         }
3121 
3122         // Like InterpreterMacroAssembler::profile_obj_type
3123         __ clrrdi(R0, tmp, exact_log2(-TypeEntries::type_klass_mask));
3124         // Basically same as andi(R0, tmp, TypeEntries::type_klass_mask);
3125         __ cmpd(CCR1, R0, klass);
3126         // Klass seen before, nothing to do (regardless of unknown bit).
</pre>
<hr />
<pre>
3153     } else {
3154       // There&#39;s a single possible klass at this profile point
3155       assert(exact_klass != NULL, &quot;should be&quot;);
3156       __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3157 
3158       if (TypeEntries::is_type_none(current_klass)) {
3159         klass_reg_used = true;
3160         metadata2reg(exact_klass-&gt;constant_encoding(), klass);
3161 
3162         __ clrrdi(R0, tmp, exact_log2(-TypeEntries::type_klass_mask));
3163         // Basically same as andi(R0, tmp, TypeEntries::type_klass_mask);
3164         __ cmpd(CCR1, R0, klass);
3165         // Klass seen before, nothing to do (regardless of unknown bit).
3166         __ beq(CCR1, Lnext);
3167 #ifdef ASSERT
3168         {
3169           Label ok;
3170           __ clrrdi_(R0, tmp, exact_log2(-TypeEntries::type_mask));
3171           __ beq(CCR0, ok); // First time here.
3172 
<span class="line-modified">3173           __ stop(&quot;unexpected profiling mismatch&quot;, 0x7865);</span>
3174           __ bind(ok);
3175         }
3176 #endif
3177         // First time here. Set profile type.
3178         __ orr(R0, klass, tmp); // Combine klass and null_seen bit (only used if (tmp &amp; type_mask)==0).
3179       } else {
3180         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3181                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3182 
3183         // Already unknown. Nothing to do anymore.
3184         __ andi_(R0, tmp, TypeEntries::type_unknown);
3185         __ bne(CCR0, Lnext);
3186 
3187         // Different than before. Cannot keep accurate profile.
3188         __ ori(R0, tmp, TypeEntries::type_unknown);
3189       }
3190     }
3191 
3192     __ bind(Ldo_update);
3193     __ std(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
</pre>
</td>
<td>
<hr />
<pre>
1180     offset = load(src, disp_reg, to_reg, type, wide);
1181   }
1182 
1183   if (patch != NULL) {
1184     patching_epilog(patch, patch_code, src, info);
1185   }
1186   if (info != NULL &amp;&amp; !needs_explicit_null_check) {
1187     add_debug_info_for_null_check(offset, info);
1188   }
1189 }
1190 
1191 
1192 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1193   Address addr;
1194   if (src-&gt;is_single_word()) {
1195     addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1196   } else if (src-&gt;is_double_word())  {
1197     addr = frame_map()-&gt;address_for_double_slot(src-&gt;double_stack_ix());
1198   }
1199 
<span class="line-modified">1200   bool unaligned = addr.disp() % 8 != 0;</span>
1201   load(addr.base(), addr.disp(), dest, dest-&gt;type(), true /*wide*/, unaligned);
1202 }
1203 
1204 
1205 void LIR_Assembler::reg2stack(LIR_Opr from_reg, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
1206   Address addr;
1207   if (dest-&gt;is_single_word()) {
1208     addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
1209   } else if (dest-&gt;is_double_word())  {
1210     addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
1211   }
<span class="line-modified">1212   bool unaligned = addr.disp() % 8 != 0;</span>
1213   store(from_reg, addr.base(), addr.disp(), from_reg-&gt;type(), true /*wide*/, unaligned);
1214 }
1215 
1216 
1217 void LIR_Assembler::reg2reg(LIR_Opr from_reg, LIR_Opr to_reg) {
1218   if (from_reg-&gt;is_float_kind() &amp;&amp; to_reg-&gt;is_float_kind()) {
1219     if (from_reg-&gt;is_double_fpu()) {
1220       // double to double moves
1221       assert(to_reg-&gt;is_double_fpu(), &quot;should match&quot;);
1222       __ fmr_if_needed(to_reg-&gt;as_double_reg(), from_reg-&gt;as_double_reg());
1223     } else {
1224       // float to float moves
1225       assert(to_reg-&gt;is_single_fpu(), &quot;should match&quot;);
1226       __ fmr_if_needed(to_reg-&gt;as_float_reg(), from_reg-&gt;as_float_reg());
1227     }
1228   } else if (!from_reg-&gt;is_float_kind() &amp;&amp; !to_reg-&gt;is_float_kind()) {
1229     if (from_reg-&gt;is_double_cpu()) {
1230       __ mr_if_needed(to_reg-&gt;as_pointer_register(), from_reg-&gt;as_pointer_register());
1231     } else if (to_reg-&gt;is_double_cpu()) {
1232       // int to int moves
</pre>
<hr />
<pre>
3069     if (!TypeEntries::was_null_seen(current_klass)) {
3070       __ cmpdi(CCR0, obj, 0);
3071       __ bne(CCR0, Lupdate);
3072       __ ld(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3073       __ ori(R0, R0, TypeEntries::null_seen);
3074       if (do_update) {
3075         __ b(Ldo_update);
3076       } else {
3077         __ std(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3078       }
3079     } else {
3080       if (do_update) {
3081         __ cmpdi(CCR0, obj, 0);
3082         __ beq(CCR0, Ldone);
3083       }
3084     }
3085 #ifdef ASSERT
3086   } else {
3087     __ cmpdi(CCR0, obj, 0);
3088     __ bne(CCR0, Lupdate);
<span class="line-modified">3089     __ stop(&quot;unexpect null obj&quot;);</span>
3090 #endif
3091   }
3092 
3093   __ bind(Lupdate);
3094   if (do_update) {
3095     Label Lnext;
3096     const Register klass = R29_TOC; // kill and reload
3097     bool klass_reg_used = false;
3098 #ifdef ASSERT
3099     if (exact_klass != NULL) {
3100       Label ok;
3101       klass_reg_used = true;
3102       __ load_klass(klass, obj);
3103       metadata2reg(exact_klass-&gt;constant_encoding(), R0);
3104       __ cmpd(CCR0, klass, R0);
3105       __ beq(CCR0, ok);
<span class="line-modified">3106       __ stop(&quot;exact klass and actual klass differ&quot;);</span>
3107       __ bind(ok);
3108     }
3109 #endif
3110 
3111     if (!no_conflict) {
3112       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3113         klass_reg_used = true;
3114         if (exact_klass != NULL) {
3115           __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3116           metadata2reg(exact_klass-&gt;constant_encoding(), klass);
3117         } else {
3118           __ load_klass(klass, obj);
3119           __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register()); // may kill obj
3120         }
3121 
3122         // Like InterpreterMacroAssembler::profile_obj_type
3123         __ clrrdi(R0, tmp, exact_log2(-TypeEntries::type_klass_mask));
3124         // Basically same as andi(R0, tmp, TypeEntries::type_klass_mask);
3125         __ cmpd(CCR1, R0, klass);
3126         // Klass seen before, nothing to do (regardless of unknown bit).
</pre>
<hr />
<pre>
3153     } else {
3154       // There&#39;s a single possible klass at this profile point
3155       assert(exact_klass != NULL, &quot;should be&quot;);
3156       __ ld(tmp, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
3157 
3158       if (TypeEntries::is_type_none(current_klass)) {
3159         klass_reg_used = true;
3160         metadata2reg(exact_klass-&gt;constant_encoding(), klass);
3161 
3162         __ clrrdi(R0, tmp, exact_log2(-TypeEntries::type_klass_mask));
3163         // Basically same as andi(R0, tmp, TypeEntries::type_klass_mask);
3164         __ cmpd(CCR1, R0, klass);
3165         // Klass seen before, nothing to do (regardless of unknown bit).
3166         __ beq(CCR1, Lnext);
3167 #ifdef ASSERT
3168         {
3169           Label ok;
3170           __ clrrdi_(R0, tmp, exact_log2(-TypeEntries::type_mask));
3171           __ beq(CCR0, ok); // First time here.
3172 
<span class="line-modified">3173           __ stop(&quot;unexpected profiling mismatch&quot;);</span>
3174           __ bind(ok);
3175         }
3176 #endif
3177         // First time here. Set profile type.
3178         __ orr(R0, klass, tmp); // Combine klass and null_seen bit (only used if (tmp &amp; type_mask)==0).
3179       } else {
3180         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3181                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3182 
3183         // Already unknown. Nothing to do anymore.
3184         __ andi_(R0, tmp, TypeEntries::type_unknown);
3185         __ bne(CCR0, Lnext);
3186 
3187         // Different than before. Cannot keep accurate profile.
3188         __ ori(R0, tmp, TypeEntries::type_unknown);
3189       }
3190     }
3191 
3192     __ bind(Ldo_update);
3193     __ std(R0, index_or_disp(mdo_addr), mdo_addr-&gt;base()-&gt;as_pointer_register());
</pre>
</td>
</tr>
</table>
<center><a href="c1_FrameMap_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>