# MIPS-Single-Cycle-and-Pipeline
Implementation of a 32-bit MIPS processor including single-cycle and pipelined architectures, designed and verified using hardware description language.
