{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_sysref.v@65:90@HdlStmProcess", ");\n\nreg up_status_sysref_alignment_error = 1'b0;\nwire up_status_sysref_captured;\n\nalways @(*) begin\n  case (up_raddr)\n  /* JESD SYSREF configuraton */\n  12'h040: up_rdata <= {\n    /* 02-31 */ 30'h00, /* Reserved for future use */\n    /*    01 */ up_cfg_sysref_oneshot,\n    /*    00 */ up_cfg_sysref_disable\n  };\n  12'h041: up_rdata <= {\n    /* 10-31 */ 22'h00, /* Reserved for future use */\n    /* 02-09 */ up_cfg_lmfc_offset,\n    /* 00-01 */ 2'b00 /* data path alignment for cfg_lmfc_offset */\n  };\n  default: up_rdata <= 32'h00000000;\n  endcase\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_sysref_oneshot <= 1'b0;\n    up_cfg_lmfc_offset <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[82, "  12'h042: up_rdata <= {\n"], [82, "    /* 02-31 */ 30'h00,\n"], [82, "    /* 00-01 */ up_sysref_status\n"], [82, "  };\n"]]}}