**#SUMMER INTERNSHIP PROJECT OVERVIEW**
# 1D Convolution Systolic Array for CNN Acceleration

This project implements and simulates an optimized 1D convolution IP core using systolic array architecture for CNN applications and FPGA implementation.

## Folders
- `rtl/` – Verilog source modules (PE, SA)
- `tb/` – Testbenches for functional verification
- `constraints/` – XDC files for synthesis
- `build/` – Synthesized output (DCP files)

## Tools
- Xilinx Vivado
- Git Bash

## Languages used
- Verilog
- Tcl
