git clone --depth 1 --no-tags https://github.com/ahmedmaher198/SPI-project.git f:/verilog_sva_gh_scraper/data/full_repos/660876473
git clone --depth 1 --no-tags https://github.com/123happycoder/project.git f:/verilog_sva_gh_scraper/data/full_repos/662633073
git clone --depth 1 --no-tags https://github.com/aaryangupta/VSD-TCL-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/663040255
git clone --depth 1 --no-tags https://github.com/vinithreddyvarala/tclworkshop_vsdsynth.git f:/verilog_sva_gh_scraper/data/full_repos/663182824
git clone --depth 1 --no-tags https://github.com/25Aditya25/SynchronousFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/663348246
git clone --depth 1 --no-tags https://github.com/Gnanaprasanna-korada/name.git f:/verilog_sva_gh_scraper/data/full_repos/664000872
git clone --depth 1 --no-tags https://github.com/Kolossql/FreshStart.git f:/verilog_sva_gh_scraper/data/full_repos/658095240
git clone --depth 1 --no-tags https://github.com/TinyTapeout/caravel-firmware-rs.git f:/verilog_sva_gh_scraper/data/full_repos/658001305
git clone --depth 1 --no-tags https://github.com/thereversed/Verilog_miniprojects.git f:/verilog_sva_gh_scraper/data/full_repos/658234714
git clone --depth 1 --no-tags https://github.com/CatKingWoof/iclab.git f:/verilog_sva_gh_scraper/data/full_repos/657155657
git clone --depth 1 --no-tags https://github.com/RajeshKuna39/router1x3.git f:/verilog_sva_gh_scraper/data/full_repos/657275956
git clone --depth 1 --no-tags https://github.com/ArnauvGilotra/verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/661294593
git clone --depth 1 --no-tags https://github.com/MmMahdiiii/mips-pipeline-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/660987187
git clone --depth 1 --no-tags https://github.com/venkys8/VSD-TCL_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/663085142
git clone --depth 1 --no-tags https://github.com/apurvaaddula/BATSYNTHESIS-Automation-tool.git f:/verilog_sva_gh_scraper/data/full_repos/662952498
git clone --depth 1 --no-tags https://github.com/brian1062/verilog_practica.git f:/verilog_sva_gh_scraper/data/full_repos/662730195
git clone --depth 1 --no-tags https://github.com/jeffdi/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/661897161
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/Centipede-KR260.git f:/verilog_sva_gh_scraper/data/full_repos/662110608
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/QBert-KR260.git f:/verilog_sva_gh_scraper/data/full_repos/662536326
git clone --depth 1 --no-tags https://github.com/kaushikam23/Reversible-32bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/662077566
git clone --depth 1 --no-tags https://github.com/juanpablogt/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/661908132
git clone --depth 1 --no-tags https://github.com/pthuang/myrtl.git f:/verilog_sva_gh_scraper/data/full_repos/659521189
git clone --depth 1 --no-tags https://github.com/GoshaAB29/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664070013
git clone --depth 1 --no-tags https://github.com/yiqiaoqiao/Painting-Project-using-Joystick.git f:/verilog_sva_gh_scraper/data/full_repos/658975061
git clone --depth 1 --no-tags https://github.com/Keyan5/intelunnati_adventurer.git f:/verilog_sva_gh_scraper/data/full_repos/661176876
git clone --depth 1 --no-tags https://github.com/billybobjoe123/caravelProject.git f:/verilog_sva_gh_scraper/data/full_repos/661465434
git clone --depth 1 --no-tags https://github.com/LThyun/2032_summer_camp.git f:/verilog_sva_gh_scraper/data/full_repos/661493159
git clone --depth 1 --no-tags https://github.com/gowthami-codes/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/659269613
git clone --depth 1 --no-tags https://github.com/Birminness/Floating-point-adder-substractor.git f:/verilog_sva_gh_scraper/data/full_repos/660041541
git clone --depth 1 --no-tags https://github.com/Navya23Toluchuri/MY_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/660058779
git clone --depth 1 --no-tags https://github.com/sobuhasy/cad4soclab1.git f:/verilog_sva_gh_scraper/data/full_repos/660079403
git clone --depth 1 --no-tags https://github.com/Biswajitks1/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/658234594
git clone --depth 1 --no-tags https://github.com/MMeelad/VendingMachineFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/658182400
git clone --depth 1 --no-tags https://github.com/AhmedElbanna0001/generic-binary-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/658951483
git clone --depth 1 --no-tags https://github.com/saisumanthpamujula/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/657883848
git clone --depth 1 --no-tags https://github.com/chiragghodke/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/657916956
git clone --depth 1 --no-tags https://github.com/chiragghodke/MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/657916289
git clone --depth 1 --no-tags https://github.com/kalai-rajan/-Real-Time-Digital-Clock-.git f:/verilog_sva_gh_scraper/data/full_repos/658066431
git clone --depth 1 --no-tags https://github.com/SMath0510/CS2310-CS2610-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/659340472
git clone --depth 1 --no-tags https://github.com/rohan-karunaratne/Lattice-Semi-Ice40-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/659014340
git clone --depth 1 --no-tags https://github.com/211hunter166/CSE-BUBBLE_CS220_ASSG..git f:/verilog_sva_gh_scraper/data/full_repos/663865593
git clone --depth 1 --no-tags https://github.com/ashwathv20/AHB2APB_BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/662952665
git clone --depth 1 --no-tags https://github.com/luk3rr/VERILOG_CRYPT.git f:/verilog_sva_gh_scraper/data/full_repos/663234184
git clone --depth 1 --no-tags https://github.com/bharatts/TCL-Workshop---From-Introduction-to-Advanced-Scripting-Techniques-in-VLSI-Design-and-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/663590394
git clone --depth 1 --no-tags https://github.com/esden/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/660475713
git clone --depth 1 --no-tags https://github.com/chrisgravina22/RISC_V_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/661929807
git clone --depth 1 --no-tags https://github.com/SumitraVelayudham/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/661696664
git clone --depth 1 --no-tags https://github.com/deshmukhshrihari67/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/661679370
git clone --depth 1 --no-tags https://github.com/kongzejian/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/662373351
git clone --depth 1 --no-tags https://github.com/shifengzhicheng/AZ-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/660146353
git clone --depth 1 --no-tags https://github.com/geetikag0411/Bubble-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/661058719
git clone --depth 1 --no-tags https://github.com/GSaiManoj3/General.git f:/verilog_sva_gh_scraper/data/full_repos/660853733
git clone --depth 1 --no-tags https://github.com/artrivas/archProyecto.git f:/verilog_sva_gh_scraper/data/full_repos/662228040
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/Design-of-ALU-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/657555509
git clone --depth 1 --no-tags https://github.com/momostafa18/RISC-v-32.git f:/verilog_sva_gh_scraper/data/full_repos/657628595
git clone --depth 1 --no-tags https://github.com/avdssrk/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/657612636
git clone --depth 1 --no-tags https://github.com/lucete171/LCD.git f:/verilog_sva_gh_scraper/data/full_repos/657676133
git clone --depth 1 --no-tags https://github.com/ChenRuiwei/cpu-design.git f:/verilog_sva_gh_scraper/data/full_repos/658825930
git clone --depth 1 --no-tags https://github.com/Adityasrinivas24/32bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/663282501
git clone --depth 1 --no-tags https://github.com/Basti3700/Clasificare-imagini-pe-FPGA--NIOS-II-.git f:/verilog_sva_gh_scraper/data/full_repos/661007447
git clone --depth 1 --no-tags https://github.com/hyunjunekim02/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/660546944
git clone --depth 1 --no-tags https://github.com/khanasfar73/efab_labs.git f:/verilog_sva_gh_scraper/data/full_repos/663158522
git clone --depth 1 --no-tags https://github.com/Vedant-thereal/UART_using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/662156977
git clone --depth 1 --no-tags https://github.com/ah-moazzeni/16bit-CPU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/662166368
git clone --depth 1 --no-tags https://github.com/Kumaresan045/Simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/661668184
git clone --depth 1 --no-tags https://github.com/gowthami-codes/decadecounter.git f:/verilog_sva_gh_scraper/data/full_repos/661777649
git clone --depth 1 --no-tags https://github.com/HalchalKirti/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/662689126
git clone --depth 1 --no-tags https://github.com/EmirEry1/Computer-Architecture-Lab-Work.git f:/verilog_sva_gh_scraper/data/full_repos/662538377
git clone --depth 1 --no-tags https://github.com/varun-tokas/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/661069547
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/JTAG_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/661019665
git clone --depth 1 --no-tags https://github.com/SimhadriVenkat1999/Design-and-comparison-of-Parallel-Prefix-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/661874907
git clone --depth 1 --no-tags https://github.com/Nsreen-Nashaat/moore_1101_detector.git f:/verilog_sva_gh_scraper/data/full_repos/661803629
git clone --depth 1 --no-tags https://github.com/svitvitskiy/dram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/659525790
git clone --depth 1 --no-tags https://github.com/pranjalsingh4550/verilog-bubblesort-cs220.git f:/verilog_sva_gh_scraper/data/full_repos/660329930
git clone --depth 1 --no-tags https://github.com/somil00/A5-1_Cipher_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/660460538
git clone --depth 1 --no-tags https://github.com/vasiljevicteodor/AES128.git f:/verilog_sva_gh_scraper/data/full_repos/660335409
git clone --depth 1 --no-tags https://github.com/monil667/Memory-Project.git f:/verilog_sva_gh_scraper/data/full_repos/659156340
git clone --depth 1 --no-tags https://github.com/dointio/utilsM.git f:/verilog_sva_gh_scraper/data/full_repos/659292700
git clone --depth 1 --no-tags https://github.com/jeffliu123/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/658793570
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/AMBA-AHB2APB-Bridge-Design.git f:/verilog_sva_gh_scraper/data/full_repos/659135770
git clone --depth 1 --no-tags https://github.com/jpc12138/cv.git f:/verilog_sva_gh_scraper/data/full_repos/660650864
git clone --depth 1 --no-tags https://github.com/ancy30/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/660790763
git clone --depth 1 --no-tags https://github.com/Sridharkarthik12/APB-Protocol---AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/660942501
git clone --depth 1 --no-tags https://github.com/baocvcv/pipelined-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/658323354
git clone --depth 1 --no-tags https://github.com/shahkr85/Computer-Architecture-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/658565704
git clone --depth 1 --no-tags https://github.com/WenbinTeng/Lichee-Cluster.git f:/verilog_sva_gh_scraper/data/full_repos/662898137
git clone --depth 1 --no-tags https://github.com/fjoralbak/16-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/663057585
git clone --depth 1 --no-tags https://github.com/msuadOf/AXI4_JLS.git f:/verilog_sva_gh_scraper/data/full_repos/663980117
git clone --depth 1 --no-tags https://github.com/SaicharanRitwik39/Fixed-Point-Arithmetic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/663168427
git clone --depth 1 --no-tags https://github.com/arn477/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/663457447
git clone --depth 1 --no-tags https://github.com/abdullahsn10/COMPARCH_SingleCycleRISCProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/659498908
git clone --depth 1 --no-tags https://github.com/vpedrota/Mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/658363616
git clone --depth 1 --no-tags https://github.com/roseeeea/Logic-Design-Verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/661726776
git clone --depth 1 --no-tags https://github.com/kaku-panda/rs232c.git f:/verilog_sva_gh_scraper/data/full_repos/661739411
git clone --depth 1 --no-tags https://github.com/Ridhima2727/RISCV-32I.git f:/verilog_sva_gh_scraper/data/full_repos/661754764
git clone --depth 1 --no-tags https://github.com/Aaryan-Yashvardhan/Verilog_sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/658039147
git clone --depth 1 --no-tags https://github.com/gbThreepwood/hdl-pong.git f:/verilog_sva_gh_scraper/data/full_repos/661321789
git clone --depth 1 --no-tags https://github.com/vaishaliyadav06/32-BIT-RISC-PROCESSOR-IMPLEMENTED-IN-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/661011968
git clone --depth 1 --no-tags https://github.com/TopTortoise/Bachelor_Project.git f:/verilog_sva_gh_scraper/data/full_repos/661378376
git clone --depth 1 --no-tags https://github.com/ClaraIsaac/Single-Cycle-32-bit-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/661685124
