(edif Vier_Bit_Addierer
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 2 28 22 38 51)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Vier_Bit_Addierer.ngc Vier_Bit_Addierer.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Vier_Bit_Addierer_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Vier_Bit_Addierer
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Overflow
              (direction OUTPUT)
            )
            (port (array (rename Q "Q<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename A "A<3:0>") 4)
              (direction INPUT))
            (port (array (rename B "B<3:0>") 4)
              (direction INPUT))
            (designator "xc3s250e-4-vq100")
            (property TYPE (string "Vier_Bit_Addierer") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:Q<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:A<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:B<3:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Vier_Bit_Addierer_Vier_Bit_Addierer") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_0_IBUF_renamed_0 "A_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_0_IBUF_renamed_1 "B_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Overflow_OBUF_renamed_2 "Overflow_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q_1_OBUF_renamed_3 "Q_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q_0_OBUF_renamed_4 "Q_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A1_Q1_INV_0 "A1/Q1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A1_CarryOut1_INV_0 "A1/CarryOut1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename A_0_ "A<0>")
              (joined
                (portRef (member A 3))
                (portRef I (instanceRef A_0_IBUF_renamed_0))
              )
            )
            (net A_0_IBUF
              (joined
                (portRef O (instanceRef A_0_IBUF_renamed_0))
                (portRef I (instanceRef A1_CarryOut1_INV_0))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 3))
                (portRef I (instanceRef B_0_IBUF_renamed_1))
              )
            )
            (net B_0_IBUF
              (joined
                (portRef O (instanceRef B_0_IBUF_renamed_1))
                (portRef I (instanceRef A1_Q1_INV_0))
              )
            )
            (net Overflow
              (joined
                (portRef Overflow)
                (portRef O (instanceRef Overflow_OBUF_renamed_2))
              )
            )
            (net Overflow_OBUF
              (joined
                (portRef I (instanceRef Overflow_OBUF_renamed_2))
                (portRef O (instanceRef A1_CarryOut1_INV_0))
              )
            )
            (net (rename Q_0_ "Q<0>")
              (joined
                (portRef (member Q 3))
                (portRef O (instanceRef Q_0_OBUF_renamed_4))
              )
            )
            (net (rename Q_1_ "Q<1>")
              (joined
                (portRef (member Q 2))
                (portRef O (instanceRef Q_1_OBUF_renamed_3))
              )
            )
            (net (rename Q_2_ "Q<2>")
              (joined
                (portRef (member Q 1))
                (portRef O (instanceRef Q_2_OBUF))
              )
            )
            (net (rename Q_3_ "Q<3>")
              (joined
                (portRef (member Q 0))
                (portRef O (instanceRef Q_3_OBUF))
              )
            )
            (net Q_0_OBUF
              (joined
                (portRef I (instanceRef Q_0_OBUF_renamed_4))
                (portRef O (instanceRef A1_Q1_INV_0))
              )
            )
            (net Q_1_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef Q_3_OBUF))
                (portRef I (instanceRef Q_2_OBUF))
                (portRef I (instanceRef Q_1_OBUF_renamed_3))
              )
            )
          )
      )
    )
  )

  (design Vier_Bit_Addierer
    (cellRef Vier_Bit_Addierer
      (libraryRef Vier_Bit_Addierer_lib)
    )
    (property PART (string "xc3s250e-4-vq100") (owner "Xilinx"))
  )
)

