INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:38:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 2.058ns (32.236%)  route 4.326ns (67.764%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1802, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y145        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y145        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.427     1.189    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y144        LUT5 (Prop_lut5_I0_O)        0.043     1.232 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.232    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.483 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.483    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.636 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[1]
                         net (fo=9, routed)           0.391     2.027    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_6
    SLICE_X19Y149        LUT3 (Prop_lut3_I1_O)        0.119     2.146 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7/O
                         net (fo=34, routed)          0.429     2.575    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7_n_0
    SLICE_X20Y147        LUT6 (Prop_lut6_I2_O)        0.043     2.618 r  lsq1/handshake_lsq_lsq1_core/dataReg[10]_i_4/O
                         net (fo=2, routed)           0.473     3.090    lsq1/handshake_lsq_lsq1_core/dataReg[10]_i_4_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.043     3.133 r  lsq1/handshake_lsq_lsq1_core/level4_c1[13]_i_2/O
                         net (fo=7, routed)           0.416     3.550    lsq1/handshake_lsq_lsq1_core/level4_c1[13]_i_2_n_0
    SLICE_X21Y154        LUT4 (Prop_lut4_I3_O)        0.043     3.593 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.305     3.898    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X20Y155        LUT5 (Prop_lut5_I4_O)        0.043     3.941 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.332     4.273    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X18Y155        LUT5 (Prop_lut5_I2_O)        0.043     4.316 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.215     4.531    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X19Y156        LUT3 (Prop_lut3_I0_O)        0.043     4.574 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.574    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X19Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.761 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.761    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.888 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.328     5.216    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X18Y156        LUT2 (Prop_lut2_I0_O)        0.134     5.350 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.350    addf0/operator/p_1_in[0]
    SLICE_X18Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.572 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.572    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.719 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.511     6.230    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X15Y158        LUT5 (Prop_lut5_I3_O)        0.120     6.350 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.145     6.495    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I1_O)        0.043     6.538 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.354     6.892    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1802, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X15Y158        FDRE (Setup_fdre_C_R)       -0.295     6.352    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 -0.540    




