
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 17:43:31 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 17:54:25 2023
viaInitial ends at Thu Mar 23 17:54:25 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=72.0M, fe_cpu=2.26min, fe_real=10.92min, fe_mem=785.5M) ***
#% Begin Load netlist data ... (date=03/23 17:54:26, mem=520.8M)
*** Begin netlist parsing (mem=785.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 785.539M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=785.5M) ***
#% End Load netlist data ... (date=03/23 17:54:27, total cpu=0:00:00.3, real=0:00:01.0, peak res=548.6M, current mem=548.6M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 36391 stdCell insts.

*** Memory Usage v#1 (Current mem = 827.953M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './dualcore.sdc' ...
Current (total cpu=0:02:17, real=0:10:57, peak res=790.7M, current mem=790.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=834.9M, current mem=834.9M)
Current (total cpu=0:02:17, real=0:10:57, peak res=834.9M, current mem=834.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 0.5 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1412.43 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1434.01)
Total number of fetched objects 38575
End delay calculation. (MEM=1889.54 CPU=0:00:04.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1806.46 CPU=0:00:05.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:03.0 totSessionCpu=0:02:29 mem=1774.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.249  | -1.249  |  0.236  | -0.048  |
|           TNS (ns):| -68.750 | -64.550 |  0.000  | -4.200  |
|    Violating Paths:|   625   |   537   |    0    |   88    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

Density: 49.988%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.29 sec
Total Real time: 5.0 sec
Total Memory Usage: 1425.941406 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36391 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36391 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 17:54:34, mem=1040.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 17:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.8M, current mem=1042.8M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 17:54:34, mem=1042.8M)

Initialize fgc environment(mem: 1425.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 17:54:35, total cpu=0:00:01.0, real=0:00:01.0, peak res=1043.3M, current mem=1043.3M)
<CMD> sroute
#% Begin sroute (date=03/23 17:54:35, mem=1043.3M)
*** Begin SPECIAL ROUTE on Thu Mar 23 17:54:35 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2570.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 179 used
Read in 179 components
  179 core components: 179 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 358 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 416
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 208
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2576.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 624 wires.
ViaGen created 12896 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       624      |       NA       |
|  VIA1  |      4576      |        0       |
|  VIA2  |      4160      |        0       |
|  VIA3  |      4160      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 17:54:37, total cpu=0:00:01.4, real=0:00:02.0, peak res=1057.8M, current mem=1057.8M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk1 core_gate1 rst1 inst_core1* mem_in_core1*}
Successfully spread [52] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1463.2M).
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.8 -pin {clk2 core_gate2 rst2 inst_core2* mem_in_core2*}
Successfully spread [52] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1463.2M).
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {out_core1* s_valid1 norm_valid psum_norm_1* psum_norm_2* s_valid2 out_core2* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1463.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 17:54:38, mem=1097.1M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 305.300    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 306.100    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 307.700    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 308.500    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 309.300    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 310.100    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 310.900    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 311.700    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 312.500    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 313.300    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 314.100    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 314.900    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 315.700    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 317.300    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 318.100    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 319.700    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 320.500    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 321.300    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 322.100    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 322.900    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 323.700    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 324.500    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 325.300    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 326.100    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 326.900    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 327.700    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 329.300    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 330.100    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 331.700    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 332.500    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 333.300    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 334.100    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 334.900    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 335.700    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 336.500    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 337.300    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 338.100    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 338.900    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 339.700    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 341.300    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 342.100    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 343.700    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 344.500    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 345.300    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 346.100    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 346.900    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 347.700    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 348.500    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 349.300    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 350.100    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 350.900    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 351.700    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 353.300    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 354.100    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 354.900    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 355.700    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 356.500    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 357.300    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 358.100    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 358.900    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 359.700    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 360.500    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 361.300    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 362.100    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 362.900    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 363.700    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 364.500    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 365.300    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 366.100    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 366.900    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 367.700    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 368.500    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 369.300    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 370.100    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 370.900    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 371.700    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 372.500    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 373.300    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 374.100    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 394.900    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 395.700    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 396.500    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 397.300    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 398.100    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 398.900    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 399.700    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 400.500    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 401.300    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 402.100    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 402.900    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 403.700    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 404.500    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 405.300    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 406.100    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 406.900    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 407.700    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 408.500    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 409.300    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 410.100    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 410.900    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 411.700    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 412.500    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 413.300    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 414.100    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 414.900    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 415.700    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 416.500    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 417.300    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 418.100    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 418.900    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 419.700    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 420.500    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 421.300    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 422.100    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 422.900    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 423.700    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 424.500    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 425.300    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 426.100    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 426.900    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 427.700    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 428.500    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 429.300    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 430.100    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 430.900    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 431.700    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 432.500    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 433.300    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 434.100    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 434.900    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 435.700    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 436.500    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 437.300    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 438.100    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 438.900    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 439.700    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 440.500    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 441.300    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 442.100    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 442.900    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 443.700    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 444.500    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 445.300    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 446.100    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 446.900    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 447.700    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 448.500    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 449.300    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 450.100    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 450.900    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 451.700    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 452.500    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 453.300    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 454.100    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 454.900    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 455.700    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 456.500    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 457.300    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 458.100    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 458.900    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 459.700    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 460.500    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 461.300    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 462.100    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 462.900    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 463.700    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 464.500    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 374.900    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 394.100    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 376.500    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 377.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 378.100    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 378.900    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 379.700    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 380.500    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 381.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 382.100    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 382.900    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 383.700    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 384.500    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 385.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 386.100    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 386.900    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 387.700    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 388.500    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 389.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 390.100    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 390.900    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 391.700    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 392.500    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 393.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 375.700    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 17:54:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.1M, current mem=1097.0M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 17:54:38, mem=1097.0M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 17:54:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.2M, current mem=1097.2M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 17:54:38, mem=1097.3M)
% Begin Save ccopt configuration ... (date=03/23 17:54:38, mem=1100.3M)
% End Save ccopt configuration ... (date=03/23 17:54:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
% Begin Save netlist data ... (date=03/23 17:54:38, mem=1101.0M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 17:54:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1104.6M, current mem=1104.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 17:54:38, mem=1105.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 17:54:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1105.4M, current mem=1105.4M)
% Begin Save clock tree data ... (date=03/23 17:54:38, mem=1116.5M)
% End Save clock tree data ... (date=03/23 17:54:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.5M, current mem=1116.5M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1555.4M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1555.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1539.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 17:54:39, mem=1119.8M)
% End Save power constraints data ... (date=03/23 17:54:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.8M, current mem=1119.8M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/23 17:54:41, total cpu=0:00:02.2, real=0:00:03.0, peak res=1120.3M, current mem=1120.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 768 instances (buffers/inverters) removed
*       :      4 instances of type 'INVD8' removed
*       :     10 instances of type 'INVD6' removed
*       :     10 instances of type 'INVD4' removed
*       :     10 instances of type 'INVD3' removed
*       :     17 instances of type 'INVD2' removed
*       :    135 instances of type 'INVD1' removed
*       :    299 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND8' removed
*       :      3 instances of type 'CKND6' removed
*       :      5 instances of type 'CKND4' removed
*       :      4 instances of type 'CKND3' removed
*       :     78 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKND16' removed
*       :      4 instances of type 'CKND12' removed
*       :     21 instances of type 'CKBD4' removed
*       :      6 instances of type 'CKBD2' removed
*       :     37 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD8' removed
*       :      1 instance  of type 'BUFFD6' removed
*       :      1 instance  of type 'BUFFD3' removed
*       :     31 instances of type 'BUFFD2' removed
*       :      3 instances of type 'BUFFD16' removed
*       :     36 instances of type 'BUFFD1' removed
*       :     43 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT)
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 10%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 20%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 30%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 40%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 50%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 60%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 70%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 80%
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT): 90%

Finished Levelizing
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT)

Starting Activity Propagation
2023-Mar-23 17:54:46 (2023-Mar-24 00:54:46 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 17:54:47 (2023-Mar-24 00:54:47 GMT): 10%
2023-Mar-23 17:54:47 (2023-Mar-24 00:54:47 GMT): 20%

Finished Activity Propagation
2023-Mar-23 17:54:47 (2023-Mar-24 00:54:47 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 27665 (73.7%) nets
3		: 4766 (12.7%) nets
4     -	14	: 4517 (12.0%) nets
15    -	39	: 477 (1.3%) nets
40    -	79	: 55 (0.1%) nets
80    -	159	: 76 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=35718 (0 fixed + 35718 movable) #buf cell=0 #inv cell=4331 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=37560 #term=119764 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 35718 single + 0 double + 0 multi
Total standard cell length = 76.9728 (mm), area = 0.1386 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 384864 sites (138551 um^2) / alloc_area 770605 sites (277418 um^2).
Pin Density = 0.1544.
            = total # of pins 119764 / total area 775629.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.087e+05 (1.08e+05 1.01e+05)
              Est.  stn bbox = 2.420e+05 (1.34e+05 1.08e+05)
              cpu = 0:00:02.0 real = 0:00:01.0 mem = 1699.9M
Iteration  2: Total net bbox = 2.087e+05 (1.08e+05 1.01e+05)
              Est.  stn bbox = 2.420e+05 (1.34e+05 1.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1700.9M
*** Finished SKP initialization (cpu=0:00:13.4, real=0:00:08.0)***
Iteration  3: Total net bbox = 1.505e+05 (8.59e+04 6.46e+04)
              Est.  stn bbox = 1.961e+05 (1.13e+05 8.29e+04)
              cpu = 0:00:51.5 real = 0:00:19.0 mem = 2490.9M
Iteration  4: Total net bbox = 1.908e+05 (1.04e+05 8.73e+04)
              Est.  stn bbox = 2.313e+05 (1.27e+05 1.04e+05)
              cpu = 0:00:53.8 real = 0:00:16.0 mem = 2577.6M
Iteration  5: Total net bbox = 1.908e+05 (1.04e+05 8.73e+04)
              Est.  stn bbox = 2.313e+05 (1.27e+05 1.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2577.6M
Iteration  6: Total net bbox = 3.321e+05 (1.54e+05 1.78e+05)
              Est.  stn bbox = 4.386e+05 (2.09e+05 2.30e+05)
              cpu = 0:00:47.9 real = 0:00:14.0 mem = 2621.4M
Iteration  7: Total net bbox = 3.570e+05 (1.76e+05 1.81e+05)
              Est.  stn bbox = 4.626e+05 (2.31e+05 2.32e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2268.3M
Iteration  8: Total net bbox = 3.570e+05 (1.76e+05 1.81e+05)
              Est.  stn bbox = 4.626e+05 (2.31e+05 2.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2268.3M
Iteration  9: Total net bbox = 3.700e+05 (1.89e+05 1.81e+05)
              Est.  stn bbox = 4.871e+05 (2.50e+05 2.37e+05)
              cpu = 0:00:49.0 real = 0:00:14.0 mem = 2236.2M
Iteration 10: Total net bbox = 3.700e+05 (1.89e+05 1.81e+05)
              Est.  stn bbox = 4.871e+05 (2.50e+05 2.37e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2236.2M
Iteration 11: Total net bbox = 3.847e+05 (1.94e+05 1.91e+05)
              Est.  stn bbox = 5.066e+05 (2.56e+05 2.51e+05)
              cpu = 0:00:47.8 real = 0:00:15.0 mem = 2235.8M
Iteration 12: Total net bbox = 3.847e+05 (1.94e+05 1.91e+05)
              Est.  stn bbox = 5.066e+05 (2.56e+05 2.51e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2235.8M
Iteration 13: Total net bbox = 4.257e+05 (2.12e+05 2.13e+05)
              Est.  stn bbox = 5.441e+05 (2.73e+05 2.71e+05)
              cpu = 0:03:07 real = 0:00:53.0 mem = 2251.6M
Iteration 14: Total net bbox = 4.257e+05 (2.12e+05 2.13e+05)
              Est.  stn bbox = 5.441e+05 (2.73e+05 2.71e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2251.6M
Iteration 15: Total net bbox = 4.257e+05 (2.12e+05 2.13e+05)
              Est.  stn bbox = 5.441e+05 (2.73e+05 2.71e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2251.6M
Finished Global Placement (cpu=0:07:22, real=0:02:14, mem=2251.6M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:10:09 mem=1915.5M) ***
Total net bbox length = 4.257e+05 (2.122e+05 2.134e+05) (ext = 1.895e+04)
Move report: Detail placement moves 35718 insts, mean move: 1.13 um, max move: 35.68 um
	Max move on inst (gclk_inst2/U2): (600.33, 170.41) --> (635.80, 170.20)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:04.0 MEM: 1915.5MB
Summary Report:
Instances move: 35718 (out of 35718 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 35.68 um (Instance: gclk_inst2/U2) (600.332, 170.412) -> (635.8, 170.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.015e+05 (1.845e+05 2.170e+05) (ext = 1.889e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:05.0 MEM: 1915.5MB
*** Finished refinePlace (0:10:18 mem=1915.5M) ***
*** Finished Initial Placement (cpu=0:07:32, real=0:02:20, mem=1912.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1912.47 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37560  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37560 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37560 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.922838e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        30( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               30( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.62 seconds, mem = 1912.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 119459
[NR-eGR]     M2  (2V) length: 2.295527e+05um, number of vias: 173159
[NR-eGR]     M3  (3H) length: 2.260767e+05um, number of vias: 4234
[NR-eGR]     M4  (4V) length: 4.216524e+04um, number of vias: 688
[NR-eGR]     M5  (5H) length: 1.285690e+04um, number of vias: 152
[NR-eGR]     M6  (6V) length: 1.980200e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.126317e+05um, number of vias: 297692
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.904140e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.39 seconds, mem = 1797.5M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:44, real = 0: 2:27, mem = 1789.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1281.4M, totSessionCpu=0:10:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:04, mem = 1627.9M, totSessionCpu=0:10:28 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2096.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2120.36 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2120.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37560  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37560 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37560 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.985046e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        30( 0.03%)         2( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               33( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 119459
[NR-eGR]     M2  (2V) length: 2.306204e+05um, number of vias: 172945
[NR-eGR]     M3  (3H) length: 2.271947e+05um, number of vias: 4440
[NR-eGR]     M4  (4V) length: 4.343006e+04um, number of vias: 815
[NR-eGR]     M5  (5H) length: 1.437090e+04um, number of vias: 215
[NR-eGR]     M6  (6V) length: 3.600235e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.192167e+05um, number of vias: 297878
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.165470e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.08 sec, Real: 1.03 sec, Curr Mem: 2119.68 MB )
Extraction called for design 'dualcore' of instances=35718 and nets=37675 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2111.684M)
** Profile ** Start :  cpu=0:00:00.0, mem=2111.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2114.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2221.88)
Total number of fetched objects 37902
End delay calculation. (MEM=2557.71 CPU=0:00:05.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2557.71 CPU=0:00:06.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:10:41 mem=2525.7M)
** Profile ** Overall slacks :  cpu=0:00:09.9, mem=2533.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2556.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.279  |
|           TNS (ns):| -1715.8 |
|    Violating Paths:|  4618   |
|          All Paths:|  10828  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    154 (154)     |   -0.314   |    201 (201)     |
|   max_tran     |    333 (7766)    |   -5.255   |    333 (7778)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.620%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2556.2M
**optDesign ... cpu = 0:00:22, real = 0:00:09, mem = 1783.4M, totSessionCpu=0:10:42 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2247.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2247.7M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.12MB/3496.57MB/1805.12MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.13MB/3496.57MB/1805.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.14MB/3496.57MB/1805.14MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT)
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 10%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 20%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 30%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 40%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 50%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 60%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 70%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 80%
2023-Mar-23 17:57:19 (2023-Mar-24 00:57:19 GMT): 90%

Finished Levelizing
2023-Mar-23 17:57:20 (2023-Mar-24 00:57:20 GMT)

Starting Activity Propagation
2023-Mar-23 17:57:20 (2023-Mar-24 00:57:20 GMT)
2023-Mar-23 17:57:20 (2023-Mar-24 00:57:20 GMT): 10%
2023-Mar-23 17:57:20 (2023-Mar-24 00:57:20 GMT): 20%

Finished Activity Propagation
2023-Mar-23 17:57:21 (2023-Mar-24 00:57:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1806.09MB/3497.57MB/1806.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 17:57:21 (2023-Mar-24 00:57:21 GMT)
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 10%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 20%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 30%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 40%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 50%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 60%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 70%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 80%
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT): 90%

Finished Calculating power
2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1808.24MB/3561.58MB/1808.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1808.24MB/3561.58MB/1808.30MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1808.30MB/3561.58MB/1808.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1808.30MB/3561.58MB/1808.31MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 17:57:22 (2023-Mar-24 00:57:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       41.66094296 	   63.4416%
Total Switching Power:      22.91179522 	   34.8903%
Total Leakage Power:         1.09542300 	    1.6681%
Total Power:                65.66816095
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.4       3.093       0.578       27.07       41.22
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   4.735e-05
Combinational                      17.18       19.82      0.5038        37.5       57.11
Clock (Combinational)           0.002612           0   1.615e-05    0.002628    0.004002
Clock (Sequential)                  1.08           0     0.01351       1.093       1.665
-----------------------------------------------------------------------------------------
Total                              41.66       22.91       1.095       65.67         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      41.66       22.91       1.095       65.67         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5206           0    0.006642      0.5273      0.8029
clk1                              0.5617           0    0.006885      0.5686      0.8658
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096       1.669
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U4937 (NR2D8):          0.05452
*              Highest Leakage Power:     normalizer_inst/U4262 (ND3D8):        0.0002578
*                Total Cap:      1.57022e-10 F
*                Total instances in design: 35718
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=1819.05MB/3574.83MB/1819.17MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.802 ns

 1240 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0       1240          0       1240

 1240 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.6 real=0:00:06.0 mem=2637.2M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:56.0/0:13:52.8 (0.8), mem = 2637.2M
(I,S,L,T): WC_VIEW: 40.0291, 20.5829, 1.02432, 61.6363

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :2845.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2845.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2845.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2845.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2845.2M)
CPU of: netlist preparation :0:00:00.1 (mem :2845.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2845.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 40.0291, 20.5829, 1.02432, 61.6363
*** AreaOpt [finish] : cpu/real = 0:00:04.9/0:00:04.4 (1.1), totSession cpu/real = 0:11:00.9/0:13:57.2 (0.8), mem = 2637.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:02.0/0:13:57.9 (0.8), mem = 2391.2M
(I,S,L,T): WC_VIEW: 40.0291, 20.5829, 1.02432, 61.6363
(I,S,L,T): WC_VIEW: 40.0291, 20.5829, 1.02432, 61.6363
*** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:04.5 (1.2), totSession cpu/real = 0:11:07.4/0:14:02.3 (0.8), mem = 2391.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:07.5/0:14:02.4 (0.8), mem = 2391.2M
(I,S,L,T): WC_VIEW: 40.0291, 20.5829, 1.02432, 61.6363
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   489|  8906|    -5.40|   176|   176|    -0.32|     0|     0|     0|     0|    -9.80| -1752.84|       0|       0|       0|  48.65|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.49|  -690.01|      74|       0|     161|  48.76| 0:00:01.0|  2950.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.49|  -690.01|       0|       0|       0|  48.76| 0:00:00.0|  2950.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:07.8 real=0:00:03.0 mem=2950.5M) ***

(I,S,L,T): WC_VIEW: 39.1892, 20.6086, 1.02843, 60.8262
*** DrvOpt [finish] : cpu/real = 0:00:11.9/0:00:05.6 (2.1), totSession cpu/real = 0:11:19.4/0:14:08.1 (0.8), mem = 2742.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:59, real = 0:00:32, mem = 1905.6M, totSessionCpu=0:11:19 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:20.0/0:14:08.6 (0.8), mem = 2437.0M
(I,S,L,T): WC_VIEW: 39.1892, 20.6086, 1.02843, 60.8262
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.493  TNS Slack -690.008 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.493|-690.008|    48.76%|   0:00:00.0| 2672.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.477|-381.138|    49.02%|   0:00:05.0| 3062.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.200|-333.284|    49.12%|   0:00:02.0| 3089.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.200|-333.284|    49.12%|   0:00:01.0| 3089.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.758|-124.452|    49.41%|   0:00:04.0| 3089.5M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.408| -97.504|    49.51%|   0:00:03.0| 3146.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.378| -90.640|    49.56%|   0:00:01.0| 3146.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.378| -90.640|    49.56%|   0:00:00.0| 3146.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.220| -77.348|    49.64%|   0:00:01.0| 3146.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.099| -73.102|    49.68%|   0:00:02.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.987| -71.107|    49.71%|   0:00:01.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.987| -71.107|    49.71%|   0:00:00.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.895| -67.821|    49.75%|   0:00:01.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.825| -65.483|    49.77%|   0:00:01.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.821| -65.149|    49.79%|   0:00:01.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.821| -65.149|    49.79%|   0:00:00.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.761| -63.031|    49.82%|   0:00:01.0| 3184.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.710| -62.382|    49.84%|   0:00:02.0| 3179.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.684| -61.904|    49.86%|   0:00:00.0| 3179.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.684| -61.904|    49.86%|   0:00:00.0| 3179.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.623| -60.139|    49.89%|   0:00:01.0| 3179.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.603| -59.857|    49.90%|   0:00:02.0| 3190.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.579| -59.419|    49.92%|   0:00:00.0| 3190.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.579| -59.419|    49.92%|   0:00:00.0| 3190.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.549| -58.672|    49.94%|   0:00:01.0| 3190.0M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.541| -58.476|    49.94%|   0:00:01.0| 3190.0M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:14 real=0:00:31.0 mem=3190.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:14 real=0:00:31.0 mem=3190.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.541  TNS Slack -58.476 
(I,S,L,T): WC_VIEW: 40.1189, 21.6941, 1.10449, 62.9175
*** SetupOpt [finish] : cpu/real = 0:02:24.3/0:00:41.2 (3.5), totSession cpu/real = 0:13:44.3/0:14:49.8 (0.9), mem = 2980.5M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.541
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2577.38 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38257  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38218 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38218 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.943664e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        28( 0.03%)         2( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               31( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.64 seconds, mem = 2585.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.3, real=0:00:03.0)***
Iteration  8: Total net bbox = 3.509e+05 (1.71e+05 1.80e+05)
              Est.  stn bbox = 4.556e+05 (2.26e+05 2.29e+05)
              cpu = 0:00:34.6 real = 0:00:10.0 mem = 3275.9M
Iteration  9: Total net bbox = 3.810e+05 (1.88e+05 1.93e+05)
              Est.  stn bbox = 4.897e+05 (2.46e+05 2.43e+05)
              cpu = 0:01:25 real = 0:00:24.0 mem = 3272.9M
Iteration 10: Total net bbox = 3.844e+05 (1.90e+05 1.94e+05)
              Est.  stn bbox = 4.928e+05 (2.48e+05 2.45e+05)
              cpu = 0:00:43.4 real = 0:00:12.0 mem = 3275.2M
Iteration 11: Total net bbox = 4.050e+05 (1.99e+05 2.06e+05)
              Est.  stn bbox = 5.121e+05 (2.56e+05 2.56e+05)
              cpu = 0:00:36.8 real = 0:00:11.0 mem = 3185.0M
Iteration 12: Total net bbox = 4.100e+05 (2.01e+05 2.09e+05)
              Est.  stn bbox = 5.163e+05 (2.57e+05 2.59e+05)
              cpu = 0:00:20.7 real = 0:00:06.0 mem = 3188.3M
Move report: Timing Driven Placement moves 36415 insts, mean move: 14.57 um, max move: 151.24 um
	Max move on inst (gclk_inst1/U2): (161.20, 173.80) --> (23.30, 160.46)

Finished Incremental Placement (cpu=0:04:01, real=0:01:13, mem=2929.2M)
*** Starting refinePlace (0:17:49 mem=2932.2M) ***
Total net bbox length = 4.254e+05 (2.160e+05 2.094e+05) (ext = 1.757e+04)
Move report: Detail placement moves 36415 insts, mean move: 0.94 um, max move: 18.82 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q5_reg/latch): (717.79, 55.21) --> (734.60, 53.20)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:03.0 MEM: 2932.2MB
Summary Report:
Instances move: 36415 (out of 36415 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 18.82 um (Instance: core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q5_reg/latch) (717.786, 55.2105) -> (734.6, 53.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.015e+05 (1.869e+05 2.146e+05) (ext = 1.748e+04)
Runtime: CPU: 0:00:06.7 REAL: 0:00:03.0 MEM: 2932.2MB
*** Finished refinePlace (0:17:56 mem=2932.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2932.25 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2932.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38257  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38257 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38257 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.714452e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        48( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               54( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2932.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120853
[NR-eGR]     M2  (2V) length: 2.125532e+05um, number of vias: 173285
[NR-eGR]     M3  (3H) length: 2.177952e+05um, number of vias: 5288
[NR-eGR]     M4  (4V) length: 4.407975e+04um, number of vias: 856
[NR-eGR]     M5  (5H) length: 1.260110e+04um, number of vias: 316
[NR-eGR]     M6  (6V) length: 4.482000e+03um, number of vias: 55
[NR-eGR]     M7  (7H) length: 4.250000e+02um, number of vias: 77
[NR-eGR]     M8  (8V) length: 4.578000e+02um, number of vias: 0
[NR-eGR] Total length: 4.923941e+05um, number of vias: 300730
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.814830e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.43 seconds, mem = 2880.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:13, real=0:01:19)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2533.1M)
Extraction called for design 'dualcore' of instances=36415 and nets=38375 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2533.113M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:39, real = 0:02:36, mem = 1783.8M, totSessionCpu=0:18:00 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2464.5)
Total number of fetched objects 38599
End delay calculation. (MEM=2857.57 CPU=0:00:05.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2857.57 CPU=0:00:06.6 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -2.507
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:15.3/0:16:17.0 (1.1), mem = 2825.6M
(I,S,L,T): WC_VIEW: 40.0675, 20.9271, 1.10449, 62.099
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.506 TNS Slack -58.130 Density 49.94
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.042| -0.445|
|reg2cgate | 0.050|  0.000|
|reg2reg   |-2.506|-57.685|
|HEPG      |-2.506|-57.685|
|All Paths |-2.506|-58.130|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.506|   -2.506| -57.685|  -58.130|    49.94%|   0:00:00.0| 3068.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.443|   -2.443| -56.678|  -57.122|    49.94%|   0:00:01.0| 3076.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.427|   -2.427| -56.406|  -56.851|    49.95%|   0:00:00.0| 3076.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.421|   -2.421| -56.142|  -56.587|    49.95%|   0:00:01.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.417|   -2.417| -56.034|  -56.479|    49.96%|   0:00:00.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.406|   -2.406| -55.925|  -56.370|    49.96%|   0:00:01.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.401|   -2.401| -55.433|  -55.878|    49.96%|   0:00:00.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.395|   -2.395| -55.378|  -55.823|    49.97%|   0:00:00.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.391|   -2.391| -55.233|  -55.678|    49.97%|   0:00:01.0| 3125.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.389|   -2.389| -55.078|  -55.523|    49.97%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.385|   -2.385| -55.015|  -55.460|    49.97%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.375|   -2.375| -54.971|  -55.415|    49.97%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.366|   -2.366| -54.740|  -55.184|    49.98%|   0:00:01.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.355|   -2.355| -54.602|  -55.047|    49.98%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.353|   -2.353| -54.427|  -54.872|    49.98%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.351|   -2.351| -54.258|  -54.703|    49.98%|   0:00:01.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.351|   -2.351| -54.242|  -54.686|    49.99%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.333|   -2.333| -54.060|  -54.505|    49.99%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.333|   -2.333| -54.040|  -54.485|    49.99%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.333|   -2.333| -54.027|  -54.472|    49.99%|   0:00:01.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.323|   -2.323| -53.711|  -54.155|    49.99%|   0:00:00.0| 3133.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.323|   -2.323| -53.645|  -54.090|    50.00%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.323|   -2.323| -53.604|  -54.049|    50.00%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.311|   -2.311| -53.358|  -53.802|    50.01%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.308|   -2.308| -53.247|  -53.691|    50.01%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.308|   -2.308| -53.182|  -53.627|    50.01%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.302|   -2.302| -52.970|  -53.414|    50.01%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.302|   -2.302| -52.897|  -53.341|    50.02%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.293|   -2.293| -52.777|  -53.222|    50.02%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.291|   -2.291| -52.717|  -53.162|    50.02%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.285|   -2.285| -52.483|  -52.928|    50.03%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.285|   -2.285| -52.448|  -52.893|    50.03%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.279|   -2.279| -52.201|  -52.646|    50.04%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.279|   -2.279| -52.188|  -52.633|    50.04%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.273|   -2.273| -51.976|  -52.421|    50.05%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.273|   -2.273| -51.948|  -52.393|    50.05%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.266|   -2.266| -51.790|  -52.235|    50.05%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.265|   -2.265| -51.772|  -52.216|    50.05%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.260|   -2.260| -51.600|  -52.045|    50.06%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.260|   -2.260| -51.565|  -52.009|    50.06%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.254|   -2.254| -51.485|  -51.929|    50.07%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.254|   -2.254| -51.450|  -51.895|    50.07%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.249|   -2.249| -51.272|  -51.716|    50.08%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.247|   -2.247| -51.268|  -51.713|    50.08%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.244|   -2.244| -51.153|  -51.597|    50.08%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.242|   -2.242| -51.097|  -51.542|    50.08%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.242|   -2.242| -51.083|  -51.528|    50.08%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.239|   -2.239| -51.040|  -51.485|    50.09%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.239|   -2.239| -51.022|  -51.467|    50.09%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.231|   -2.231| -50.928|  -51.373|    50.09%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.231|   -2.231| -50.895|  -51.339|    50.09%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.224|   -2.224| -50.657|  -51.102|    50.10%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.221|   -2.221| -50.560|  -51.005|    50.10%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.220|   -2.220| -50.535|  -50.980|    50.10%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.213|   -2.213| -50.415|  -50.860|    50.11%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.213|   -2.213| -50.350|  -50.794|    50.11%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211| -50.216|  -50.661|    50.12%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211| -50.207|  -50.651|    50.12%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.197|   -2.197| -50.118|  -50.562|    50.12%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.197|   -2.197| -50.075|  -50.519|    50.12%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.193|   -2.193| -49.975|  -50.420|    50.13%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.191|   -2.191| -49.975|  -50.420|    50.13%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.191|   -2.191| -49.966|  -50.411|    50.13%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.180|   -2.180| -49.683|  -50.128|    50.14%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.179|   -2.179| -49.612|  -50.057|    50.14%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.173|   -2.173| -49.536|  -49.981|    50.16%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.173|   -2.173| -49.512|  -49.957|    50.16%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.166|   -2.166| -49.369|  -49.814|    50.16%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.166|   -2.166| -49.308|  -49.753|    50.17%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.166|   -2.166| -49.261|  -49.706|    50.17%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.160|   -2.160| -49.236|  -49.680|    50.17%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.160|   -2.160| -49.212|  -49.657|    50.18%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.151|   -2.151| -48.959|  -49.404|    50.19%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.150|   -2.150| -48.948|  -49.393|    50.19%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.149|   -2.149| -48.855|  -49.300|    50.19%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.149|   -2.149| -48.841|  -49.286|    50.19%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.143|   -2.143| -48.719|  -49.164|    50.20%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.143|   -2.143| -48.693|  -49.137|    50.20%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.138|   -2.138| -48.529|  -48.974|    50.22%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.135|   -2.135| -48.474|  -48.919|    50.23%|   0:00:00.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.133|   -2.133| -48.348|  -48.793|    50.25%|   0:00:01.0| 3141.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.128|   -2.128| -48.289|  -48.734|    50.25%|   0:00:00.0| 3149.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.128|   -2.128| -48.292|  -48.737|    50.25%|   0:00:00.0| 3149.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -48.184|  -48.629|    50.26%|   0:00:01.0| 3149.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.119|   -2.119| -47.944|  -48.389|    50.27%|   0:00:00.0| 3149.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.119|   -2.119| -47.939|  -48.384|    50.27%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.108|   -2.108| -47.685|  -48.130|    50.29%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.106|   -2.106| -47.662|  -48.107|    50.29%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.101|   -2.101| -47.443|  -47.888|    50.30%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -47.409|  -47.854|    50.30%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.092|   -2.092| -47.173|  -47.618|    50.30%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.088|   -2.088| -47.139|  -47.584|    50.30%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.086|   -2.086| -47.127|  -47.572|    50.30%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.079|   -2.079| -46.893|  -47.338|    50.32%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.079|   -2.079| -46.871|  -47.316|    50.32%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.072|   -2.072| -46.691|  -47.136|    50.33%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.072|   -2.072| -46.690|  -47.135|    50.33%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.066|   -2.066| -46.528|  -46.973|    50.35%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.066|   -2.066| -46.500|  -46.944|    50.34%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.063|   -2.063| -46.462|  -46.907|    50.35%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -46.253|  -46.698|    50.37%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -46.250|  -46.695|    50.37%|   0:00:01.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -46.245|  -46.689|    50.37%|   0:00:00.0| 3155.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.051|   -2.051| -46.102|  -46.547|    50.38%|   0:00:00.0| 3153.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.051|   -2.051| -46.098|  -46.543|    50.38%|   0:00:00.0| 3153.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.047|   -2.047| -45.954|  -46.398|    50.39%|   0:00:01.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.047|   -2.047| -45.936|  -46.381|    50.39%|   0:00:00.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.046|   -2.046| -45.806|  -46.251|    50.41%|   0:00:01.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.041|   -2.041| -45.760|  -46.204|    50.41%|   0:00:00.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.041|   -2.041| -45.728|  -46.173|    50.41%|   0:00:00.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.041|   -2.041| -45.727|  -46.172|    50.41%|   0:00:01.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.038|   -2.038| -45.656|  -46.101|    50.42%|   0:00:00.0| 3172.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.037|   -2.037| -45.479|  -45.924|    50.43%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.037|   -2.037| -45.479|  -45.924|    50.43%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.029|   -2.029| -45.401|  -45.846|    50.45%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.028|   -2.028| -45.399|  -45.844|    50.45%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -45.258|  -45.703|    50.47%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.024|   -2.024| -45.250|  -45.695|    50.47%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -45.203|  -45.648|    50.48%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.017|   -2.017| -45.116|  -45.561|    50.49%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.011|   -2.011| -44.993|  -45.437|    50.50%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.011|   -2.011| -44.981|  -45.426|    50.50%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.009|   -2.009| -44.902|  -45.346|    50.51%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.004|   -2.004| -44.763|  -45.208|    50.52%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.004|   -2.004| -44.758|  -45.203|    50.52%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.001|   -2.001| -44.642|  -45.087|    50.54%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.001|   -2.001| -44.640|  -45.085|    50.54%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.997|   -1.997| -44.590|  -45.035|    50.55%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.996|   -1.996| -44.574|  -45.019|    50.55%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.994|   -1.994| -44.485|  -44.929|    50.56%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.994|   -1.994| -44.479|  -44.924|    50.56%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.993|   -1.993| -44.432|  -44.877|    50.57%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.993|   -1.993| -44.427|  -44.872|    50.57%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.993|   -1.993| -44.380|  -44.824|    50.58%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.990|   -1.990| -44.345|  -44.790|    50.58%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.988|   -1.988| -44.273|  -44.718|    50.59%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.987|   -1.987| -44.275|  -44.720|    50.59%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.983|   -1.983| -44.215|  -44.660|    50.60%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.982|   -1.982| -44.152|  -44.597|    50.59%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.982|   -1.982| -44.151|  -44.596|    50.60%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.981|   -1.981| -44.123|  -44.568|    50.60%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.981|   -1.981| -44.107|  -44.552|    50.60%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.978|   -1.978| -44.039|  -44.484|    50.62%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.978|   -1.978| -44.011|  -44.455|    50.63%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.995|  -44.440|    50.63%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.943|  -44.388|    50.64%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.929|  -44.374|    50.64%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.926|  -44.371|    50.64%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.925|  -44.370|    50.65%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.923|  -44.368|    50.65%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.977|   -1.977| -43.922|  -44.366|    50.65%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.977|   -1.977| -43.877|  -44.322|    50.65%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.977|   -1.977| -43.849|  -44.294|    50.65%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.977|   -1.977| -43.842|  -44.287|    50.65%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.977|   -1.977| -43.841|  -44.286|    50.65%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.818|  -44.262|    50.66%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.816|  -44.261|    50.66%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.805|  -44.250|    50.66%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.789|  -44.234|    50.66%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.758|  -44.203|    50.66%|   0:00:00.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.755|  -44.200|    50.67%|   0:00:01.0| 3180.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.707|  -44.152|    50.69%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.977|   -1.977| -43.675|  -44.120|    50.69%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.977|   -1.977| -43.641|  -44.085|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.977|   -1.977| -43.569|  -44.014|    50.70%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.977|   -1.977| -43.556|  -44.001|    50.70%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.977|   -1.977| -43.552|  -43.997|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.977|   -1.977| -43.521|  -43.966|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.977|   -1.977| -43.518|  -43.962|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.977|   -1.977| -43.516|  -43.960|    50.70%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.977|   -1.977| -43.513|  -43.958|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.977|   -1.977| -43.504|  -43.949|    50.70%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.977|   -1.977| -43.493|  -43.938|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.977|   -1.977| -43.491|  -43.936|    50.71%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.977|   -1.977| -43.491|  -43.935|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.977|   -1.977| -43.435|  -43.880|    50.71%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.977|   -1.977| -43.434|  -43.879|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.977|   -1.977| -43.433|  -43.878|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.977|   -1.977| -43.424|  -43.869|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.977|   -1.977| -43.402|  -43.847|    50.71%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.977|   -1.977| -43.389|  -43.834|    50.72%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.977|   -1.977| -43.388|  -43.832|    50.72%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.977|   -1.977| -43.232|  -43.677|    50.72%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -43.197|  -43.642|    50.72%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.977|   -1.977| -42.988|  -43.433|    50.72%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.977|   -1.977| -42.932|  -43.376|    50.72%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.818|  -43.263|    50.72%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.977|   -1.977| -42.699|  -43.143|    50.73%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.977|   -1.977| -42.574|  -43.019|    50.73%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.977|   -1.977| -42.519|  -42.963|    50.73%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.508|  -42.952|    50.73%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.428|  -42.873|    50.73%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.330|  -42.775|    50.73%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.294|  -42.739|    50.73%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.281|  -42.726|    50.74%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.977|   -1.977| -42.267|  -42.712|    50.74%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.977|   -1.977| -42.250|  -42.694|    50.74%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.977|   -1.977| -42.221|  -42.666|    50.74%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.977|   -1.977| -42.176|  -42.621|    50.74%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.977|   -1.977| -42.148|  -42.593|    50.74%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.977|   -1.977| -42.105|  -42.550|    50.75%|   0:00:01.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.096|  -42.541|    50.75%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.072|  -42.517|    50.76%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.977|   -1.977| -42.048|  -42.493|    50.76%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.977|   -1.977| -42.041|  -42.486|    50.76%|   0:00:00.0| 3200.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.977|   -1.977| -41.954|  -42.399|    50.76%|   0:00:00.0| 3208.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.977|   -1.977| -41.587|  -42.032|    50.76%|   0:00:01.0| 3208.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.977|   -1.977| -41.583|  -42.028|    50.76%|   0:00:00.0| 3208.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.977|   -1.977| -41.579|  -42.024|    50.77%|   0:00:00.0| 3208.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.977|   -1.977| -41.579|  -42.024|    50.77%|   0:00:00.0| 3208.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:28 real=0:01:11 mem=3208.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:28 real=0:01:11 mem=3208.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.042| -0.445|
|reg2cgate | 0.050|  0.000|
|reg2reg   |-1.977|-41.579|
|HEPG      |-1.977|-41.579|
|All Paths |-1.977|-42.024|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.977 TNS Slack -42.024 Density 50.77
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:54.2/0:17:38.6 (1.2), mem = 3208.0M
(I,S,L,T): WC_VIEW: 41.2806, 22.0975, 1.13623, 64.5143
Reclaim Optimization WNS Slack -1.977  TNS Slack -42.024 Density 50.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.77%|        -|  -1.977| -42.024|   0:00:00.0| 3208.0M|
|    50.73%|       63|  -1.978| -42.032|   0:00:01.0| 3208.0M|
|    50.48%|      980|  -1.961| -41.461|   0:00:12.0| 3216.0M|
|    50.48%|       27|  -1.961| -41.358|   0:00:00.0| 3216.0M|
|    50.48%|        1|  -1.961| -41.358|   0:00:01.0| 3216.0M|
|    50.48%|        0|  -1.961| -41.358|   0:00:00.0| 3216.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.961  TNS Slack -41.358 Density 50.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.2) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 41.2334, 21.9419, 1.12182, 64.2971
*** AreaOpt [finish] : cpu/real = 0:00:40.5/0:00:15.9 (2.5), totSession cpu/real = 0:22:34.7/0:17:54.5 (1.3), mem = 3216.0M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3122.98M, totSessionCpu=0:22:35).
** GigaOpt Optimizer WNS Slack -1.961 TNS Slack -41.358 Density 50.48
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.034| -0.181|
|reg2cgate | 0.039|  0.000|
|reg2reg   |-1.961|-41.177|
|HEPG      |-1.961|-41.177|
|All Paths |-1.961|-41.358|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:10 real=0:01:28 mem=3123.0M) ***

(I,S,L,T): WC_VIEW: 41.2334, 21.9419, 1.12182, 64.2971
*** SetupOpt [finish] : cpu/real = 0:04:20.2/0:01:38.3 (2.6), totSession cpu/real = 0:22:35.5/0:17:55.3 (1.3), mem = 2915.0M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2632.88 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2632.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38377  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38376 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38376 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.735980e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        54( 0.06%)         1( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               58( 0.01%)         1( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.63 seconds, mem = 2641.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:04.0)***
Iteration  8: Total net bbox = 3.521e+05 (1.73e+05 1.79e+05)
              Est.  stn bbox = 4.564e+05 (2.29e+05 2.27e+05)
              cpu = 0:00:30.3 real = 0:00:09.0 mem = 3364.5M
Iteration  9: Total net bbox = 3.836e+05 (1.89e+05 1.95e+05)
              Est.  stn bbox = 4.926e+05 (2.48e+05 2.45e+05)
              cpu = 0:01:18 real = 0:00:21.0 mem = 3362.5M
Iteration 10: Total net bbox = 3.890e+05 (1.92e+05 1.97e+05)
              Est.  stn bbox = 4.981e+05 (2.50e+05 2.48e+05)
              cpu = 0:00:47.5 real = 0:00:14.0 mem = 3362.5M
Iteration 11: Total net bbox = 4.112e+05 (2.02e+05 2.09e+05)
              Est.  stn bbox = 5.190e+05 (2.59e+05 2.60e+05)
              cpu = 0:00:40.5 real = 0:00:12.0 mem = 3273.4M
Iteration 12: Total net bbox = 4.141e+05 (2.02e+05 2.12e+05)
              Est.  stn bbox = 5.210e+05 (2.59e+05 2.62e+05)
              cpu = 0:00:19.7 real = 0:00:06.0 mem = 3276.8M
Move report: Timing Driven Placement moves 36540 insts, mean move: 6.60 um, max move: 87.35 um
	Max move on inst (normalizer_inst/FE_RC_62_0): (372.20, 292.60) --> (427.62, 324.52)

Finished Incremental Placement (cpu=0:03:57, real=0:01:13, mem=3017.7M)
*** Starting refinePlace (0:26:35 mem=3020.7M) ***
Total net bbox length = 4.295e+05 (2.173e+05 2.122e+05) (ext = 1.752e+04)
Move report: Detail placement moves 36540 insts, mean move: 0.94 um, max move: 21.89 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_1__fifo_instance/U8): (679.48, 47.79) --> (657.60, 47.80)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:03.0 MEM: 3020.7MB
Summary Report:
Instances move: 36540 (out of 36540 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 21.89 um (Instance: core2_inst/ofifo_inst/col_idx_1__fifo_instance/U8) (679.477, 47.7895) -> (657.6, 47.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: TIEL
Total net bbox length = 4.050e+05 (1.877e+05 2.173e+05) (ext = 1.746e+04)
Runtime: CPU: 0:00:06.5 REAL: 0:00:03.0 MEM: 3020.7MB
*** Finished refinePlace (0:26:41 mem=3020.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3020.70 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3020.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38377  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38377 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38377 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.749246e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        62( 0.07%)         3( 0.00%)   ( 0.07%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               63( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.63 seconds, mem = 3020.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 121144
[NR-eGR]     M2  (2V) length: 2.163093e+05um, number of vias: 173810
[NR-eGR]     M3  (3H) length: 2.193982e+05um, number of vias: 4896
[NR-eGR]     M4  (4V) length: 4.247341e+04um, number of vias: 784
[NR-eGR]     M5  (5H) length: 1.179870e+04um, number of vias: 267
[NR-eGR]     M6  (6V) length: 4.413935e+03um, number of vias: 53
[NR-eGR]     M7  (7H) length: 4.226000e+02um, number of vias: 77
[NR-eGR]     M8  (8V) length: 7.414000e+02um, number of vias: 0
[NR-eGR] Total length: 4.955576e+05um, number of vias: 301031
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.795070e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 2971.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:07, real=0:01:18)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2632.6M)
Extraction called for design 'dualcore' of instances=36540 and nets=38496 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2632.566M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:25, real = 0:05:40, mem = 1823.9M, totSessionCpu=0:26:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2532.39)
Total number of fetched objects 38719
End delay calculation. (MEM=2860.23 CPU=0:00:05.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2860.23 CPU=0:00:06.7 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.062
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:58.0/0:19:20.1 (1.4), mem = 2860.2M
(I,S,L,T): WC_VIEW: 41.2387, 22.024, 1.12182, 64.3845
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.062 TNS Slack -44.531 Density 50.48
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.066| -0.517|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-2.062|-44.014|
|HEPG      |-2.062|-44.014|
|All Paths |-2.062|-44.531|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.062|   -2.062| -44.014|  -44.531|    50.48%|   0:00:00.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.054|   -2.054| -43.943|  -44.460|    50.48%|   0:00:01.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.033|   -2.033| -43.763|  -44.280|    50.48%|   0:00:00.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.021|   -2.021| -43.640|  -44.158|    50.48%|   0:00:00.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -43.612|  -44.129|    50.48%|   0:00:00.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.012|   -2.012| -43.530|  -44.048|    50.48%|   0:00:01.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.003|   -2.003| -43.499|  -44.016|    50.48%|   0:00:00.0| 3071.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.995|   -1.995| -43.415|  -43.932|    50.49%|   0:00:02.0| 3135.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.989|   -1.989| -43.321|  -43.839|    50.49%|   0:00:01.0| 3135.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -1.982| -43.184|  -43.701|    50.49%|   0:00:02.0| 3135.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.974|   -1.974| -43.163|  -43.680|    50.49%|   0:00:01.0| 3135.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.972|   -1.972| -43.115|  -43.632|    50.49%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.969|   -1.969| -43.078|  -43.595|    50.50%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.968|   -1.968| -43.042|  -43.559|    50.50%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.959|   -1.959| -42.804|  -43.321|    50.51%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.958|   -1.958| -42.735|  -43.252|    50.52%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.958|   -1.958| -42.709|  -43.226|    50.51%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.950|   -1.950| -42.623|  -43.141|    50.52%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.947|   -1.947| -42.575|  -43.092|    50.53%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.947|   -1.947| -42.511|  -43.028|    50.55%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.941|   -1.941| -42.384|  -42.902|    50.57%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.940|   -1.940| -42.349|  -42.866|    50.57%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.934|   -1.934| -42.224|  -42.741|    50.59%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.934|   -1.934| -42.220|  -42.737|    50.60%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.934|   -1.934| -42.216|  -42.733|    50.60%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.926|   -1.926| -42.070|  -42.587|    50.62%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.921|   -1.921| -41.984|  -42.501|    50.65%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -41.840|  -42.357|    50.67%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -41.825|  -42.343|    50.67%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.908|   -1.908| -41.649|  -42.166|    50.68%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.903|   -1.903| -41.522|  -42.039|    50.72%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.903|   -1.903| -41.507|  -42.024|    50.73%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.897|   -1.897| -41.424|  -41.942|    50.74%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.896|   -1.896| -41.428|  -41.945|    50.74%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.895|   -1.895| -41.308|  -41.826|    50.78%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.892|   -1.892| -41.269|  -41.786|    50.80%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.890|   -1.890| -41.236|  -41.754|    50.80%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.889|   -1.889| -41.244|  -41.762|    50.80%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.889|   -1.889| -41.238|  -41.755|    50.80%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -41.049|  -41.566|    50.81%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.877|   -1.877| -40.954|  -41.472|    50.83%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.877|   -1.877| -40.946|  -41.464|    50.83%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.871|   -1.871| -40.811|  -41.328|    50.85%|   0:00:01.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.871|   -1.871| -40.800|  -41.317|    50.85%|   0:00:00.0| 3154.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.870|   -1.870| -42.077|  -42.594|    50.86%|   0:00:01.0| 3216.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.864|   -1.864| -41.904|  -42.421|    50.87%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.862|   -1.862| -41.737|  -42.254|    50.88%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.857|   -1.857| -41.660|  -42.178|    50.88%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.861|   -1.861| -41.572|  -42.090|    50.90%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.853|   -1.853| -41.543|  -42.061|    50.90%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.853|   -1.853| -41.543|  -42.060|    50.90%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.852|   -1.852| -41.472|  -41.990|    50.91%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.849|   -1.849| -41.396|  -41.913|    50.92%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.847|   -1.847| -41.363|  -41.880|    50.93%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.847|   -1.847| -41.362|  -41.879|    50.93%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.847|   -1.847| -41.334|  -41.852|    50.94%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.841|   -1.841| -41.253|  -41.770|    50.95%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.839|   -1.839| -41.174|  -41.691|    50.95%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.836|   -1.836| -41.156|  -41.673|    50.96%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.830|   -1.830| -41.094|  -41.611|    50.96%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.830|   -1.830| -41.085|  -41.602|    50.96%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.830|   -1.830| -41.050|  -41.567|    50.98%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.828|   -1.828| -41.022|  -41.540|    50.99%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.825|   -1.825| -40.916|  -41.433|    51.00%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.822|   -1.822| -40.885|  -41.403|    51.00%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.821|   -1.821| -40.849|  -41.366|    51.01%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.818|   -1.818| -40.769|  -41.286|    51.01%|   0:00:01.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.816|   -1.816| -40.749|  -41.266|    51.01%|   0:00:00.0| 3235.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.815|   -1.815| -40.731|  -41.249|    51.01%|   0:00:04.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.811|   -1.811| -40.678|  -41.196|    51.00%|   0:00:05.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.811|   -1.811| -40.622|  -41.140|    51.00%|   0:00:03.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.807|   -1.807| -40.604|  -41.121|    51.01%|   0:00:00.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.806|   -1.806| -40.599|  -41.116|    51.01%|   0:00:04.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.806|   -1.806| -40.597|  -41.114|    51.01%|   0:00:00.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.805|   -1.805| -40.500|  -41.018|    51.03%|   0:00:01.0| 3244.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.805|   -1.805| -40.479|  -40.996|    51.03%|   0:00:01.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.805|   -1.805| -40.473|  -40.990|    51.03%|   0:00:01.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.799|   -1.799| -40.434|  -40.951|    51.03%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.798|   -1.798| -40.414|  -40.932|    51.03%|   0:00:03.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.798|   -1.798| -40.413|  -40.931|    51.03%|   0:00:01.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.793|   -1.793| -40.264|  -40.782|    51.04%|   0:00:01.0| 3282.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.792|   -1.792| -40.290|  -40.808|    51.04%|   0:00:03.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.791|   -1.791| -40.264|  -40.782|    51.04%|   0:00:03.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.790|   -1.790| -40.247|  -40.764|    51.04%|   0:00:01.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.789|   -1.789| -40.229|  -40.746|    51.04%|   0:00:04.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.785|   -1.785| -40.069|  -40.587|    51.05%|   0:00:01.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.779|   -1.779| -39.918|  -40.435|    51.06%|   0:00:02.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.779|   -1.779| -39.914|  -40.431|    51.06%|   0:00:02.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.776|   -1.776| -39.872|  -40.389|    51.07%|   0:00:00.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.776|   -1.776| -39.870|  -40.388|    51.07%|   0:00:02.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.773|   -1.773| -39.822|  -40.340|    51.09%|   0:00:00.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.773|   -1.773| -39.738|  -40.255|    51.10%|   0:00:02.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.770|   -1.770| -39.696|  -40.214|    51.10%|   0:00:01.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.769|   -1.769| -39.691|  -40.208|    51.10%|   0:00:01.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.769|   -1.769| -39.688|  -40.206|    51.11%|   0:00:01.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -39.662|  -40.180|    51.11%|   0:00:00.0| 3406.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -39.648|  -40.166|    51.11%|   0:00:04.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.766|   -1.766| -39.611|  -40.128|    51.12%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -39.608|  -40.125|    51.12%|   0:00:00.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766| -39.596|  -40.113|    51.12%|   0:00:02.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.764|   -1.764| -39.529|  -40.046|    51.13%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.762|   -1.762| -39.519|  -40.036|    51.13%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.762|   -1.762| -39.460|  -39.977|    51.14%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.760|   -1.760| -39.471|  -39.988|    51.14%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.760|   -1.760| -39.399|  -39.916|    51.14%|   0:00:02.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.755|   -1.755| -39.365|  -39.882|    51.15%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.755|   -1.755| -39.349|  -39.867|    51.15%|   0:00:00.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -39.301|  -39.818|    51.15%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.752|   -1.752| -39.230|  -39.748|    51.16%|   0:00:02.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.749|   -1.749| -39.119|  -39.637|    51.17%|   0:00:00.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.748|   -1.748| -39.108|  -39.625|    51.17%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.745|   -1.745| -39.064|  -39.581|    51.18%|   0:00:02.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.745|   -1.745| -39.064|  -39.581|    51.18%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.743|   -1.743| -39.004|  -39.521|    51.19%|   0:00:01.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.742|   -1.742| -38.996|  -39.514|    51.19%|   0:00:02.0| 3386.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -38.942|  -39.460|    51.20%|   0:00:02.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -38.936|  -39.454|    51.20%|   0:00:02.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.738|   -1.738| -38.953|  -39.471|    51.21%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.738|   -1.738| -38.944|  -39.462|    51.21%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.737|   -1.737| -38.922|  -39.439|    51.22%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.733|   -1.733| -38.845|  -39.362|    51.23%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.734|   -1.734| -38.827|  -39.344|    51.23%|   0:00:02.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.732|   -1.732| -38.790|  -39.307|    51.24%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.732|   -1.732| -38.778|  -39.296|    51.24%|   0:00:01.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.728|   -1.728| -38.733|  -39.250|    51.25%|   0:00:00.0| 3377.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.728|   -1.728| -38.692|  -39.210|    51.27%|   0:00:03.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.726|   -1.726| -38.673|  -39.191|    51.27%|   0:00:01.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.726|   -1.726| -38.665|  -39.182|    51.27%|   0:00:03.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.724|   -1.724| -38.625|  -39.143|    51.28%|   0:00:01.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.724|   -1.724| -38.606|  -39.123|    51.28%|   0:00:04.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.723|   -1.723| -38.524|  -39.042|    51.29%|   0:00:00.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.722|   -1.722| -38.516|  -39.033|    51.29%|   0:00:01.0| 3370.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.722|   -1.722| -38.512|  -39.030|    51.29%|   0:00:01.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.721|   -1.721| -38.496|  -39.013|    51.30%|   0:00:00.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.720|   -1.720| -38.464|  -38.982|    51.31%|   0:00:02.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.718|   -1.718| -38.458|  -38.975|    51.31%|   0:00:01.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.719|   -1.719| -38.452|  -38.969|    51.31%|   0:00:02.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.718|   -1.718| -38.447|  -38.965|    51.32%|   0:00:00.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.716|   -1.716| -38.441|  -38.958|    51.32%|   0:00:00.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.716|   -1.716| -38.442|  -38.959|    51.32%|   0:00:02.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.716|   -1.716| -38.428|  -38.945|    51.33%|   0:00:01.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.715|   -1.715| -38.417|  -38.934|    51.33%|   0:00:01.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.714|   -1.714| -38.415|  -38.932|    51.33%|   0:00:00.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.713|   -1.713| -38.406|  -38.923|    51.34%|   0:00:01.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.712|   -1.712| -38.398|  -38.915|    51.35%|   0:00:02.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.713|   -1.713| -38.397|  -38.915|    51.35%|   0:00:02.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.711|   -1.711| -38.370|  -38.887|    51.35%|   0:00:00.0| 3357.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.711|   -1.711| -38.360|  -38.877|    51.36%|   0:00:02.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.709|   -1.709| -38.325|  -38.842|    51.37%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.709|   -1.709| -38.324|  -38.841|    51.37%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.708|   -1.708| -38.325|  -38.842|    51.38%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.707|   -1.707| -38.302|  -38.819|    51.39%|   0:00:02.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.707|   -1.707| -38.267|  -38.785|    51.39%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.707|   -1.707| -38.266|  -38.783|    51.39%|   0:00:00.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -38.266|  -38.783|    51.39%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -38.258|  -38.775|    51.40%|   0:00:01.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.706|   -1.706| -38.247|  -38.765|    51.40%|   0:00:00.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.709|   -1.709| -38.285|  -38.802|    51.51%|   0:00:06.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.711|   -1.711| -38.297|  -38.815|    51.54%|   0:00:02.0| 3351.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:24 real=0:02:44 mem=3351.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.066|   -1.711|  -0.517|  -38.815|    51.54%|   0:00:00.0| 3351.5M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_28_/D               |
|   0.005|   -1.711|   0.000|  -38.298|    51.54%|   0:00:01.0| 3389.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_13_/D           |
|   0.008|   -1.711|   0.000|  -38.298|    51.54%|   0:00:00.0| 3389.6M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_14_/D               |
|   0.009|   -1.711|   0.000|  -38.298|    51.54%|   0:00:00.0| 3389.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_13_/D               |
|   0.017|   -1.711|   0.000|  -38.298|    51.55%|   0:00:00.0| 3389.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_58_/D           |
|   0.017|   -1.711|   0.000|  -38.297|    51.55%|   0:00:00.0| 3389.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_58_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:01.0 mem=3389.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:27 real=0:02:45 mem=3389.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.711|-38.297|
|HEPG      |-1.711|-38.297|
|All Paths |-1.711|-38.297|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.711 TNS Slack -38.297 Density 51.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:36.0/0:22:15.4 (1.9), mem = 3389.6M
(I,S,L,T): WC_VIEW: 43.0121, 23.7037, 1.16272, 67.8786
Reclaim Optimization WNS Slack -1.711  TNS Slack -38.297 Density 51.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.55%|        -|  -1.711| -38.297|   0:00:00.0| 3389.6M|
|    51.53%|       21|  -1.712| -38.300|   0:00:01.0| 3389.6M|
|    51.34%|      731|  -1.701| -38.102|   0:00:11.0| 3389.6M|
|    51.33%|       22|  -1.701| -38.102|   0:00:00.0| 3389.6M|
|    51.33%|        1|  -1.701| -38.102|   0:00:01.0| 3389.6M|
|    51.33%|        0|  -1.701| -38.102|   0:00:00.0| 3389.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.701  TNS Slack -38.102 Density 51.33
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 179 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.4) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 42.7777, 23.5189, 1.15335, 67.45
*** AreaOpt [finish] : cpu/real = 0:00:37.6/0:00:15.0 (2.5), totSession cpu/real = 0:42:13.6/0:22:30.4 (1.9), mem = 3389.6M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=3271.61M, totSessionCpu=0:42:14).
*** Starting refinePlace (0:42:14 mem=3271.6M) ***
Total net bbox length = 4.080e+05 (1.896e+05 2.184e+05) (ext = 1.746e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3271.6MB
Move report: Detail placement moves 4632 insts, mean move: 0.52 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OCPC2473_sum_2): (380.60, 127.00) --> (378.60, 125.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3354.0MB
Summary Report:
Instances move: 4632 (out of 36662 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 3.80 um (Instance: normalizer_inst/FE_OCPC2473_sum_2) (380.6, 127) -> (378.6, 125.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.091e+05 (1.905e+05 2.186e+05) (ext = 1.746e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3354.0MB
*** Finished refinePlace (0:42:15 mem=3354.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3354.0M)


Density : 0.5133
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3354.0M) ***
** GigaOpt Optimizer WNS Slack -1.701 TNS Slack -38.104 Density 51.33
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.701|-38.104|
|HEPG      |-1.701|-38.104|
|All Paths |-1.701|-38.104|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.701|   -1.701| -38.104|  -38.104|    51.33%|   0:00:00.0| 3354.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.694|   -1.694| -37.948|  -37.948|    51.39%|   0:00:26.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.691|   -1.691| -37.923|  -37.923|    51.39%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.691|   -1.691| -37.920|  -37.920|    51.39%|   0:00:04.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.686|   -1.686| -37.743|  -37.743|    51.43%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.683|   -1.683| -37.576|  -37.576|    51.49%|   0:00:03.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.683|   -1.683| -37.575|  -37.575|    51.48%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.679|   -1.679| -37.530|  -37.530|    51.51%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.676|   -1.676| -37.463|  -37.463|    51.52%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.670|   -1.670| -37.382|  -37.382|    51.55%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.670|   -1.670| -37.379|  -37.379|    51.55%|   0:00:05.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.670|   -1.670| -37.378|  -37.378|    51.55%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.668|   -1.668| -37.370|  -37.370|    51.62%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.668|   -1.668| -37.370|  -37.370|    51.62%|   0:00:03.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.668|   -1.668| -37.359|  -37.359|    51.62%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.664|   -1.664| -37.293|  -37.293|    51.64%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.663|   -1.663| -37.264|  -37.264|    51.64%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.661|   -1.661| -37.203|  -37.203|    51.68%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.660|   -1.660| -37.130|  -37.130|    51.70%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.660|   -1.660| -37.128|  -37.128|    51.70%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.655|   -1.655| -37.059|  -37.059|    51.72%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.654|   -1.654| -36.990|  -36.990|    51.77%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.655|   -1.655| -36.984|  -36.984|    51.79%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.651|   -1.651| -36.961|  -36.961|    51.80%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.651|   -1.651| -36.960|  -36.960|    51.80%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.650|   -1.650| -36.898|  -36.898|    51.83%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.646|   -1.646| -36.877|  -36.877|    51.86%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.646|   -1.646| -36.869|  -36.869|    51.86%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.645|   -1.645| -36.844|  -36.844|    51.89%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.644|   -1.644| -36.817|  -36.817|    51.92%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.640|   -1.640| -36.741|  -36.741|    51.95%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.641|   -1.641| -36.714|  -36.714|    51.99%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.637|   -1.637| -36.697|  -36.697|    52.00%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.637|   -1.637| -36.667|  -36.667|    52.02%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.632|   -1.632| -36.620|  -36.620|    52.04%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.630|   -1.630| -36.522|  -36.522|    52.09%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.627|   -1.627| -36.566|  -36.566|    52.11%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.626|   -1.626| -36.534|  -36.534|    52.17%|   0:00:03.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.626|   -1.626| -36.531|  -36.531|    52.17%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.624|   -1.624| -36.484|  -36.484|    52.22%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.619|   -1.619| -36.480|  -36.480|    52.26%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.619|   -1.619| -36.477|  -36.477|    52.26%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.618|   -1.618| -36.590|  -36.590|    52.33%|   0:00:01.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.618|   -1.618| -36.583|  -36.583|    52.37%|   0:00:01.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.616|   -1.616| -36.664|  -36.664|    52.38%|   0:00:01.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.616|   -1.616| -36.662|  -36.662|    52.38%|   0:00:00.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -36.625|  -36.625|    52.39%|   0:00:01.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.612|   -1.612| -36.671|  -36.671|    52.45%|   0:00:02.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.613|   -1.613| -36.628|  -36.628|    52.45%|   0:00:01.0| 3464.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.612|   -1.612| -36.595|  -36.595|    52.48%|   0:00:01.0| 3445.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.612|   -1.612| -36.866|  -36.866|    52.88%|   0:00:14.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.611|   -1.611| -36.833|  -36.833|    52.88%|   0:00:02.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.610|   -1.610| -36.828|  -36.828|    52.89%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.609|   -1.609| -36.815|  -36.815|    52.90%|   0:00:00.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.607|   -1.607| -36.789|  -36.789|    52.90%|   0:00:04.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.607|   -1.607| -36.785|  -36.785|    52.92%|   0:00:04.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.606|   -1.606| -36.774|  -36.774|    52.93%|   0:00:00.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.607|   -1.607| -36.769|  -36.769|    52.95%|   0:00:02.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.605|   -1.605| -36.717|  -36.717|    52.95%|   0:00:00.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.605|   -1.605| -36.705|  -36.705|    52.95%|   0:00:01.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -36.699|  -36.699|    52.95%|   0:00:01.0| 3433.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -36.638|  -36.638|    52.97%|   0:00:02.0| 3415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -36.640|  -36.640|    52.98%|   0:00:01.0| 3415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -36.590|  -36.590|    52.99%|   0:00:02.0| 3434.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -36.616|  -36.616|    53.12%|   0:00:05.0| 3434.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -36.616|  -36.616|    53.12%|   0:00:00.0| 3434.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:56 real=0:01:58 mem=3434.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.603|   0.000|  -36.616|    53.12%|   0:00:00.0| 3434.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_5_/D            |
|   0.001|   -1.603|   0.000|  -36.616|    53.13%|   0:00:01.0| 3511.0M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_17_/D               |
|   0.009|   -1.603|   0.000|  -36.616|    53.13%|   0:00:00.0| 3511.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.016|   -1.603|   0.000|  -36.616|    53.13%|   0:00:00.0| 3511.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_8_/D            |
|   0.016|   -1.603|   0.000|  -36.616|    53.13%|   0:00:00.0| 3511.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_8_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=3511.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:58 real=0:01:59 mem=3511.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.603|-36.616|
|HEPG      |-1.603|-36.616|
|All Paths |-1.603|-36.616|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.603 TNS Slack -36.616 Density 53.13
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:15.0/0:24:31.3 (2.2), mem = 3511.0M
(I,S,L,T): WC_VIEW: 45.6807, 25.854, 1.21556, 72.7503
Reclaim Optimization WNS Slack -1.603  TNS Slack -36.616 Density 53.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.13%|        -|  -1.603| -36.616|   0:00:00.0| 3511.0M|
|    53.08%|       78|  -1.603| -36.630|   0:00:02.0| 3511.0M|
|    52.85%|      871|  -1.589| -36.321|   0:00:11.0| 3511.0M|
|    52.85%|        4|  -1.589| -36.321|   0:00:01.0| 3511.0M|
|    52.85%|        0|  -1.589| -36.321|   0:00:00.0| 3511.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.589  TNS Slack -36.321 Density 52.85
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 257 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.7) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 45.2206, 25.538, 1.20453, 71.9631
*** AreaOpt [finish] : cpu/real = 0:00:40.9/0:00:16.3 (2.5), totSession cpu/real = 0:54:55.9/0:24:47.6 (2.2), mem = 3511.0M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:16, mem=3383.95M, totSessionCpu=0:54:56).
*** Starting refinePlace (0:54:56 mem=3389.0M) ***
Total net bbox length = 4.122e+05 (1.926e+05 2.196e+05) (ext = 1.747e+04)
Move report: Timing Driven Placement moves 10780 insts, mean move: 8.09 um, max move: 98.00 um
	Max move on inst (normalizer_inst/FE_RC_418_0): (377.80, 292.60) --> (425.40, 343.00)
	Runtime: CPU: 0:00:12.7 REAL: 0:00:04.0 MEM: 3430.1MB
Move report: Detail placement moves 6264 insts, mean move: 0.53 um, max move: 4.00 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_8__mac_col_inst/U36): (468.60, 200.80) --> (470.80, 199.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3478.1MB
Summary Report:
Instances move: 12155 (out of 37322 movable)
Instances flipped: 51
Mean displacement: 7.26 um
Max displacement: 97.80 um (Instance: normalizer_inst/FE_RC_418_0) (377.8, 292.6) -> (425.2, 343)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.203e+05 (1.977e+05 2.226e+05) (ext = 1.760e+04)
Runtime: CPU: 0:00:13.9 REAL: 0:00:05.0 MEM: 3478.1MB
*** Finished refinePlace (0:55:10 mem=3478.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3478.1M)


Density : 0.5285
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.5 real=0:00:07.0 mem=3478.1M) ***
** GigaOpt Optimizer WNS Slack -1.649 TNS Slack -37.238 Density 52.85
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.649|-37.238|
|HEPG      |-1.649|-37.238|
|All Paths |-1.649|-37.238|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.649|   -1.649| -37.238|  -37.238|    52.85%|   0:00:00.0| 3478.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.626|   -1.626| -36.984|  -36.984|    52.86%|   0:00:05.0| 3497.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.626|   -1.626| -36.977|  -36.977|    52.85%|   0:00:03.0| 3535.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.620|   -1.620| -36.929|  -36.929|    52.86%|   0:00:00.0| 3535.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.617|   -1.617| -36.904|  -36.904|    52.86%|   0:00:02.0| 3535.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.617|   -1.617| -36.870|  -36.870|    52.86%|   0:00:03.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.608|   -1.608| -36.741|  -36.741|    52.88%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.608|   -1.608| -36.733|  -36.733|    52.88%|   0:00:05.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.602|   -1.602| -36.620|  -36.620|    52.93%|   0:00:02.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.602|   -1.602| -36.614|  -36.614|    52.93%|   0:00:02.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.595|   -1.595| -36.488|  -36.488|    52.97%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.595|   -1.595| -36.490|  -36.490|    52.97%|   0:00:05.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.594|   -1.594| -36.409|  -36.409|    53.02%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.591|   -1.591| -36.424|  -36.424|    53.07%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.591|   -1.591| -36.413|  -36.413|    53.07%|   0:00:00.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.584|   -1.584| -36.390|  -36.390|    53.11%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.582|   -1.582| -36.323|  -36.323|    53.15%|   0:00:02.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.582|   -1.582| -36.320|  -36.320|    53.15%|   0:00:00.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.577|   -1.577| -36.266|  -36.266|    53.18%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.577|   -1.577| -36.257|  -36.257|    53.18%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.577|   -1.577| -36.219|  -36.219|    53.24%|   0:00:02.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.576|   -1.576| -36.131|  -36.131|    53.26%|   0:00:00.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.072|  -36.072|    53.28%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.568|   -1.568| -35.982|  -35.982|    53.31%|   0:00:02.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.565|   -1.565| -35.930|  -35.930|    53.34%|   0:00:01.0| 3554.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.564|   -1.564| -35.870|  -35.870|    53.41%|   0:00:03.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.564|   -1.564| -35.868|  -35.868|    53.41%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.561|   -1.561| -35.831|  -35.831|    53.43%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.560|   -1.560| -35.764|  -35.764|    53.44%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.558|   -1.558| -35.740|  -35.740|    53.46%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.558|   -1.558| -35.739|  -35.739|    53.46%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.556|   -1.556| -35.697|  -35.697|    53.48%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.553|   -1.553| -35.666|  -35.666|    53.49%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.552|   -1.552| -35.656|  -35.656|    53.51%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.552|   -1.552| -35.615|  -35.615|    53.52%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.553|   -1.553| -35.600|  -35.600|    53.53%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.550|   -1.550| -35.585|  -35.585|    53.53%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.548|   -1.548| -35.566|  -35.566|    53.55%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548| -35.565|  -35.565|    53.55%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.546|   -1.546| -35.502|  -35.502|    53.58%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -35.502|  -35.502|    53.58%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.544|   -1.544| -35.477|  -35.477|    53.61%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -35.464|  -35.464|    53.66%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -35.455|  -35.455|    53.65%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -35.450|  -35.450|    53.68%|   0:00:03.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -35.445|  -35.445|    53.68%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.545|   -1.545| -35.499|  -35.499|    53.94%|   0:00:08.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.545|   -1.545| -35.495|  -35.495|    53.99%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.545|   -1.545| -35.484|  -35.484|    54.03%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.545|   -1.545| -35.484|  -35.484|    54.03%|   0:00:00.0| 3573.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:50 real=0:01:14 mem=3573.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.545|   0.000|  -35.484|    54.03%|   0:00:00.0| 3573.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_2_/D            |
|   0.006|   -1.545|   0.000|  -35.484|    54.03%|   0:00:00.0| 3611.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_13_/D               |
|   0.015|   -1.545|   0.000|  -35.484|    54.04%|   0:00:01.0| 3611.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_52_/D           |
|   0.015|   -1.545|   0.000|  -35.484|    54.04%|   0:00:00.0| 3611.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_52_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3611.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:51 real=0:01:16 mem=3611.6M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.545|-35.484|
|HEPG      |-1.545|-35.484|
|All Paths |-1.545|-35.484|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.545 TNS Slack -35.484 Density 54.04
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:02:04.4/0:26:10.0 (2.4), mem = 3611.6M
(I,S,L,T): WC_VIEW: 47.2016, 27.3531, 1.24886, 75.8036
Reclaim Optimization WNS Slack -1.545  TNS Slack -35.484 Density 54.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.04%|        -|  -1.545| -35.484|   0:00:00.0| 3611.6M|
|    53.99%|       76|  -1.545| -35.327|   0:00:02.0| 3611.6M|
|    53.74%|      988|  -1.538| -35.205|   0:00:12.0| 3611.6M|
|    53.73%|        5|  -1.538| -35.203|   0:00:00.0| 3611.6M|
|    53.73%|        0|  -1.538| -35.203|   0:00:00.0| 3611.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.538  TNS Slack -35.203 Density 53.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 289 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.8) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 46.7278, 26.9999, 1.23687, 74.9646
*** AreaOpt [finish] : cpu/real = 0:00:40.0/0:00:15.8 (2.5), totSession cpu/real = 1:02:44.4/0:26:25.8 (2.4), mem = 3611.6M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3471.62M, totSessionCpu=1:02:44).
*** Starting refinePlace (1:02:45 mem=3471.6M) ***
Total net bbox length = 4.227e+05 (1.988e+05 2.239e+05) (ext = 1.760e+04)
Move report: Timing Driven Placement moves 6265 insts, mean move: 4.01 um, max move: 44.20 um
	Max move on inst (normalizer_inst/FE_RC_857_0): (390.00, 231.40) --> (380.00, 265.60)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:04.0 MEM: 3494.7MB
Move report: Detail placement moves 6859 insts, mean move: 0.58 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U4192): (308.40, 251.20) --> (306.20, 249.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3546.7MB
Summary Report:
Instances move: 10085 (out of 37475 movable)
Instances flipped: 16
Mean displacement: 2.74 um
Max displacement: 44.00 um (Instance: normalizer_inst/FE_RC_857_0) (390, 231.4) -> (380.2, 265.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.259e+05 (2.012e+05 2.247e+05) (ext = 1.761e+04)
Runtime: CPU: 0:00:09.8 REAL: 0:00:04.0 MEM: 3546.7MB
*** Finished refinePlace (1:02:55 mem=3546.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3546.7M)


Density : 0.5373
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.6 real=0:00:05.0 mem=3546.7M) ***
** GigaOpt Optimizer WNS Slack -1.554 TNS Slack -35.529 Density 53.73
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.554|-35.529|
|HEPG      |-1.554|-35.529|
|All Paths |-1.554|-35.529|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.554|   -1.554| -35.529|  -35.529|    53.73%|   0:00:00.0| 3546.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.538|   -1.538| -35.131|  -35.131|    53.84%|   0:00:26.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.535|   -1.535| -35.079|  -35.079|    53.85%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.535|   -1.535| -35.064|  -35.064|    53.85%|   0:00:03.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.533|   -1.533| -34.987|  -34.987|    53.89%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.980|  -34.980|    53.89%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.975|  -34.975|    53.89%|   0:00:02.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.963|  -34.963|    53.89%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.921|  -34.921|    53.93%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.526|   -1.526| -34.835|  -34.835|    53.94%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.523|   -1.523| -34.821|  -34.821|    53.96%|   0:00:03.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.523|   -1.523| -34.818|  -34.818|    53.96%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.521|   -1.521| -34.758|  -34.758|    54.01%|   0:00:02.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.520|   -1.520| -34.757|  -34.757|    54.01%|   0:00:02.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.518|   -1.518| -34.704|  -34.704|    54.04%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.517|   -1.517| -34.663|  -34.663|    54.06%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -34.638|  -34.638|    54.09%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.515|   -1.515| -34.629|  -34.629|    54.12%|   0:00:02.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.511|   -1.511| -34.562|  -34.562|    54.14%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.512|   -1.512| -34.559|  -34.559|    54.18%|   0:00:03.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.511|   -1.511| -34.520|  -34.520|    54.20%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.510|   -1.510| -34.508|  -34.508|    54.20%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.509|   -1.509| -34.493|  -34.493|    54.21%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.468|  -34.468|    54.23%|   0:00:01.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.486|  -34.486|    54.26%|   0:00:02.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.483|  -34.483|    54.27%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.514|   -1.514| -34.601|  -34.601|    54.56%|   0:00:08.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.514|   -1.514| -34.601|  -34.601|    54.56%|   0:00:00.0| 3623.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:45 real=0:01:04 mem=3623.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.514|   0.000|  -34.601|    54.56%|   0:00:00.0| 3623.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.009|   -1.514|   0.000|  -34.601|    54.56%|   0:00:01.0| 3715.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.017|   -1.514|   0.000|  -34.601|    54.56%|   0:00:00.0| 3715.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.017|   -1.514|   0.000|  -34.601|    54.56%|   0:00:00.0| 3715.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3715.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:46 real=0:01:05 mem=3715.4M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.038|  0.000|
|reg2reg   |-1.514|-34.601|
|HEPG      |-1.514|-34.601|
|All Paths |-1.514|-34.601|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.514 TNS Slack -34.601 Density 54.56
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:09:43.1/0:27:37.2 (2.5), mem = 3715.4M
(I,S,L,T): WC_VIEW: 48.0176, 28.1993, 1.267, 77.4839
Reclaim Optimization WNS Slack -1.514  TNS Slack -34.601 Density 54.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.56%|        -|  -1.514| -34.601|   0:00:00.0| 3715.4M|
|    54.54%|       43|  -1.514| -34.642|   0:00:02.0| 3715.4M|
|    54.29%|      981|  -1.505| -34.431|   0:00:13.0| 3715.4M|
|    54.29%|        2|  -1.505| -34.431|   0:00:00.0| 3715.4M|
|    54.29%|        0|  -1.505| -34.431|   0:00:00.0| 3715.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.505  TNS Slack -34.431 Density 54.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 314 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.9) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 47.5845, 27.8674, 1.25603, 76.708
*** AreaOpt [finish] : cpu/real = 0:00:42.2/0:00:16.5 (2.5), totSession cpu/real = 1:10:25.3/0:27:53.7 (2.5), mem = 3715.4M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:16, mem=3535.41M, totSessionCpu=1:10:25).
*** Starting refinePlace (1:10:26 mem=3536.4M) ***
Total net bbox length = 4.271e+05 (2.018e+05 2.252e+05) (ext = 1.761e+04)
Move report: Timing Driven Placement moves 6627 insts, mean move: 5.93 um, max move: 80.00 um
	Max move on inst (normalizer_inst/FE_RC_738_0): (386.20, 276.40) --> (347.60, 317.80)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:04.0 MEM: 3572.1MB
Move report: Detail placement moves 6716 insts, mean move: 0.56 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U6490): (427.60, 254.80) --> (428.60, 251.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3624.1MB
Summary Report:
Instances move: 10468 (out of 37610 movable)
Instances flipped: 10
Mean displacement: 4.00 um
Max displacement: 80.80 um (Instance: normalizer_inst/FE_RC_738_0) (386.2, 276.4) -> (346.8, 317.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.295e+05 (2.035e+05 2.260e+05) (ext = 1.767e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:04.0 MEM: 3624.1MB
*** Finished refinePlace (1:10:36 mem=3624.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3624.1M)


Density : 0.5429
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.8 real=0:00:06.0 mem=3624.1M) ***
** GigaOpt Optimizer WNS Slack -1.531 TNS Slack -34.806 Density 54.29
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.080|  0.000|
|reg2reg   |-1.531|-34.806|
|HEPG      |-1.531|-34.806|
|All Paths |-1.531|-34.806|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.531|   -1.531| -34.806|  -34.806|    54.29%|   0:00:00.0| 3624.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.511|   -1.511| -34.567|  -34.567|    54.39%|   0:00:28.0| 3700.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.515|   -1.515| -34.624|  -34.624|    54.79%|   0:00:27.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.513|   -1.513| -34.588|  -34.588|    54.81%|   0:00:00.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.513|   -1.513| -34.583|  -34.583|    54.80%|   0:00:01.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.559|  -34.559|    54.81%|   0:00:01.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.556|  -34.556|    54.81%|   0:00:02.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.508|   -1.508| -34.496|  -34.496|    54.84%|   0:00:01.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.507|   -1.507| -34.481|  -34.481|    54.84%|   0:00:03.0| 3719.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.505|   -1.505| -34.452|  -34.452|    54.86%|   0:00:01.0| 3714.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -34.446|  -34.446|    54.86%|   0:00:03.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -34.443|  -34.443|    54.86%|   0:00:00.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -34.423|  -34.423|    54.88%|   0:00:01.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.503|   -1.503| -34.461|  -34.461|    54.90%|   0:00:00.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.502|   -1.502| -34.457|  -34.457|    54.91%|   0:00:04.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.502|   -1.502| -34.453|  -34.453|    54.91%|   0:00:03.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.500|   -1.500| -34.381|  -34.381|    54.93%|   0:00:00.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.500|   -1.500| -34.371|  -34.371|    54.95%|   0:00:04.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.497|   -1.497| -34.355|  -34.355|    54.96%|   0:00:00.0| 3752.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.496|   -1.496| -34.298|  -34.298|    54.98%|   0:00:03.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -34.282|  -34.282|    55.16%|   0:00:05.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -34.273|  -34.273|    55.16%|   0:00:02.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -34.270|  -34.270|    55.17%|   0:00:01.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -34.238|  -34.238|    55.17%|   0:00:00.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.499|   -1.499| -34.280|  -34.280|    55.28%|   0:00:04.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.497|   -1.497| -34.268|  -34.268|    55.27%|   0:00:02.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.495|   -1.495| -34.251|  -34.251|    55.28%|   0:00:01.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.496|   -1.496| -34.257|  -34.257|    55.29%|   0:00:02.0| 3742.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:36 real=0:01:39 mem=3742.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.496|   0.000|  -34.257|    55.29%|   0:00:00.0| 3742.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.009|   -1.496|   0.000|  -34.257|    55.30%|   0:00:00.0| 3780.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.017|   -1.496|   0.000|  -34.257|    55.30%|   0:00:00.0| 3780.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.017|   -1.496|   0.000|  -34.257|    55.30%|   0:00:00.0| 3780.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:00.0 mem=3780.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:38 real=0:01:39 mem=3780.8M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.080|  0.000|
|reg2reg   |-1.496|-34.257|
|HEPG      |-1.496|-34.257|
|All Paths |-1.496|-34.257|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.496 TNS Slack -34.257 Density 55.30
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:16.7/0:29:39.6 (2.7), mem = 3780.8M
(I,S,L,T): WC_VIEW: 49.0191, 29.3039, 1.29064, 79.6136
Reclaim Optimization WNS Slack -1.496  TNS Slack -34.257 Density 55.30
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.30%|        -|  -1.496| -34.257|   0:00:00.0| 3780.8M|
|    55.26%|       61|  -1.496| -34.263|   0:00:01.0| 3780.8M|
|    54.96%|     1088|  -1.482| -34.005|   0:00:13.0| 3780.8M|
|    54.96%|        6|  -1.482| -34.005|   0:00:00.0| 3780.8M|
|    54.96%|        0|  -1.482| -34.005|   0:00:01.0| 3780.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.482  TNS Slack -34.005 Density 54.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.5) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 48.473, 28.895, 1.2774, 78.6455
*** AreaOpt [finish] : cpu/real = 0:00:42.7/0:00:16.7 (2.6), totSession cpu/real = 1:21:59.4/0:29:56.3 (2.7), mem = 3780.8M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3647.77M, totSessionCpu=1:21:59).
*** Starting refinePlace (1:22:00 mem=3647.8M) ***
Total net bbox length = 4.318e+05 (2.046e+05 2.272e+05) (ext = 1.767e+04)
Move report: Timing Driven Placement moves 12603 insts, mean move: 5.62 um, max move: 82.40 um
	Max move on inst (normalizer_inst/FE_RC_1676_0): (356.00, 163.00) --> (400.60, 200.80)
	Runtime: CPU: 0:00:11.5 REAL: 0:00:05.0 MEM: 3689.7MB
Move report: Detail placement moves 7539 insts, mean move: 0.60 um, max move: 4.20 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add0_reg_l1_reg_0_): (480.60, 235.00) --> (480.00, 231.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3734.7MB
Summary Report:
Instances move: 14021 (out of 37894 movable)
Instances flipped: 15
Mean displacement: 5.15 um
Max displacement: 83.20 um (Instance: normalizer_inst/FE_RC_1676_0) (356, 163) -> (401.4, 200.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.332e+05 (2.066e+05 2.266e+05) (ext = 1.770e+04)
Runtime: CPU: 0:00:12.8 REAL: 0:00:05.0 MEM: 3734.7MB
*** Finished refinePlace (1:22:13 mem=3734.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3734.7M)


Density : 0.5496
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.4 real=0:00:06.0 mem=3734.7M) ***
** GigaOpt Optimizer WNS Slack -1.523 TNS Slack -34.590 Density 54.96
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.080|  0.000|
|reg2reg   |-1.523|-34.590|
|HEPG      |-1.523|-34.590|
|All Paths |-1.523|-34.590|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.523| -34.590|  -34.590|    54.96%|   0:00:00.0| 3734.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.508|   -1.508| -34.576|  -34.576|    55.00%|   0:00:13.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.508|   -1.508| -34.576|  -34.576|    54.99%|   0:00:06.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.509|   -1.509| -34.566|  -34.566|    55.02%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.502|   -1.502| -34.457|  -34.457|    55.05%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.502|   -1.502| -34.456|  -34.456|    55.05%|   0:00:08.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.502|   -1.502| -34.455|  -34.455|    55.05%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.500|   -1.500| -34.439|  -34.439|    55.14%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.499|   -1.499| -34.438|  -34.438|    55.14%|   0:00:03.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.502|   -1.502| -34.394|  -34.394|    55.18%|   0:00:02.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.497|   -1.497| -34.345|  -34.345|    55.19%|   0:00:00.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.496|   -1.496| -34.332|  -34.332|    55.21%|   0:00:03.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.494|   -1.494| -34.298|  -34.298|    55.23%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.495|   -1.495| -34.245|  -34.245|    55.26%|   0:00:04.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.493|   -1.493| -34.244|  -34.244|    55.26%|   0:00:01.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.492|   -1.492| -34.214|  -34.214|    55.28%|   0:00:03.0| 3811.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.491|   -1.491| -34.204|  -34.204|    55.30%|   0:00:02.0| 3866.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.497|   -1.497| -34.422|  -34.422|    55.58%|   0:00:08.0| 3866.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_8_/Q                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.460|   -1.460| -34.074|  -34.074|    55.58%|   0:00:01.0| 3866.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.459|   -1.459| -34.012|  -34.012|    55.58%|   0:00:00.0| 3866.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.456|   -1.456| -33.960|  -33.960|    55.58%|   0:00:01.0| 3866.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.452|   -1.452| -33.863|  -33.863|    55.58%|   0:00:01.0| 3866.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.452|   -1.452| -33.689|  -33.689|    55.58%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.452|   -1.452| -33.682|  -33.682|    55.58%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.445|   -1.445| -33.575|  -33.575|    55.58%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.444|   -1.444| -33.556|  -33.556|    55.58%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.444|   -1.444| -33.537|  -33.537|    55.58%|   0:00:02.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.440|   -1.440| -33.368|  -33.368|    55.58%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.439|   -1.439| -33.368|  -33.368|    55.58%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.435|   -1.435| -33.224|  -33.224|    55.59%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -33.198|  -33.198|    55.59%|   0:00:02.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.427|   -1.427| -33.136|  -33.136|    55.59%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.425|   -1.425| -33.065|  -33.065|    55.59%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.419|   -1.419| -32.802|  -32.802|    55.60%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -32.750|  -32.750|    55.61%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.413|   -1.413| -32.628|  -32.628|    55.62%|   0:00:03.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.576|  -32.576|    55.62%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.567|  -32.567|    55.62%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -32.443|  -32.443|    55.63%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -32.414|  -32.414|    55.63%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.405|   -1.405| -32.376|  -32.376|    55.63%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.403|   -1.403| -32.418|  -32.418|    55.63%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.404|   -1.404| -32.410|  -32.410|    55.64%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.403|   -1.403| -32.405|  -32.405|    55.65%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.402|   -1.402| -32.402|  -32.402|    55.65%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.401|   -1.401| -32.397|  -32.397|    55.65%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.401|   -1.401| -32.395|  -32.395|    55.66%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.401|   -1.401| -32.390|  -32.390|    55.66%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.361|   -1.361| -30.913|  -30.913|    55.71%|   0:00:05.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.357|   -1.357| -30.823|  -30.823|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.355|   -1.355| -30.811|  -30.811|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.355|   -1.355| -30.797|  -30.797|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -30.712|  -30.712|    55.71%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -30.513|  -30.513|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.348|   -1.348| -30.501|  -30.501|    55.71%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.343|   -1.343| -30.449|  -30.449|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.343|   -1.343| -30.298|  -30.298|    55.71%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.334|   -1.334| -30.161|  -30.161|    55.71%|   0:00:00.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.331|   -1.331| -30.120|  -30.120|    55.72%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.330|   -1.330| -30.102|  -30.102|    55.71%|   0:00:01.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.327|   -1.327| -30.022|  -30.022|    55.72%|   0:00:02.0| 3847.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.327|   -1.327| -29.949|  -29.949|    55.72%|   0:00:01.0| 3773.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -29.726|  -29.726|    55.72%|   0:00:00.0| 3773.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.321|   -1.321| -29.722|  -29.722|    55.73%|   0:00:01.0| 3773.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.319|   -1.319| -29.849|  -29.849|    55.73%|   0:00:01.0| 3792.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -29.739|  -29.739|    55.73%|   0:00:02.0| 3792.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -29.717|  -29.717|    55.74%|   0:00:01.0| 3792.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -29.695|  -29.695|    55.74%|   0:00:00.0| 3792.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.316|   -1.316| -29.680|  -29.680|    55.74%|   0:00:00.0| 3792.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -1.315| -29.652|  -29.652|    55.74%|   0:00:02.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.315|   -1.315| -29.628|  -29.628|    55.74%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.315|   -1.315| -29.619|  -29.619|    55.75%|   0:00:00.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.315|   -1.315| -29.621|  -29.621|    55.76%|   0:00:02.0| 3830.9M|   WC_VIEW|  default| normalizer_inst/div_in_2_reg_0__6_/Q               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.310|   -1.310| -29.478|  -29.478|    55.76%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.310|   -1.310| -29.415|  -29.415|    55.76%|   0:00:00.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.310|   -1.310| -29.409|  -29.409|    55.77%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.309|   -1.309| -29.551|  -29.551|    55.82%|   0:00:02.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.309|   -1.309| -29.543|  -29.543|    55.83%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.308|   -1.308| -29.664|  -29.664|    55.86%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.307|   -1.307| -29.735|  -29.735|    55.88%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.306|   -1.306| -29.714|  -29.714|    55.88%|   0:00:00.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.304|   -1.304| -29.636|  -29.636|    55.88%|   0:00:01.0| 3830.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.301|   -1.301| -29.606|  -29.606|    55.89%|   0:00:02.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -29.599|  -29.599|    55.88%|   0:00:00.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -29.603|  -29.603|    55.88%|   0:00:01.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -29.526|  -29.526|    55.89%|   0:00:01.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.301|   -1.301| -29.594|  -29.594|    55.98%|   0:00:06.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.301|   -1.301| -29.594|  -29.594|    55.98%|   0:00:01.0| 3869.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:12 real=0:02:07 mem=3869.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.301|   0.000|  -29.594|    55.98%|   0:00:00.0| 3869.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.009|   -1.301|   0.000|  -29.594|    55.99%|   0:00:00.0| 3907.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.017|   -1.301|   0.000|  -29.594|    55.99%|   0:00:01.0| 3907.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.017|   -1.301|   0.000|  -29.594|    55.99%|   0:00:00.0| 3907.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3907.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:14 real=0:02:08 mem=3907.2M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.080|  0.000|
|reg2reg   |-1.301|-29.594|
|HEPG      |-1.301|-29.594|
|All Paths |-1.301|-29.594|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.301 TNS Slack -29.594 Density 55.99
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:29.6/0:32:10.9 (2.9), mem = 3907.2M
(I,S,L,T): WC_VIEW: 50.1221, 30.216, 1.31584, 81.654
Reclaim Optimization WNS Slack -1.301  TNS Slack -29.594 Density 55.99
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.99%|        -|  -1.301| -29.594|   0:00:00.0| 3907.2M|
|    55.94%|       91|  -1.301| -29.257|   0:00:02.0| 3907.2M|
|    55.62%|     1180|  -1.288| -28.994|   0:00:13.0| 3907.2M|
|    55.62%|        9|  -1.288| -28.976|   0:00:00.0| 3907.2M|
|    55.62%|        0|  -1.288| -28.976|   0:00:00.0| 3907.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.288  TNS Slack -28.976 Density 55.62
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 365 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.3) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 49.4953, 29.7747, 1.30105, 80.5711
*** AreaOpt [finish] : cpu/real = 0:00:43.6/0:00:17.0 (2.6), totSession cpu/real = 1:34:13.2/0:32:27.9 (2.9), mem = 3907.2M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:17, mem=3770.20M, totSessionCpu=1:34:13).
*** Starting refinePlace (1:34:14 mem=3770.2M) ***
Total net bbox length = 4.354e+05 (2.079e+05 2.275e+05) (ext = 1.770e+04)
Move report: Timing Driven Placement moves 6841 insts, mean move: 6.20 um, max move: 67.40 um
	Max move on inst (normalizer_inst/FE_RC_1379_0): (341.00, 285.40) --> (302.40, 314.20)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:04.0 MEM: 3800.0MB
Move report: Detail placement moves 6708 insts, mean move: 0.60 um, max move: 4.40 um
	Max move on inst (normalizer_inst/FE_RC_1751_0): (415.80, 260.20) --> (413.20, 258.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3848.0MB
Summary Report:
Instances move: 10646 (out of 38170 movable)
Instances flipped: 7
Mean displacement: 4.23 um
Max displacement: 68.00 um (Instance: normalizer_inst/FE_RC_1379_0) (341, 285.4) -> (301.8, 314.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.385e+05 (2.092e+05 2.292e+05) (ext = 1.770e+04)
Runtime: CPU: 0:00:11.2 REAL: 0:00:05.0 MEM: 3848.0MB
*** Finished refinePlace (1:34:25 mem=3848.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3848.0M)


Density : 0.5562
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.5 real=0:00:06.0 mem=3848.0M) ***
** GigaOpt Optimizer WNS Slack -1.303 TNS Slack -29.272 Density 55.62
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.074|  0.000|
|reg2reg   |-1.303|-29.272|
|HEPG      |-1.303|-29.272|
|All Paths |-1.303|-29.272|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.303|   -1.303| -29.272|  -29.272|    55.62%|   0:00:00.0| 3848.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -29.022|  -29.022|    55.71%|   0:00:23.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.293|   -1.293| -28.895|  -28.895|    55.70%|   0:00:04.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.288|   -1.288| -28.836|  -28.836|    55.75%|   0:00:02.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.288|   -1.288| -28.832|  -28.832|    55.75%|   0:00:01.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.284|   -1.284| -28.817|  -28.817|    55.76%|   0:00:01.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.284|   -1.284| -28.815|  -28.815|    55.76%|   0:00:04.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.283|   -1.283| -28.850|  -28.850|    55.82%|   0:00:01.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.283|   -1.283| -28.849|  -28.849|    55.82%|   0:00:04.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.281|   -1.281| -28.854|  -28.854|    55.85%|   0:00:02.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.847|  -28.847|    55.84%|   0:00:03.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.805|  -28.805|    55.88%|   0:00:03.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.281|   -1.281| -28.778|  -28.778|    55.90%|   0:00:02.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.281|   -1.281| -28.767|  -28.767|    55.91%|   0:00:00.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.291|   -1.291| -29.065|  -29.065|    56.27%|   0:00:20.0| 3957.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:02 real=0:01:10 mem=3957.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.291|   0.000|  -29.065|    56.27%|   0:00:01.0| 3957.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.009|   -1.291|   0.000|  -29.065|    56.27%|   0:00:00.0| 3995.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.017|   -1.291|   0.000|  -29.065|    56.28%|   0:00:00.0| 3995.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.017|   -1.291|   0.000|  -29.065|    56.28%|   0:00:00.0| 3995.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3995.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:04 real=0:01:11 mem=3995.6M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.074|  0.000|
|reg2reg   |-1.291|-29.065|
|HEPG      |-1.291|-29.065|
|All Paths |-1.291|-29.065|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.291 TNS Slack -29.065 Density 56.28
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:31.1/0:33:45.3 (3.0), mem = 3995.6M
(I,S,L,T): WC_VIEW: 50.4498, 30.8466, 1.32301, 82.6194
Reclaim Optimization WNS Slack -1.291  TNS Slack -29.065 Density 56.28
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.28%|        -|  -1.291| -29.065|   0:00:00.0| 3995.6M|
|    56.25%|       38|  -1.291| -29.024|   0:00:01.0| 3995.6M|
|    55.95%|     1137|  -1.274| -28.781|   0:00:13.0| 3995.6M|
|    55.95%|        3|  -1.274| -28.781|   0:00:00.0| 3995.6M|
|    55.95%|        0|  -1.274| -28.781|   0:00:00.0| 3995.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.274  TNS Slack -28.781 Density 55.95
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 373 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.2) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 49.9123, 30.4486, 1.31008, 81.671
*** AreaOpt [finish] : cpu/real = 0:00:43.4/0:00:16.7 (2.6), totSession cpu/real = 1:43:14.5/0:34:02.0 (3.0), mem = 3995.6M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3854.62M, totSessionCpu=1:43:15).
*** Starting refinePlace (1:43:15 mem=3854.6M) ***
Total net bbox length = 4.398e+05 (2.098e+05 2.300e+05) (ext = 1.770e+04)
Move report: Timing Driven Placement moves 4255 insts, mean move: 10.08 um, max move: 77.20 um
	Max move on inst (normalizer_inst/FE_RC_767_0): (405.60, 278.20) --> (410.80, 350.20)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:05.0 MEM: 3889.5MB
Move report: Detail placement moves 7298 insts, mean move: 1.06 um, max move: 9.00 um
	Max move on inst (normalizer_inst/FE_OCPC3571_n8289): (311.40, 206.20) --> (302.40, 206.20)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 3941.5MB
Summary Report:
Instances move: 9607 (out of 38284 movable)
Instances flipped: 5331
Mean displacement: 5.08 um
Max displacement: 78.80 um (Instance: normalizer_inst/FE_RC_767_0) (405.6, 278.2) -> (412.4, 350.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.305e+05 (1.985e+05 2.321e+05) (ext = 1.771e+04)
Runtime: CPU: 0:00:14.7 REAL: 0:00:07.0 MEM: 3941.5MB
*** Finished refinePlace (1:43:30 mem=3941.5M) ***
Finished re-routing un-routed nets (0:00:00.1 3941.5M)


Density : 0.5595
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.0 real=0:00:08.0 mem=3941.5M) ***
** GigaOpt Optimizer WNS Slack -1.287 TNS Slack -28.719 Density 55.95
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.074|  0.000|
|reg2reg   |-1.287|-28.719|
|HEPG      |-1.287|-28.719|
|All Paths |-1.287|-28.719|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 373 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:16:24 real=0:14:41 mem=3941.5M) ***

(I,S,L,T): WC_VIEW: 49.914, 30.3807, 1.31008, 81.6048
*** SetupOpt [finish] : cpu/real = 1:16:34.7/0:14:51.4 (5.2), totSession cpu/real = 1:43:32.7/0:34:11.6 (3.0), mem = 3733.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.287
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:33.2/0:34:12.1 (3.0), mem = 3415.5M
(I,S,L,T): WC_VIEW: 49.914, 30.3807, 1.31008, 81.6048
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.287 TNS Slack -28.719 Density 55.95
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.074|  0.000|
|reg2reg   |-1.287|-28.719|
|HEPG      |-1.287|-28.719|
|All Paths |-1.287|-28.719|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.287|   -1.287| -28.719|  -28.719|    55.95%|   0:00:00.0| 3629.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.273|   -1.273| -28.511|  -28.511|    56.02%|   0:00:26.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -28.508|  -28.508|    56.07%|   0:00:04.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.274|   -1.274| -28.495|  -28.495|    56.07%|   0:00:01.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.274|   -1.274| -28.481|  -28.481|    56.08%|   0:00:02.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.274|   -1.274| -28.466|  -28.466|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.274|   -1.274| -28.399|  -28.399|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.353|  -28.353|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.251|  -28.251|    56.08%|   0:00:01.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.274|   -1.274| -28.242|  -28.242|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.274|   -1.274| -28.229|  -28.229|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.222|  -28.222|    56.08%|   0:00:01.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.220|  -28.220|    56.08%|   0:00:00.0| 3972.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.204|  -28.204|    56.08%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.203|  -28.203|    56.08%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.274|   -1.274| -28.130|  -28.130|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.274|   -1.274| -28.105|  -28.105|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.274|   -1.274| -28.102|  -28.102|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.274|   -1.274| -28.097|  -28.097|    56.09%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.274|   -1.274| -27.985|  -27.985|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.918|  -27.918|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.824|  -27.824|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.802|  -27.802|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.701|  -27.701|    56.09%|   0:00:02.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.570|  -27.570|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.538|  -27.538|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.524|  -27.524|    56.09%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.500|  -27.500|    56.09%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.481|  -27.481|    56.10%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.274|   -1.274| -27.432|  -27.432|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.274|   -1.274| -27.388|  -27.388|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.274|   -1.274| -27.353|  -27.353|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.274|   -1.274| -27.332|  -27.332|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.274|   -1.274| -27.251|  -27.251|    56.10%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.238|  -27.238|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.212|  -27.212|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.113|  -27.113|    56.10%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -27.089|  -27.089|    56.11%|   0:00:02.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.274|   -1.274| -26.973|  -26.973|    56.11%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.274|   -1.274| -26.968|  -26.968|    56.11%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.274|   -1.274| -26.967|  -26.967|    56.12%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.274|   -1.274| -26.963|  -26.963|    56.12%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.274|   -1.274| -26.889|  -26.889|    56.12%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.274|   -1.274| -26.930|  -26.930|    56.13%|   0:00:02.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.884|  -26.884|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.881|  -26.881|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.878|  -26.878|    56.13%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.871|  -26.871|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.856|  -26.856|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.849|  -26.849|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.838|  -26.838|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.824|  -26.824|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.817|  -26.817|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.274|   -1.274| -26.797|  -26.797|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.768|  -26.768|    56.13%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.758|  -26.758|    56.13%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.744|  -26.744|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.680|  -26.680|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.639|  -26.639|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.274|   -1.274| -26.627|  -26.627|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.626|  -26.626|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.274|   -1.274| -26.623|  -26.623|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.274|   -1.274| -26.619|  -26.619|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.274|   -1.274| -26.595|  -26.595|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.274|   -1.274| -26.574|  -26.574|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.274|   -1.274| -26.558|  -26.558|    56.14%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.274|   -1.274| -26.449|  -26.449|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.274|   -1.274| -26.441|  -26.441|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.274|   -1.274| -26.426|  -26.426|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.274|   -1.274| -26.374|  -26.374|    56.14%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.275|   -1.275| -26.184|  -26.184|    56.14%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.275|   -1.275| -26.159|  -26.159|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.275|   -1.275| -26.155|  -26.155|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.275|   -1.275| -26.145|  -26.145|    56.14%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.275|   -1.275| -26.141|  -26.141|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.275|   -1.275| -26.119|  -26.119|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.275|   -1.275| -26.038|  -26.038|    56.15%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.275|   -1.275| -25.996|  -25.996|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.275|   -1.275| -25.991|  -25.991|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.275|   -1.275| -25.971|  -25.971|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.275|   -1.275| -25.967|  -25.967|    56.15%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.275|   -1.275| -25.965|  -25.965|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.275|   -1.275| -25.905|  -25.905|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.275|   -1.275| -25.892|  -25.892|    56.15%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.275|   -1.275| -25.548|  -25.548|    56.15%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.275|   -1.275| -25.145|  -25.145|    56.16%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.275|   -1.275| -25.099|  -25.099|    56.17%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.275|   -1.275| -25.088|  -25.088|    56.17%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.275|   -1.275| -25.088|  -25.088|    56.18%|   0:00:00.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.274|   -1.274| -25.088|  -25.088|    56.23%|   0:00:01.0| 4010.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:36 real=0:00:59.0 mem=4010.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.274|   0.000|  -25.088|    56.23%|   0:00:00.0| 4010.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.014|   -1.275|   0.000|  -25.088|    56.24%|   0:00:01.0| 4144.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.021|   -1.275|   0.000|  -25.088|    56.24%|   0:00:00.0| 4144.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_19_/D           |
|   0.021|   -1.274|   0.000|  -25.088|    56.24%|   0:00:00.0| 4144.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_19_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4144.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:38 real=0:01:00.0 mem=4144.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.274|-25.088|
|HEPG      |-1.274|-25.088|
|All Paths |-1.274|-25.088|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.274 TNS Slack -25.088 Density 56.24
*** Starting refinePlace (1:48:21 mem=4144.3M) ***
Total net bbox length = 4.315e+05 (1.991e+05 2.324e+05) (ext = 1.771e+04)
Move report: Timing Driven Placement moves 1337 insts, mean move: 4.42 um, max move: 24.80 um
	Max move on inst (normalizer_inst/FE_RC_988_0): (351.40, 307.00) --> (350.00, 330.40)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:03.0 MEM: 4144.3MB
Move report: Detail placement moves 3369 insts, mean move: 0.86 um, max move: 8.40 um
	Max move on inst (normalizer_inst/FE_RC_2372_0): (334.20, 150.40) --> (325.80, 150.40)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 4144.3MB
Summary Report:
Instances move: 4185 (out of 38337 movable)
Instances flipped: 357
Mean displacement: 1.99 um
Max displacement: 27.80 um (Instance: normalizer_inst/FE_RC_988_0) (351.4, 307) -> (347, 330.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.318e+05 (1.987e+05 2.330e+05) (ext = 1.772e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:06.0 MEM: 4144.3MB
*** Finished refinePlace (1:48:32 mem=4144.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4144.3M)


Density : 0.5624
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.8 real=0:00:06.0 mem=4144.3M) ***
** GigaOpt Optimizer WNS Slack -1.274 TNS Slack -25.117 Density 56.24
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.080|  0.000|
|reg2reg   |-1.274|-25.117|
|HEPG      |-1.274|-25.117|
|All Paths |-1.274|-25.117|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 392 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:51 real=0:01:07 mem=4144.3M) ***

(I,S,L,T): WC_VIEW: 50.3318, 30.7211, 1.32308, 82.376
*** SetupOpt [finish] : cpu/real = 0:05:00.8/0:01:16.3 (3.9), totSession cpu/real = 1:48:34.1/0:35:28.4 (3.1), mem = 3934.9M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:48:34.9/0:35:29.2 (3.1), mem = 3618.9M
(I,S,L,T): WC_VIEW: 50.3318, 30.7211, 1.32308, 82.376
Reclaim Optimization WNS Slack -1.274  TNS Slack -25.117 Density 56.24
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.24%|        -|  -1.274| -25.117|   0:00:00.0| 3618.9M|
|    56.24%|       42|  -1.275| -25.115|   0:00:01.0| 3924.1M|
|    56.20%|       59|  -1.275| -24.962|   0:00:01.0| 3924.1M|
|    55.87%|     1155|  -1.263| -25.017|   0:00:12.0| 3943.2M|
|    55.86%|       22|  -1.263| -25.014|   0:00:01.0| 3943.2M|
|    55.86%|        0|  -1.263| -25.014|   0:00:00.0| 3943.2M|
|    55.86%|        2|  -1.263| -25.014|   0:00:01.0| 3943.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.262  TNS Slack -25.014 Density 55.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.7) (real = 0:00:18.0) **
*** Starting refinePlace (1:49:21 mem=3943.2M) ***
Total net bbox length = 4.320e+05 (1.991e+05 2.329e+05) (ext = 1.772e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3943.2MB
Summary Report:
Instances move: 0 (out of 38277 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.320e+05 (1.991e+05 2.329e+05) (ext = 1.772e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3943.2MB
*** Finished refinePlace (1:49:23 mem=3943.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3943.2M)


Density : 0.5586
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3943.2M) ***
(I,S,L,T): WC_VIEW: 49.7628, 30.2866, 1.30623, 81.3556
*** AreaOpt [finish] : cpu/real = 0:00:48.6/0:00:20.0 (2.4), totSession cpu/real = 1:49:23.6/0:35:49.2 (3.1), mem = 3943.2M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:20, mem=3409.20M, totSessionCpu=1:49:24).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:24.5/0:35:50.1 (3.1), mem = 3409.2M
(I,S,L,T): WC_VIEW: 49.7628, 30.2866, 1.30623, 81.3556
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    71|    -0.11|     2|     2|    -0.01|     0|     0|     0|     0|    -1.26|   -25.01|       0|       0|       0|  55.86|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.26|   -25.00|       5|       2|       1|  55.87| 0:00:01.0|  3922.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.26|   -25.00|       0|       0|       0|  55.87| 0:00:00.0|  3922.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=3922.4M) ***

*** Starting refinePlace (1:49:31 mem=3922.4M) ***
Total net bbox length = 4.322e+05 (1.992e+05 2.331e+05) (ext = 1.772e+04)
Move report: Detail placement moves 17 insts, mean move: 1.47 um, max move: 2.80 um
	Max move on inst (normalizer_inst/FE_OFC2715_FE_OFN12317_n): (293.40, 280.00) --> (294.40, 278.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3940.8MB
Summary Report:
Instances move: 17 (out of 38284 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 2.80 um (Instance: normalizer_inst/FE_OFC2715_FE_OFN12317_n) (293.4, 280) -> (294.4, 278.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.323e+05 (1.992e+05 2.331e+05) (ext = 1.772e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3940.8MB
*** Finished refinePlace (1:49:33 mem=3940.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3940.8M)


Density : 0.5587
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3940.8M) ***
(I,S,L,T): WC_VIEW: 49.6861, 30.2897, 1.30649, 81.2823
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:06.1 (1.5), totSession cpu/real = 1:49:33.9/0:35:56.1 (3.0), mem = 3732.8M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:39:15, real = 0:22:21, mem = 2698.9M, totSessionCpu=1:49:36 **
**optDesign ... cpu = 1:39:15, real = 0:22:21, mem = 2696.9M, totSessionCpu=1:49:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=3409.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3409.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3490.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3490.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.262  | -1.262  |  0.080  |  0.004  |
|           TNS (ns):| -25.001 | -25.001 |  0.000  |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |    0    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     45 (45)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.865%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3490.7M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2738.77MB/4739.02MB/3072.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2739.02MB/4739.02MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2739.02MB/4739.02MB/3072.29MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT)
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 10%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 20%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 30%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 40%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 50%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 60%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 70%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 80%
2023-Mar-23 18:19:31 (2023-Mar-24 01:19:31 GMT): 90%

Finished Levelizing
2023-Mar-23 18:19:32 (2023-Mar-24 01:19:32 GMT)

Starting Activity Propagation
2023-Mar-23 18:19:32 (2023-Mar-24 01:19:32 GMT)
2023-Mar-23 18:19:32 (2023-Mar-24 01:19:32 GMT): 10%
2023-Mar-23 18:19:32 (2023-Mar-24 01:19:32 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:19:33 (2023-Mar-24 01:19:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2740.37MB/4739.02MB/3072.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:19:33 (2023-Mar-24 01:19:33 GMT)
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 10%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 20%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 30%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 40%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 50%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 60%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 70%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 80%
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT): 90%

Finished Calculating power
2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2744.34MB/4739.79MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2744.34MB/4739.79MB/3072.29MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2744.34MB/4739.79MB/3072.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2744.34MB/4739.79MB/3072.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:19:34 (2023-Mar-24 01:19:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.21260748 	   60.8890%
Total Switching Power:      30.23573016 	   37.4096%
Total Leakage Power:         1.37517638 	    1.7015%
Total Power:                80.82351382
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.44       2.604      0.5804       26.63       32.95
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.848e-05
Combinational                      24.69       27.63      0.7812        53.1        65.7
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003249
Clock (Sequential)                 1.079           0     0.01351       1.093       1.352
-----------------------------------------------------------------------------------------
Total                              49.21       30.24       1.375       80.82         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.21       30.24       1.375       80.82         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6521
clk1                              0.5615           0    0.006885      0.5684      0.7033
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.355
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U4937 (NR2XD8):          0.06652
*              Highest Leakage Power: normalizer_inst/FE_RC_71_0 (ND3D8):        0.0003024
*                Total Cap:      1.90713e-10 F
*                Total instances in design: 38284
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2753.88MB/4739.79MB/3072.29MB)


Phase 1 finished in (cpu = 0:00:06.6) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:09.7) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 49.5387, 30.1933, 1.3002, 81.0322
*** PowerOpt [finish] : cpu/real = 0:00:09.7/0:00:04.1 (2.4), totSession cpu/real = 1:49:53.8/0:36:07.4 (3.0), mem = 3986.4M
Finished Timing Update in (cpu = 0:00:09.9) (real = 0:00:04.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:51:01 mem=3986.4M) ***
Total net bbox length = 4.324e+05 (1.993e+05 2.331e+05) (ext = 1.772e+04)
Move report: Detail placement moves 700 insts, mean move: 1.96 um, max move: 10.00 um
	Max move on inst (normalizer_inst/FE_OCPC3887_n8572): (356.60, 163.00) --> (355.60, 172.00)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3986.4MB
Summary Report:
Instances move: 700 (out of 38284 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 10.00 um (Instance: normalizer_inst/FE_OCPC3887_n8572) (356.6, 163) -> (355.6, 172)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.336e+05 (2.000e+05 2.337e+05) (ext = 1.772e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3986.4MB
*** Finished refinePlace (1:51:02 mem=3986.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3986.4M)


Density : 0.5604
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:03.9/0:36:43.7 (3.0), mem = 3986.4M
(I,S,L,T): WC_VIEW: 49.865, 30.4494, 1.30985, 81.6242
Reclaim Optimization WNS Slack -1.261  TNS Slack -25.864 Density 56.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.04%|        -|  -1.261| -25.864|   0:00:00.0| 3986.4M|
|    56.04%|        0|  -1.261| -25.864|   0:00:01.0| 3986.4M|
|    56.04%|      516|  -1.261| -25.876|   0:00:05.0| 4024.5M|
|    56.03%|       14|  -1.261| -25.876|   0:00:01.0| 4024.5M|
|    56.03%|        0|  -1.261| -25.876|   0:00:01.0| 4024.5M|
|    56.03%|        0|  -1.261| -25.876|   0:00:02.0| 4024.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.261  TNS Slack -25.876 Density 56.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:40.0) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 49.862, 30.4288, 1.30979, 81.6006
*** PowerOpt [finish] : cpu/real = 0:00:40.2/0:00:11.7 (3.4), totSession cpu/real = 1:51:44.1/0:36:55.5 (3.0), mem = 4024.5M
*** Starting refinePlace (1:51:45 mem=4024.5M) ***
Total net bbox length = 4.338e+05 (2.003e+05 2.335e+05) (ext = 1.798e+04)
Move report: Detail placement moves 12 insts, mean move: 1.67 um, max move: 5.20 um
	Max move on inst (normalizer_inst/U7551): (408.80, 139.60) --> (405.40, 137.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 4024.5MB
Summary Report:
Instances move: 12 (out of 38267 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 5.20 um (Instance: normalizer_inst/U7551) (408.8, 139.6) -> (405.4, 137.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.338e+05 (2.003e+05 2.335e+05) (ext = 1.798e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4024.5MB
*** Finished refinePlace (1:51:46 mem=4024.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4024.5M)


Density : 0.5603
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=4024.5M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:48.6/0:36:58.6 (3.0), mem = 4024.5M
(I,S,L,T): WC_VIEW: 49.862, 30.4289, 1.30979, 81.6007
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.261|   -1.261| -25.876|  -25.876|    56.03%|   0:00:00.0| 4223.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4375.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=4375.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 49.862, 30.4289, 1.30979, 81.6007
*** SetupOpt [finish] : cpu/real = 0:00:09.0/0:00:08.8 (1.0), totSession cpu/real = 1:51:57.6/0:37:07.4 (3.0), mem = 4175.7M
Executing incremental physical updates
*** Starting refinePlace (1:51:58 mem=4177.1M) ***
Total net bbox length = 4.338e+05 (2.003e+05 2.335e+05) (ext = 1.798e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4177.1MB
Summary Report:
Instances move: 0 (out of 38267 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.338e+05 (2.003e+05 2.335e+05) (ext = 1.798e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4177.1MB
*** Finished refinePlace (1:52:00 mem=4177.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4177.1M)


Density : 0.5603
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=4177.1M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.31MB/5425.58MB/3072.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.31MB/5425.58MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2852.31MB/5425.58MB/3072.29MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT)
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 10%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 20%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 30%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 40%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 50%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 60%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 70%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 80%
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 90%

Finished Levelizing
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT)

Starting Activity Propagation
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT)
2023-Mar-23 18:20:43 (2023-Mar-24 01:20:43 GMT): 10%
2023-Mar-23 18:20:44 (2023-Mar-24 01:20:44 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:20:44 (2023-Mar-24 01:20:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2853.42MB/5425.58MB/3072.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:20:44 (2023-Mar-24 01:20:44 GMT)
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 10%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 20%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 30%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 40%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 50%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 60%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 70%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 80%
2023-Mar-23 18:20:45 (2023-Mar-24 01:20:45 GMT): 90%

Finished Calculating power
2023-Mar-23 18:20:46 (2023-Mar-24 01:20:46 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2855.20MB/5489.59MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2855.20MB/5489.59MB/3072.29MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2855.20MB/5489.59MB/3072.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2855.20MB/5489.59MB/3072.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:20:46 (2023-Mar-24 01:20:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.41455671 	   60.8389%
Total Switching Power:      30.42890398 	   37.4639%
Total Leakage Power:         1.37852272 	    1.6972%
Total Power:                81.22198321
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.45       2.611      0.5806       26.64        32.8
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.829e-05
Combinational                      24.89       27.82      0.7843       53.49       65.85
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003233
Clock (Sequential)                 1.079           0     0.01351       1.093       1.346
-----------------------------------------------------------------------------------------
Total                              49.41       30.43       1.379       81.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.41       30.43       1.379       81.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6489
clk1                              0.5615           0    0.006885      0.5684      0.6998
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.349
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U4937 (NR2XD8):          0.06652
*              Highest Leakage Power: normalizer_inst/FE_RC_71_0 (ND3D8):        0.0003024
*                Total Cap:      1.91378e-10 F
*                Total instances in design: 38267
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2858.29MB/5489.59MB/3072.29MB)

** Power Reclaim End WNS Slack -1.261  TNS Slack -25.876 
End: Power Optimization (cpu=0:02:23, real=0:01:11, mem=3482.16M, totSessionCpu=1:52:07).
**optDesign ... cpu = 1:41:46, real = 0:23:38, mem = 2709.8M, totSessionCpu=1:52:07 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=38267 and nets=40221 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3406.164M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:38   (Analysis view: WC_VIEW)
 Advancing count:38, Max:-200.0(ps) Min:-200.0(ps) Total:-7600.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3487.27 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3487.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40102  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40102 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 347 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.375560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39755 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.054652e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        32( 0.03%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               68( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 0.81 sec, Curr Mem: 3497.63 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3367.62)
Total number of fetched objects 40444
End delay calculation. (MEM=3713 CPU=0:00:05.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3713 CPU=0:00:07.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=1:52:20 mem=3681.0M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2757.39MB/4929.44MB/3072.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2757.39MB/4929.44MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2757.39MB/4929.44MB/3072.29MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT)
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 10%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 20%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 30%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 40%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 50%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 60%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 70%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 80%
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 90%

Finished Levelizing
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT)

Starting Activity Propagation
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT)
2023-Mar-23 18:20:53 (2023-Mar-24 01:20:53 GMT): 10%
2023-Mar-23 18:20:54 (2023-Mar-24 01:20:54 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:20:54 (2023-Mar-24 01:20:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2759.29MB/4929.44MB/3072.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:20:54 (2023-Mar-24 01:20:54 GMT)
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 10%
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 20%
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 30%
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 40%
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 50%
2023-Mar-23 18:20:55 (2023-Mar-24 01:20:55 GMT): 60%
2023-Mar-23 18:20:56 (2023-Mar-24 01:20:56 GMT): 70%
2023-Mar-23 18:20:56 (2023-Mar-24 01:20:56 GMT): 80%
2023-Mar-23 18:20:56 (2023-Mar-24 01:20:56 GMT): 90%

Finished Calculating power
2023-Mar-23 18:20:56 (2023-Mar-24 01:20:56 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2763.85MB/5009.47MB/3072.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2763.85MB/5009.47MB/3072.29MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2763.85MB/5009.47MB/3072.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2763.85MB/5009.47MB/3072.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:20:56 (2023-Mar-24 01:20:56 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.41447296 	   60.8389%
Total Switching Power:      30.42890398 	   37.4639%
Total Leakage Power:         1.37852272 	    1.6972%
Total Power:                81.22189948
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.45       2.611      0.5806       26.64        32.8
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.829e-05
Combinational                      24.89       27.82      0.7843       53.49       65.85
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003233
Clock (Sequential)                 1.079           0     0.01351       1.093       1.346
-----------------------------------------------------------------------------------------
Total                              49.41       30.43       1.379       81.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.41       30.43       1.379       81.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6489
clk1                              0.5615           0    0.006885      0.5684      0.6998
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.349
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2772.63MB/5009.47MB/3072.29MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:42:06, real = 0:23:48, mem = 2715.5M, totSessionCpu=1:52:26 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:42:06, real = 0:23:48, mem = 2701.5M, totSessionCpu=1:52:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=3400.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3400.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3487.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3411.5M
** Profile ** DRVs :  cpu=0:00:01.8, mem=3416.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.275  | -1.275  |  0.083  | -0.067  |
|           TNS (ns):| -26.041 | -24.839 |  0.000  | -1.202  |
|    Violating Paths:|   99    |   43    |    0    |   56    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     45 (45)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.030%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3416.0M
**optDesign ... cpu = 1:42:09, real = 0:23:51, mem = 2688.8M, totSessionCpu=1:52:29 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.6730' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:49:54, real = 0:26:19, mem = 3349.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6728 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 845 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2420 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6199 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 17494 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 33686 filler insts added - prefix FILLER (CPU: 0:00:02.6).
For 33686 new insts, 33686 new pwr-pin connections were made to global net 'VDD'.
33686 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 18:21:01, mem=2609.8M)
% Begin Save ccopt configuration ... (date=03/23 18:21:01, mem=2609.8M)
% End Save ccopt configuration ... (date=03/23 18:21:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2610.1M, current mem=2610.1M)
% Begin Save netlist data ... (date=03/23 18:21:01, mem=2610.1M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 18:21:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=2610.1M, current mem=2609.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 18:21:02, mem=2610.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 18:21:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2610.9M, current mem=2610.9M)
Saving scheduling_file.cts.6730 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 18:21:02, mem=2611.2M)
% End Save clock tree data ... (date=03/23 18:21:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2611.2M, current mem=2611.2M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Saving property file placement.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3420.5M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3412.5M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3396.5M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 18:21:04, mem=2612.5M)
% End Save power constraints data ... (date=03/23 18:21:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2612.5M, current mem=2612.5M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/23 18:21:05, total cpu=0:00:03.4, real=0:00:05.0, peak res=2613.7M, current mem=2613.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 18:21:08, mem=2502.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 165 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 171 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3319.2M, init mem=3322.2M)
*info: Placed = 71953         
*info: Unplaced = 0           
Placement Density:97.99%(273614/279226)
Placement Density (including fixed std cells):97.99%(273614/279226)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3319.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 279226.440um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=5, max=256, avg=75, sd=61, total=24942]
   0          1          2     [min=527, max=535, avg=531, sd=6, total=1062]
   0          2          2     [min=491, max=762, avg=626, sd=191, total=1252]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.2)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.8 real=0:00:02.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.8 real=0:00:02.7)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 18:21:15 (2023-Mar-24 01:21:15 GMT)
2023-Mar-23 18:21:15 (2023-Mar-24 01:21:15 GMT): 10%
2023-Mar-23 18:21:15 (2023-Mar-24 01:21:15 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:21:16 (2023-Mar-24 01:21:16 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 38 advancing pin insertion delay (0.369% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3549.29 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3549.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40102  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40102 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 347 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.375560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39755 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.054652e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        32( 0.03%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               68( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 125357
[NR-eGR]     M2  (2V) length: 2.233284e+05um, number of vias: 179056
[NR-eGR]     M3  (3H) length: 2.260854e+05um, number of vias: 6556
[NR-eGR]     M4  (4V) length: 4.537829e+04um, number of vias: 2463
[NR-eGR]     M5  (5H) length: 1.215670e+04um, number of vias: 2000
[NR-eGR]     M6  (6V) length: 4.831000e+03um, number of vias: 1776
[NR-eGR]     M7  (7H) length: 6.759200e+03um, number of vias: 2158
[NR-eGR]     M8  (8V) length: 7.919600e+03um, number of vias: 0
[NR-eGR] Total length: 5.264586e+05um, number of vias: 319366
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.865130e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.43 sec, Real: 1.24 sec, Curr Mem: 3550.18 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:01.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 279226.440um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=5, max=256, avg=75, sd=61, total=24942]
   0          1          2     [min=527, max=535, avg=531, sd=6, total=1062]
   0          2          2     [min=491, max=762, avg=626, sd=191, total=1252]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.0 real=0:00:04.3)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=4.320um^2, l=0.000um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26003.800um, total=26003.800um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
      NICGs: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             336
    Globally unique enables                       336
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  336
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.2 real=0:00:01.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=13.680um^2, l=0.000um^2, total=5063.760um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26003.800um, total=26003.800um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
      NICGs: AN2D8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=85, i=0, icg=334, nicg=2, l=0, total=421
      cell areas       : b=840.240um^2, i=0.000um^2, icg=3050.280um^2, nicg=13.680um^2, l=0.000um^2, total=3904.200um^2
      hp wire lengths  : top=0.000um, trunk=4885.800um, leaf=27749.200um, total=32635.000um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 82 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 39 CKLNQD12: 16 CKLNQD8: 64 CKLNQD6: 38 CKLNQD3: 47 CKLNQD2: 82 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Bottom-up phase done. (took cpu=0:00:05.6 real=0:00:05.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:53:04 mem=4002.5M) ***
Total net bbox length = 4.432e+05 (2.053e+05 2.379e+05) (ext = 1.809e+04)
Move report: Detail placement moves 30924 insts, mean move: 1.48 um, max move: 35.60 um
	Max move on inst (core1_inst/psum_mem_instance/memory6_reg_55_): (259.80, 56.80) --> (258.40, 22.60)
	Runtime: CPU: 0:00:05.1 REAL: 0:00:03.0 MEM: 3997.5MB
Summary Report:
Instances move: 16485 (out of 38352 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 35.60 um (Instance: core1_inst/psum_mem_instance/memory6_reg_55_) (259.8, 56.8) -> (258.4, 22.6)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.576e+05 (2.157e+05 2.420e+05) (ext = 1.809e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 3997.5MB
*** Finished refinePlace (1:53:10 mem=3997.5M) ***
    Moved 6489, flipped 875 and cell swapped 0 of 10716 clock instance(s) during refinement.
    The largest move was 35.6 microns for core1_inst/psum_mem_instance/memory6_reg_55_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.0 real=0:00:03.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,2.14)             33
    [2.14,4.08)            73
    [4.08,6.02)            12
    [6.02,7.96)            13
    [7.96,9.9)             11
    [9.9,11.84)             8
    [11.84,13.78)           1
    [13.78,15.72)           5
    [15.72,17.66)           5
    [17.66,19.6)            4
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    --------------------------------------------------------------------------------------------------------------------------------------------------
        19.6         (517.400,62.200)    (519.000,44.200)    CTS_ccl_a_buf_00021 (a lib_cell CKBD16) at (519.000,44.200), in power domain auto-default
        18.8         (521.200,60.400)    (531.000,69.400)    CTS_ccl_a_buf_00033 (a lib_cell CKBD16) at (531.000,69.400), in power domain auto-default
        18.2         (517.400,62.200)    (535.600,62.200)    CTS_ccl_a_buf_00015 (a lib_cell CKBD16) at (535.600,62.200), in power domain auto-default
        18           (520.000,62.200)    (527.200,73.000)    CTS_ccl_a_buf_00046 (a lib_cell CKBD16) at (527.200,73.000), in power domain auto-default
        17           (262.000,60.400)    (270.000,51.400)    CTS_ccl_a_buf_00127 (a lib_cell CKBD16) at (270.000,51.400), in power domain auto-default
        17           (524.600,62.200)    (538.000,65.800)    CTS_ccl_a_buf_00049 (a lib_cell CKBD16) at (538.000,65.800), in power domain auto-default
        16           (266.800,58.600)    (281.000,56.800)    CTS_ccl_a_buf_00181 (a lib_cell CKBD16) at (281.000,56.800), in power domain auto-default
        15.8         (257.200,65.800)    (262.200,76.600)    CTS_ccl_a_buf_00158 (a lib_cell CKBD16) at (262.200,76.600), in power domain auto-default
        15.8         (256.600,65.800)    (240.800,65.800)    CTS_ccl_a_buf_00136 (a lib_cell CKBD16) at (240.800,65.800), in power domain auto-default
        14.6         (266.200,58.600)    (266.400,44.200)    CTS_ccl_a_buf_00184 (a lib_cell CKBD16) at (266.400,44.200), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.3 real=0:00:04.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=85, i=0, icg=334, nicg=2, l=0, total=421
      cell areas       : b=840.240um^2, i=0.000um^2, icg=3050.280um^2, nicg=13.680um^2, l=0.000um^2, total=3904.200um^2
      cell capacitance : b=0.459pF, i=0.000pF, icg=0.699pF, nicg=0.007pF, l=0.000pF, total=1.165pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.183pF, leaf=9.631pF, total=10.814pF
      wire lengths     : top=0.000um, trunk=7591.695um, leaf=58923.392um, total=66515.087um
      hp wire lengths  : top=0.000um, trunk=5277.000um, leaf=28440.200um, total=33717.200um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=16, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.024ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=68 avg=0.049ns sd=0.015ns min=0.004ns max=0.082ns {57 <= 0.063ns, 11 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=355 avg=0.089ns sd=0.014ns min=0.017ns max=0.109ns {17 <= 0.063ns, 92 <= 0.084ns, 102 <= 0.094ns, 62 <= 0.100ns, 66 <= 0.105ns} {16 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 82 CKBD12: 1 CKBD4: 1 CKBD3: 1 
       ICGs: CKLNQD16: 39 CKLNQD12: 16 CKLNQD8: 64 CKLNQD6: 38 CKLNQD3: 47 CKLNQD2: 82 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.259, max=0.425, avg=0.356, sd=0.023], skew [0.166 vs 0.057*], 83.7% {0.325, 0.382} (wid=0.039 ws=0.032) (gid=0.406 gs=0.166)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.259, max=0.425, avg=0.356, sd=0.023], skew [0.166 vs 0.057*], 83.7% {0.325, 0.382} (wid=0.039 ws=0.032) (gid=0.406 gs=0.166)
      skew_group clk2/CON: insertion delay [min=0.197, max=0.378, avg=0.356, sd=0.020], skew [0.181 vs 0.057*], 92.2% {0.319, 0.376} (wid=0.029 ws=0.023) (gid=0.366 gs=0.193)
    Legalizer API calls during this step: 5780 succeeded with high effort: 5780 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.2 real=0:00:09.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       423 (unrouted=423, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48818 (unrouted=9434, trialRouted=39384, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9054, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 423 nets for routing of which 423 have one or more fixed wires.
(ccopt eGR): Start to route 423 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3994.50 MB )
[NR-eGR] Read 39212 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3994.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39212
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40187  numIgnoredNets=39764
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 423 clock nets ( 423 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 423 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 423 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 6.615180e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 222 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 222 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.167930e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 185 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 185 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.628784e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 30 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 30 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.809990e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               22( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124253
[NR-eGR]     M2  (2V) length: 1.988030e+05um, number of vias: 170168
[NR-eGR]     M3  (3H) length: 2.209564e+05um, number of vias: 13035
[NR-eGR]     M4  (4V) length: 6.806989e+04um, number of vias: 4122
[NR-eGR]     M5  (5H) length: 1.834070e+04um, number of vias: 2524
[NR-eGR]     M6  (6V) length: 6.504600e+03um, number of vias: 1782
[NR-eGR]     M7  (7H) length: 6.759800e+03um, number of vias: 2158
[NR-eGR]     M8  (8V) length: 7.919600e+03um, number of vias: 0
[NR-eGR] Total length: 5.273540e+05um, number of vias: 318042
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.627930e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11137
[NR-eGR]     M2  (2V) length: 6.157400e+03um, number of vias: 12413
[NR-eGR]     M3  (3H) length: 2.770540e+04um, number of vias: 6821
[NR-eGR]     M4  (4V) length: 2.382940e+04um, number of vias: 1677
[NR-eGR]     M5  (5H) length: 6.904300e+03um, number of vias: 530
[NR-eGR]     M6  (6V) length: 1.682200e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 6.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.627930e+04um, number of vias: 32584
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.627930e+04um, number of vias: 32584
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.02 sec, Curr Mem: 3639.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.rgf471lhP
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       423 (unrouted=0, trialRouted=0, noStatus=0, routed=423, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48818 (unrouted=9434, trialRouted=39384, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9054, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3676.38 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3676.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 423  Num Prerouted Wires = 33120
[NR-eGR] Read numTotalNets=40187  numIgnoredNets=423
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 39764 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 347 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.375740e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39417 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.669452e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        54( 0.06%)         2( 0.00%)   ( 0.06%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       175( 0.20%)         4( 0.00%)   ( 0.21%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        32( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              271( 0.04%)         6( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.85 seconds, mem = 3685.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 125527
[NR-eGR]     M2  (2V) length: 2.010157e+05um, number of vias: 172658
[NR-eGR]     M3  (3H) length: 2.186520e+05um, number of vias: 15300
[NR-eGR]     M4  (4V) length: 7.007544e+04um, number of vias: 5849
[NR-eGR]     M5  (5H) length: 3.519520e+04um, number of vias: 2884
[NR-eGR]     M6  (6V) length: 1.163624e+04um, number of vias: 1798
[NR-eGR]     M7  (7H) length: 7.518000e+03um, number of vias: 2161
[NR-eGR]     M8  (8V) length: 8.090600e+03um, number of vias: 0
[NR-eGR] Total length: 5.521832e+05um, number of vias: 326177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 3647.2M
End of congRepair (cpu=0:00:02.5, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:02.6 real=0:00:01.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.2 real=0:00:03.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=72038 and nets=49241 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3650.211M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=85, i=0, icg=334, nicg=2, l=0, total=421
    cell areas       : b=840.240um^2, i=0.000um^2, icg=3050.280um^2, nicg=13.680um^2, l=0.000um^2, total=3904.200um^2
    cell capacitance : b=0.459pF, i=0.000pF, icg=0.699pF, nicg=0.007pF, l=0.000pF, total=1.165pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.223pF, leaf=9.935pF, total=11.158pF
    wire lengths     : top=0.000um, trunk=7591.695um, leaf=58923.392um, total=66515.087um
    hp wire lengths  : top=0.000um, trunk=5277.000um, leaf=28440.200um, total=33717.200um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=32, worst=[0.008ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.002ns sum=0.064ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=68 avg=0.050ns sd=0.015ns min=0.004ns max=0.084ns {56 <= 0.063ns, 11 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=355 avg=0.090ns sd=0.014ns min=0.017ns max=0.113ns {16 <= 0.063ns, 83 <= 0.084ns, 89 <= 0.094ns, 64 <= 0.100ns, 71 <= 0.105ns} {31 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 82 CKBD12: 1 CKBD4: 1 CKBD3: 1 
     ICGs: CKLNQD16: 39 CKLNQD12: 16 CKLNQD8: 64 CKLNQD6: 38 CKLNQD3: 47 CKLNQD2: 82 CKLNQD1: 48 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.262, max=0.426, avg=0.358, sd=0.023], skew [0.164 vs 0.057*], 83.8% {0.327, 0.384} (wid=0.040 ws=0.032) (gid=0.407 gs=0.164)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.262, max=0.426, avg=0.358, sd=0.023], skew [0.164 vs 0.057*], 83.8% {0.327, 0.384} (wid=0.040 ws=0.032) (gid=0.407 gs=0.164)
    skew_group clk2/CON: insertion delay [min=0.199, max=0.380, avg=0.358, sd=0.020], skew [0.181 vs 0.057*], 91.6% {0.321, 0.379} (wid=0.029 ws=0.023) (gid=0.369 gs=0.194)
  CongRepair After Initial Clustering done. (took cpu=0:00:06.8 real=0:00:04.5)
  Stage::Clustering done. (took cpu=0:00:20.1 real=0:00:14.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40%     ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=99, i=0, icg=334, nicg=2, l=0, total=435
      cell areas       : b=918.720um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4094.640um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.225pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.399pF, leaf=9.900pF, total=11.300pF
      wire lengths     : top=0.000um, trunk=8695.393um, leaf=58712.398um, total=67407.790um
      hp wire lengths  : top=0.000um, trunk=6273.000um, leaf=29141.200um, total=35414.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {63 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 3 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.494], skew [0.296 vs 0.057*]
    Legalizer API calls during this step: 1401 succeeded with high effort: 1400 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:04.7 real=0:00:04.7)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=99, i=0, icg=334, nicg=2, l=0, total=435
      cell areas       : b=918.720um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4094.640um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.225pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.399pF, leaf=9.900pF, total=11.300pF
      wire lengths     : top=0.000um, trunk=8695.393um, leaf=58712.398um, total=67407.790um
      hp wire lengths  : top=0.000um, trunk=6273.000um, leaf=29141.200um, total=35414.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {63 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 3 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426, avg=0.360, sd=0.026], skew [0.164 vs 0.057*], 78.2% {0.328, 0.385} (wid=0.040 ws=0.033) (gid=0.407 gs=0.164)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426, avg=0.360, sd=0.026], skew [0.164 vs 0.057*], 78.2% {0.328, 0.385} (wid=0.040 ws=0.033) (gid=0.407 gs=0.164)
      skew_group clk2/CON: insertion delay [min=0.199, max=0.494, avg=0.365, sd=0.031], skew [0.296 vs 0.057*], 76.5% {0.319, 0.376} (wid=0.029 ws=0.023) (gid=0.470 gs=0.295)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:05.1 real=0:00:05.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=99, i=0, icg=334, nicg=2, l=0, total=435
      cell areas       : b=918.720um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4094.640um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.225pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.399pF, leaf=9.900pF, total=11.300pF
      wire lengths     : top=0.000um, trunk=8695.393um, leaf=58712.398um, total=67407.790um
      hp wire lengths  : top=0.000um, trunk=6273.000um, leaf=29141.200um, total=35414.200um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {63 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 3 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.494], skew [0.296 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=99, i=0, icg=334, nicg=2, l=0, total=435
      cell areas       : b=918.720um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4094.640um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.225pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.399pF, leaf=9.900pF, total=11.300pF
      wire lengths     : top=0.000um, trunk=8695.393um, leaf=58712.398um, total=67407.790um
      hp wire lengths  : top=0.000um, trunk=6273.000um, leaf=29141.200um, total=35414.200um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {63 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 3 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.494], skew [0.296 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=99, i=0, icg=334, nicg=2, l=0, total=435
      cell areas       : b=918.720um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4094.640um^2
      cell capacitance : b=0.502pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.225pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.399pF, leaf=9.900pF, total=11.300pF
      wire lengths     : top=0.000um, trunk=8695.393um, leaf=58712.398um, total=67407.790um
      hp wire lengths  : top=0.000um, trunk=6273.000um, leaf=29141.200um, total=35414.200um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {63 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 3 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.494], skew [0.296 vs 0.057*]
    Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
      cell areas       : b=916.200um^2, i=0.000um^2, icg=3162.240um^2, nicg=13.680um^2, l=0.000um^2, total=4092.120um^2
      cell capacitance : b=0.501pF, i=0.000pF, icg=0.716pF, nicg=0.007pF, l=0.000pF, total=1.224pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.395pF, leaf=9.900pF, total=11.295pF
      wire lengths     : top=0.000um, trunk=8667.193um, leaf=58712.398um, total=67379.590um
      hp wire lengths  : top=0.000um, trunk=6256.200um, leaf=29141.200um, total=35397.400um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=76 avg=0.049ns sd=0.017ns min=0.004ns max=0.095ns {62 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {20 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 65 <= 0.100ns, 81 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 82 CKBD12: 5 CKBD8: 7 CKBD4: 1 CKBD3: 2 CKBD1: 1 
       ICGs: CKLNQD16: 61 CKLNQD12: 9 CKLNQD8: 63 CKLNQD6: 28 CKLNQD3: 47 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.426], skew [0.164 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.445], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
      cell areas       : b=942.120um^2, i=0.000um^2, icg=3125.160um^2, nicg=13.680um^2, l=0.000um^2, total=4080.960um^2
      cell capacitance : b=0.515pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.231pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.395pF, leaf=9.903pF, total=11.298pF
      wire lengths     : top=0.000um, trunk=8675.793um, leaf=58727.698um, total=67403.491um
      hp wire lengths  : top=0.000um, trunk=6297.200um, leaf=29141.200um, total=35438.400um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=76 avg=0.048ns sd=0.017ns min=0.004ns max=0.095ns {64 <= 0.063ns, 9 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {24 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 64 <= 0.100ns, 78 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 87 CKBD12: 5 CKBD8: 3 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 55 CKLNQD12: 9 CKLNQD8: 65 CKLNQD6: 29 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.419, avg=0.360, sd=0.025], skew [0.157 vs 0.057*], 78.2% {0.328, 0.385} (wid=0.039 ws=0.033) (gid=0.401 gs=0.158)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.419, avg=0.360, sd=0.025], skew [0.157 vs 0.057*], 78.2% {0.328, 0.385} (wid=0.039 ws=0.033) (gid=0.401 gs=0.158)
      skew_group clk2/CON: insertion delay [min=0.199, max=0.404, avg=0.358, sd=0.023], skew [0.206 vs 0.057*], 76.6% {0.315, 0.372} (wid=0.029 ws=0.023) (gid=0.380 gs=0.206)
    Legalizer API calls during this step: 1019 succeeded with high effort: 1019 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.4 real=0:00:03.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:28.6 real=0:00:22.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
      cell areas       : b=942.120um^2, i=0.000um^2, icg=3125.160um^2, nicg=13.680um^2, l=0.000um^2, total=4080.960um^2
      cell capacitance : b=0.515pF, i=0.000pF, icg=0.710pF, nicg=0.007pF, l=0.000pF, total=1.231pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.378pF, leaf=9.903pF, total=11.282pF
      wire lengths     : top=0.000um, trunk=8572.994um, leaf=58727.698um, total=67300.691um
      hp wire lengths  : top=0.000um, trunk=6228.200um, leaf=29141.200um, total=35369.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=76 avg=0.048ns sd=0.017ns min=0.004ns max=0.095ns {65 <= 0.063ns, 8 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.088ns sd=0.014ns min=0.017ns max=0.105ns {24 <= 0.063ns, 98 <= 0.084ns, 96 <= 0.094ns, 64 <= 0.100ns, 78 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 87 CKBD12: 5 CKBD8: 3 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 55 CKLNQD12: 9 CKLNQD8: 65 CKLNQD6: 29 CKLNQD4: 1 CKLNQD3: 49 CKLNQD2: 78 CKLNQD1: 48 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.418], skew [0.156 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.418], skew [0.156 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.199, max=0.404], skew [0.206 vs 0.057*]
    Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
      cell areas       : b=749.160um^2, i=0.000um^2, icg=2757.240um^2, nicg=13.680um^2, l=0.000um^2, total=3520.080um^2
      cell capacitance : b=0.414pF, i=0.000pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.069pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.369pF, leaf=9.903pF, total=11.272pF
      wire lengths     : top=0.000um, trunk=8517.094um, leaf=58722.395um, total=67239.490um
      hp wire lengths  : top=0.000um, trunk=6228.200um, leaf=29141.200um, total=35369.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=76 avg=0.069ns sd=0.021ns min=0.004ns max=0.101ns {28 <= 0.063ns, 28 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 69 <= 0.100ns, 101 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 43 CKBD12: 26 CKBD8: 12 CKBD6: 1 CKBD4: 4 CKBD3: 3 CKBD2: 4 CKBD1: 4 CKBD0: 1 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 44 CKLNQD2: 101 CKLNQD1: 67 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.309, max=0.430], skew [0.122 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.309, max=0.430], skew [0.122 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.298, max=0.395], skew [0.097 vs 0.057*]
    Legalizer API calls during this step: 1050 succeeded with high effort: 1050 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.4 real=0:00:00.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
      cell areas       : b=747.000um^2, i=0.000um^2, icg=2757.240um^2, nicg=13.680um^2, l=0.000um^2, total=3517.920um^2
      cell capacitance : b=0.413pF, i=0.000pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.068pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.369pF, leaf=9.907pF, total=11.275pF
      wire lengths     : top=0.000um, trunk=8512.495um, leaf=58751.395um, total=67263.890um
      hp wire lengths  : top=0.000um, trunk=6227.000um, leaf=29160.400um, total=35387.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=76 avg=0.069ns sd=0.021ns min=0.004ns max=0.104ns {27 <= 0.063ns, 28 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 43 CKBD12: 25 CKBD8: 13 CKBD6: 1 CKBD4: 4 CKBD3: 3 CKBD2: 4 CKBD1: 4 CKBD0: 1 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 44 CKLNQD2: 101 CKLNQD1: 67 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.309, max=0.429, avg=0.384, sd=0.026], skew [0.120 vs 0.057*], 71.8% {0.358, 0.415} (wid=0.037 ws=0.031) (gid=0.411 gs=0.118)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.309, max=0.429, avg=0.384, sd=0.026], skew [0.120 vs 0.057*], 71.8% {0.358, 0.415} (wid=0.037 ws=0.031) (gid=0.411 gs=0.118)
      skew_group clk2/CON: insertion delay [min=0.307, max=0.393, avg=0.359, sd=0.019], skew [0.086 vs 0.057*], 85.4% {0.337, 0.393} (wid=0.029 ws=0.024) (gid=0.374 gs=0.081)
    Legalizer API calls during this step: 207 succeeded with high effort: 207 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Reducing Power done. (took cpu=0:00:04.7 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.556ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 437 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=98, i=0, icg=334, nicg=2, l=0, total=434
          cell areas       : b=747.000um^2, i=0.000um^2, icg=2757.240um^2, nicg=13.680um^2, l=0.000um^2, total=3517.920um^2
          cell capacitance : b=0.413pF, i=0.000pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.068pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.369pF, leaf=9.907pF, total=11.275pF
          wire lengths     : top=0.000um, trunk=8512.495um, leaf=58751.395um, total=67263.890um
          hp wire lengths  : top=0.000um, trunk=6227.000um, leaf=29160.400um, total=35387.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=76 avg=0.069ns sd=0.021ns min=0.004ns max=0.104ns {27 <= 0.063ns, 28 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 43 CKBD12: 25 CKBD8: 13 CKBD6: 1 CKBD4: 4 CKBD3: 3 CKBD2: 4 CKBD1: 4 CKBD0: 1 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 44 CKLNQD2: 101 CKLNQD1: 67 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=104, i=0, icg=334, nicg=2, l=0, total=440
          cell areas       : b=792.360um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3553.560um^2
          cell capacitance : b=0.438pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.091pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.469pF, leaf=9.907pF, total=11.375pF
          wire lengths     : top=0.000um, trunk=9150.995um, leaf=58751.395um, total=67902.390um
          hp wire lengths  : top=0.000um, trunk=6954.400um, leaf=29160.400um, total=36114.800um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=82 avg=0.068ns sd=0.023ns min=0.004ns max=0.104ns {33 <= 0.063ns, 25 <= 0.084ns, 12 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 44 CKBD12: 28 CKBD8: 15 CKBD6: 1 CKBD4: 4 CKBD3: 3 CKBD2: 4 CKBD1: 3 CKBD0: 2 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
          NICGs: AN2D8: 2 
        Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.4 real=0:00:02.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
          wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
          hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
          wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
          hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
          NICGs: AN2D8: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:02.3 real=0:00:02.3)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
      wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
      hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Legalizer API calls during this step: 495 succeeded with high effort: 495 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:06.9 real=0:00:06.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
    cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
    cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
    wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
    hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
    Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
     ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.337, max=0.392], skew [0.056 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
      wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
      hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.337, max=0.392], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
          cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
          wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
          hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
          NICGs: AN2D8: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
      wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
      hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.337, max=0.392], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
      wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
      hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.337, max=0.392], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=121, i=0, icg=334, nicg=2, l=0, total=457
      cell areas       : b=854.640um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3615.840um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.129pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.596pF, leaf=9.907pF, total=11.503pF
      wire lengths     : top=0.000um, trunk=9971.795um, leaf=58751.395um, total=68723.190um
      hp wire lengths  : top=0.000um, trunk=7932.000um, leaf=29160.400um, total=37092.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=99 avg=0.063ns sd=0.024ns min=0.004ns max=0.104ns {51 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 102 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 44 CKBD12: 29 CKBD8: 20 CKBD6: 1 CKBD4: 9 CKBD3: 3 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.405, sd=0.013], skew [0.056 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.059)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.405, sd=0.013], skew [0.056 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.337, max=0.392, avg=0.366, sd=0.015], skew [0.056 vs 0.057], 100% {0.337, 0.392} (wid=0.026 ws=0.022) (gid=0.385 gs=0.065)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:08.7 real=0:00:08.7)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 453 Succeeded: 5
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=842.040um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3603.240um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.531pF, leaf=9.907pF, total=11.438pF
      wire lengths     : top=0.000um, trunk=9564.997um, leaf=58751.395um, total=68316.392um
      hp wire lengths  : top=0.000um, trunk=7453.800um, leaf=29160.400um, total=36614.200um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=92 avg=0.064ns sd=0.024ns min=0.004ns max=0.104ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 100 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 45 CKBD12: 31 CKBD8: 15 CKBD6: 1 CKBD4: 8 CKBD3: 3 CKBD2: 4 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.372, max=0.430], skew [0.057 vs 0.057*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.372, max=0.430], skew [0.057 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.336, max=0.392], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:02.7 real=0:00:02.3)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=842.040um^2, i=0.000um^2, icg=2747.520um^2, nicg=13.680um^2, l=0.000um^2, total=3603.240um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.647pF, nicg=0.007pF, l=0.000pF, total=1.120pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.530pF, leaf=9.907pF, total=11.437pF
      wire lengths     : top=0.000um, trunk=9558.997um, leaf=58751.395um, total=68310.392um
      hp wire lengths  : top=0.000um, trunk=7451.800um, leaf=29160.400um, total=36612.200um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=92 avg=0.064ns sd=0.024ns min=0.004ns max=0.104ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 9 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.012ns min=0.036ns max=0.105ns {7 <= 0.063ns, 76 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 100 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 45 CKBD12: 31 CKBD8: 15 CKBD6: 1 CKBD4: 8 CKBD3: 3 CKBD2: 4 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 35 CKLNQD4: 1 CKLNQD3: 43 CKLNQD2: 101 CKLNQD1: 69 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.403, sd=0.012], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.058)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.403, sd=0.012], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.336, max=0.392, avg=0.365, sd=0.016], skew [0.056 vs 0.057], 100% {0.336, 0.392} (wid=0.026 ws=0.021) (gid=0.383 gs=0.064)
    Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.372pF fall=9.354pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.358pF fall=9.340pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
      cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.530pF, leaf=9.907pF, total=11.437pF
      wire lengths     : top=0.000um, trunk=9557.397um, leaf=58753.995um, total=68311.392um
      hp wire lengths  : top=0.000um, trunk=7451.800um, leaf=29160.400um, total=36612.200um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=92 avg=0.065ns sd=0.024ns min=0.004ns max=0.105ns {44 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.092ns sd=0.011ns min=0.053ns max=0.105ns {5 <= 0.063ns, 78 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 100 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.404, sd=0.013], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.060)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.404, sd=0.013], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.060)
      skew_group clk2/CON: insertion delay [min=0.336, max=0.392, avg=0.365, sd=0.016], skew [0.056 vs 0.057], 100% {0.336, 0.392} (wid=0.026 ws=0.022) (gid=0.383 gs=0.064)
    Legalizer API calls during this step: 1014 succeeded with high effort: 1014 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.9 real=0:00:01.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
      cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.530pF, leaf=9.907pF, total=11.437pF
      wire lengths     : top=0.000um, trunk=9557.397um, leaf=58753.995um, total=68311.392um
      hp wire lengths  : top=0.000um, trunk=7451.800um, leaf=29160.400um, total=36612.200um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=92 avg=0.065ns sd=0.024ns min=0.004ns max=0.105ns {44 <= 0.063ns, 25 <= 0.084ns, 11 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.092ns sd=0.011ns min=0.053ns max=0.105ns {5 <= 0.063ns, 78 <= 0.084ns, 107 <= 0.094ns, 68 <= 0.100ns, 100 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.404, sd=0.013], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.060)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.428, avg=0.404, sd=0.013], skew [0.057 vs 0.057], 100% {0.371, 0.428} (wid=0.038 ws=0.031) (gid=0.414 gs=0.060)
      skew_group clk2/CON: insertion delay [min=0.336, max=0.392, avg=0.365, sd=0.016], skew [0.056 vs 0.057], 100% {0.336, 0.392} (wid=0.026 ws=0.022) (gid=0.383 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=44, resolved=382, predictFail=0, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=61, ignoredLeafDriver=0, worse=230, accepted=89
        Max accepted move=45.200um, total accepted move=1073.400um, average move=12.060um
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=85, resolved=332, predictFail=40, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=110, ignoredLeafDriver=0, worse=126, accepted=54
        Max accepted move=20.600um, total accepted move=396.200um, average move=7.337um
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=130, resolved=277, predictFail=15, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=129, ignoredLeafDriver=0, worse=108, accepted=22
        Max accepted move=21.000um, total accepted move=181.800um, average move=8.264um
        Legalizer API calls during this step: 937 succeeded with high effort: 937 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.9 real=0:00:04.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 239 succeeded with high effort: 239 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=61, resolved=104, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=58, ignoredLeafDriver=0, worse=32, accepted=13
        Max accepted move=13.600um, total accepted move=73.600um, average move=5.662um
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=76, resolved=65, predictFail=14, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 1949 succeeded with high effort: 1949 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:02.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=0, resolved=155, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=123, accepted=31
        Max accepted move=18.400um, total accepted move=77.800um, average move=2.510um
        Move for wirelength. considered=452, filtered=452, permitted=450, cannotCompute=0, computed=450, moveTooSmall=0, resolved=137, predictFail=123, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.5)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
        cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
        cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
        sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.279pF, leaf=9.843pF, total=11.122pF
        wire lengths     : top=0.000um, trunk=7951.995um, leaf=58341.417um, total=66293.412um
        hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=92 avg=0.059ns sd=0.023ns min=0.004ns max=0.105ns {52 <= 0.063ns, 26 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
        Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.053ns max=0.105ns {9 <= 0.063ns, 77 <= 0.084ns, 109 <= 0.094ns, 72 <= 0.100ns, 91 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
         ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
        NICGs: AN2D8: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.370, max=0.425, avg=0.399, sd=0.013], skew [0.054 vs 0.057], 100% {0.370, 0.425} (wid=0.040 ws=0.034) (gid=0.411 gs=0.058)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.370, max=0.425, avg=0.399, sd=0.013], skew [0.054 vs 0.057], 100% {0.370, 0.425} (wid=0.040 ws=0.034) (gid=0.411 gs=0.058)
        skew_group clk2/CON: insertion delay [min=0.335, max=0.388, avg=0.359, sd=0.015], skew [0.053 vs 0.057], 100% {0.335, 0.388} (wid=0.026 ws=0.021) (gid=0.379 gs=0.067)
      Legalizer API calls during this step: 3694 succeeded with high effort: 3694 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:10.2 real=0:00:10.2)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 453 , Succeeded = 114 , Wirelength increased = 336 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
      cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.263pF, leaf=9.809pF, total=11.072pF
      wire lengths     : top=0.000um, trunk=7856.994um, leaf=58121.923um, total=65978.917um
      hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=92 avg=0.058ns sd=0.023ns min=0.004ns max=0.105ns {52 <= 0.063ns, 29 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.053ns max=0.105ns {12 <= 0.063ns, 78 <= 0.084ns, 109 <= 0.094ns, 70 <= 0.100ns, 89 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.365, max=0.425, avg=0.398, sd=0.013], skew [0.060 vs 0.057*], 99.6% {0.368, 0.425} (wid=0.040 ws=0.034) (gid=0.411 gs=0.058)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.365, max=0.425, avg=0.398, sd=0.013], skew [0.060 vs 0.057*], 99.6% {0.368, 0.425} (wid=0.040 ws=0.034) (gid=0.411 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.332, max=0.387, avg=0.358, sd=0.015], skew [0.055 vs 0.057], 100% {0.332, 0.387} (wid=0.026 ws=0.022) (gid=0.378 gs=0.066)
    Legalizer API calls during this step: 3694 succeeded with high effort: 3694 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.7 real=0:00:11.6)
  Total capacitance is (rise=20.430pF fall=20.412pF), of which (rise=11.072pF fall=11.072pF) is wire, and (rise=9.358pF fall=9.340pF) is gate.
  Stage::Polishing done. (took cpu=0:00:19.0 real=0:00:15.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:54:00 mem=3955.5M) ***
Total net bbox length = 4.596e+05 (2.164e+05 2.433e+05) (ext = 1.823e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3955.5MB
Summary Report:
Instances move: 0 (out of 38381 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.596e+05 (2.164e+05 2.433e+05) (ext = 1.823e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3955.5MB
*** Finished refinePlace (1:54:00 mem=3955.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10745 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.8)
  CCOpt::Phase::Implementation done. (took cpu=0:00:33.4 real=0:00:27.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       452 (unrouted=452, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48788 (unrouted=9404, trialRouted=39384, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9024, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 452 nets for routing of which 452 have one or more fixed wires.
(ccopt eGR): Start to route 452 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3955.47 MB )
[NR-eGR] Read 39212 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3955.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39212
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40216  numIgnoredNets=39764
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 452 clock nets ( 452 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 452 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 452 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 6.599700e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 217 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 217 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.139814e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 175 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 175 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.565802e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.726236e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               22( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124311
[NR-eGR]     M2  (2V) length: 1.970271e+05um, number of vias: 170907
[NR-eGR]     M3  (3H) length: 2.147727e+05um, number of vias: 15191
[NR-eGR]     M4  (4V) length: 6.962104e+04um, number of vias: 5613
[NR-eGR]     M5  (5H) length: 3.337830e+04um, number of vias: 2819
[NR-eGR]     M6  (6V) length: 1.137964e+04um, number of vias: 1792
[NR-eGR]     M7  (7H) length: 7.517400e+03um, number of vias: 2161
[NR-eGR]     M8  (8V) length: 8.090600e+03um, number of vias: 0
[NR-eGR] Total length: 5.417868e+05um, number of vias: 322794
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.609550e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11195
[NR-eGR]     M2  (2V) length: 6.087200e+03um, number of vias: 12512
[NR-eGR]     M3  (3H) length: 2.751300e+04um, number of vias: 6981
[NR-eGR]     M4  (4V) length: 2.456400e+04um, number of vias: 1577
[NR-eGR]     M5  (5H) length: 6.300300e+03um, number of vias: 489
[NR-eGR]     M6  (6V) length: 1.631000e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.609550e+04um, number of vias: 32754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.609550e+04um, number of vias: 32754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.66 sec, Real: 1.09 sec, Curr Mem: 3644.47 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.rgfBSVPqr
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.3)
Set FIXED routing status on 452 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       452 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=452, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48788 (unrouted=9404, trialRouted=39384, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9024, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:01.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=72067 and nets=49240 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3644.469M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
          cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.248pF, leaf=9.750pF, total=10.998pF
          wire lengths     : top=0.000um, trunk=7883.000um, leaf=58212.500um, total=66095.500um
          hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=9, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=92 avg=0.058ns sd=0.022ns min=0.004ns max=0.105ns {51 <= 0.063ns, 29 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.054ns max=0.107ns {9 <= 0.063ns, 79 <= 0.084ns, 116 <= 0.094ns, 66 <= 0.100ns, 81 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.365, max=0.424, avg=0.396, sd=0.013], skew [0.059 vs 0.057*], 99.6% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.365, max=0.424, avg=0.396, sd=0.013], skew [0.059 vs 0.057*], 99.6% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.330, max=0.385, avg=0.357, sd=0.015], skew [0.055 vs 0.057], 100% {0.330, 0.385} (wid=0.026 ws=0.022) (gid=0.377 gs=0.064)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=818.280um^2, i=0.000um^2, icg=2743.560um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
          cell capacitance : b=0.454pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.106pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.248pF, leaf=9.750pF, total=10.998pF
          wire lengths     : top=0.000um, trunk=7883.000um, leaf=58212.500um, total=66095.500um
          hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=9, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=92 avg=0.058ns sd=0.022ns min=0.004ns max=0.105ns {51 <= 0.063ns, 29 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.054ns max=0.107ns {9 <= 0.063ns, 79 <= 0.084ns, 116 <= 0.094ns, 66 <= 0.100ns, 81 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 40 CKBD12: 31 CKBD8: 19 CKBD6: 2 CKBD4: 7 CKBD3: 4 CKBD2: 4 CKBD1: 3 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 42 CKLNQD2: 102 CKLNQD1: 70 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.365, max=0.424, avg=0.396, sd=0.013], skew [0.059 vs 0.057*], 99.6% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.365, max=0.424, avg=0.396, sd=0.013], skew [0.059 vs 0.057*], 99.6% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.330, max=0.385, avg=0.357, sd=0.015], skew [0.055 vs 0.057], 100% {0.330, 0.385} (wid=0.026 ws=0.022) (gid=0.377 gs=0.064)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 96 long paths. The largest offset applied was 0.002ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk1/CON      5275       96         1.820%      0.002ns       0.424ns         0.422ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        5
            0.000      and above     91
          -------------------------------
          
          Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 16, numUnchanged = 118, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 272, numSkippedDueToCloseToSkewTarget = 46
        CCOpt-eGRPC Downsizing: considered: 134, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 134, unsuccessful: 0, sized: 16
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 9, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=806.040um^2, i=0.000um^2, icg=2740.320um^2, nicg=13.680um^2, l=0.000um^2, total=3560.040um^2
          cell capacitance : b=0.446pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.099pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.248pF, leaf=9.750pF, total=10.998pF
          wire lengths     : top=0.000um, trunk=7883.000um, leaf=58212.500um, total=66095.500um
          hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=9, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=92 avg=0.062ns sd=0.023ns min=0.004ns max=0.105ns {44 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.054ns max=0.107ns {8 <= 0.063ns, 80 <= 0.084ns, 116 <= 0.094ns, 67 <= 0.100ns, 80 <= 0.105ns} {9 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 39 CKBD12: 31 CKBD8: 18 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 69 CKLNQD6: 34 CKLNQD4: 1 CKLNQD3: 41 CKLNQD2: 96 CKLNQD1: 77 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.331, max=0.385, avg=0.358, sd=0.015], skew [0.054 vs 0.057], 100% {0.331, 0.385} (wid=0.026 ws=0.022) (gid=0.377 gs=0.064)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.2 real=0:00:01.2)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 452, tested: 452, violation detected: 9, violation ignored (due to small violation): 8, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.720um^2 (0.020%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=806.040um^2, i=0.000um^2, icg=2741.040um^2, nicg=13.680um^2, l=0.000um^2, total=3560.760um^2
          cell capacitance : b=0.446pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.099pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.248pF, leaf=9.750pF, total=10.998pF
          wire lengths     : top=0.000um, trunk=7883.000um, leaf=58212.500um, total=66095.500um
          hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=8, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=92 avg=0.062ns sd=0.023ns min=0.004ns max=0.105ns {44 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.054ns max=0.107ns {8 <= 0.063ns, 80 <= 0.084ns, 117 <= 0.094ns, 67 <= 0.100ns, 80 <= 0.105ns} {8 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 39 CKBD12: 31 CKBD8: 18 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 33 CKLNQD4: 1 CKLNQD3: 41 CKLNQD2: 96 CKLNQD1: 77 
          NICGs: AN2D8: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.331, max=0.385, avg=0.358, sd=0.015], skew [0.054 vs 0.057], 100% {0.331, 0.385} (wid=0.026 ws=0.022) (gid=0.377 gs=0.064)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=8, unsuccessful=0, alreadyClose=0, noImprovementFound=7, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 161 insts, 322 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=806.040um^2, i=0.000um^2, icg=2741.040um^2, nicg=13.680um^2, l=0.000um^2, total=3560.760um^2
          cell capacitance : b=0.446pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.099pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.248pF, leaf=9.750pF, total=10.998pF
          wire lengths     : top=0.000um, trunk=7883.000um, leaf=58212.500um, total=66095.500um
          hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29220.300um, total=35437.900um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=8, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=92 avg=0.062ns sd=0.023ns min=0.004ns max=0.105ns {44 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.054ns max=0.107ns {8 <= 0.063ns, 80 <= 0.084ns, 117 <= 0.094ns, 67 <= 0.100ns, 80 <= 0.105ns} {8 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 39 CKBD12: 31 CKBD8: 18 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 33 CKLNQD4: 1 CKLNQD3: 41 CKLNQD2: 96 CKLNQD1: 77 
          NICGs: AN2D8: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.367, max=0.424, avg=0.398, sd=0.013], skew [0.057 vs 0.057], 100% {0.367, 0.424} (wid=0.039 ws=0.033) (gid=0.412 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.331, max=0.385, avg=0.358, sd=0.015], skew [0.054 vs 0.057], 100% {0.331, 0.385} (wid=0.026 ws=0.022) (gid=0.377 gs=0.064)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:54:08 mem=3907.2M) ***
Total net bbox length = 4.596e+05 (2.164e+05 2.433e+05) (ext = 1.823e+04)
Move report: Detail placement moves 23857 insts, mean move: 1.07 um, max move: 14.60 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_): (264.20, 154.00) --> (273.40, 159.40)
	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3902.2MB
Summary Report:
Instances move: 12661 (out of 38381 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 14.60 um (Instance: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_) (264.2, 154) -> (273.4, 159.4)
	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
Total net bbox length = 4.663e+05 (2.211e+05 2.452e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 3902.2MB
*** Finished refinePlace (1:54:13 mem=3902.2M) ***
  Moved 4668, flipped 274 and cell swapped 0 of 10745 clock instance(s) during refinement.
  The largest move was 14.6 microns for core1_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.9 real=0:00:03.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:13.1 real=0:00:09.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       452 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=452, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48788 (unrouted=9404, trialRouted=39384, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9024, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 452 nets for routing of which 452 have one or more fixed wires.
(ccopt eGR): Start to route 452 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3892.69 MB )
[NR-eGR] Read 39212 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3892.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 39212
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40216  numIgnoredNets=39764
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 452 clock nets ( 452 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 452 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 452 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 6.644520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 217 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 217 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.148382e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 174 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 174 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.577610e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 23 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 23 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.700586e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               22( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124311
[NR-eGR]     M2  (2V) length: 1.972441e+05um, number of vias: 170975
[NR-eGR]     M3  (3H) length: 2.149793e+05um, number of vias: 15108
[NR-eGR]     M4  (4V) length: 6.946644e+04um, number of vias: 5609
[NR-eGR]     M5  (5H) length: 3.360100e+04um, number of vias: 2790
[NR-eGR]     M6  (6V) length: 1.142144e+04um, number of vias: 1792
[NR-eGR]     M7  (7H) length: 7.517400e+03um, number of vias: 2161
[NR-eGR]     M8  (8V) length: 8.090600e+03um, number of vias: 0
[NR-eGR] Total length: 5.423203e+05um, number of vias: 322746
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.662900e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11195
[NR-eGR]     M2  (2V) length: 6.304200e+03um, number of vias: 12580
[NR-eGR]     M3  (3H) length: 2.771960e+04um, number of vias: 6898
[NR-eGR]     M4  (4V) length: 2.440940e+04um, number of vias: 1573
[NR-eGR]     M5  (5H) length: 6.523000e+03um, number of vias: 460
[NR-eGR]     M6  (6V) length: 1.672800e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.662900e+04um, number of vias: 32706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.662900e+04um, number of vias: 32706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.06 sec, Curr Mem: 3598.69 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.rgfZhIOvo
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 452 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 452 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 18:22:24, mem=2913.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 18:22:24 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=49240)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:22:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 49234 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:26, elapsed time = 00:00:05, memory = 2988.51 (MB), peak = 3258.77 (MB)
#Merging special wires: starts on Thu Mar 23 18:22:31 2023 with memory = 2988.76 (MB), peak = 3258.77 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB --1.13 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 18:22:31 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:05
#Increased memory = 30.44 (MB)
#Total memory = 2989.66 (MB)
#Peak memory = 3258.77 (MB)
#
#
#Start global routing on Thu Mar 23 18:22:31 2023
#
#
#Start global routing initialization on Thu Mar 23 18:22:31 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 18:22:31 2023
#
#Start routing resource analysis on Thu Mar 23 18:22:31 2023
#
#Routing resource analysis is done on Thu Mar 23 18:22:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.37%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  452 nets (0.92%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:22:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2997.08 (MB), peak = 3258.77 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 18:22:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2997.39 (MB), peak = 3258.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3006.98 (MB), peak = 3258.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3008.82 (MB), peak = 3258.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9024 (skipped).
#Total number of selected nets for routing = 452.
#Total number of unselected nets (but routable) for routing = 39764 (skipped).
#Total number of nets in the design = 49240.
#
#39764 skipped nets do not have any wires.
#452 routable nets have only global wires.
#452 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                452               0  
#------------------------------------------------
#        Total                452               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                452          347           39417  
#-------------------------------------------------------------
#        Total                452          347           39417  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           37(0.11%)      1(0.00%)   (0.11%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     37(0.02%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 64975 um.
#Total half perimeter of net bounding box = 36474 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5394 um.
#Total wire length on LAYER M3 = 27316 um.
#Total wire length on LAYER M4 = 24213 um.
#Total wire length on LAYER M5 = 6390 um.
#Total wire length on LAYER M6 = 1662 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28586
#Up-Via Summary (total 28586):
#           
#-----------------------
# M1              11195
# M2               9551
# M3               6015
# M4               1424
# M5                401
#-----------------------
#                 28586 
#
#Total number of involved priority nets 452
#Maximum src to sink distance for priority net 486.3
#Average of max src_to_sink distance for priority net 67.0
#Average of ave src_to_sink distance for priority net 38.8
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.11%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 26.27 (MB)
#Total memory = 3015.94 (MB)
#Peak memory = 3258.77 (MB)
#
#Finished global routing on Thu Mar 23 18:22:37 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2996.56 (MB), peak = 3258.77 (MB)
#Start Track Assignment.
#Done with 6986 horizontal wires in 1 hboxes and 6242 vertical wires in 2 hboxes.
#Done with 6854 horizontal wires in 1 hboxes and 6184 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 69539 um.
#Total half perimeter of net bounding box = 36474 um.
#Total wire length on LAYER M1 = 4579 um.
#Total wire length on LAYER M2 = 5009 um.
#Total wire length on LAYER M3 = 27158 um.
#Total wire length on LAYER M4 = 24548 um.
#Total wire length on LAYER M5 = 6541 um.
#Total wire length on LAYER M6 = 1703 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28586
#Up-Via Summary (total 28586):
#           
#-----------------------
# M1              11195
# M2               9551
# M3               6015
# M4               1424
# M5                401
#-----------------------
#                 28586 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3024.27 (MB), peak = 3258.77 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:14
#Increased memory = 65.39 (MB)
#Total memory = 3024.46 (MB)
#Peak memory = 3258.77 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 62.8% required routing.
#   number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:06, memory = 3306.94 (MB), peak = 3317.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 67518 um.
#Total half perimeter of net bounding box = 36474 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 624 um.
#Total wire length on LAYER M3 = 29252 um.
#Total wire length on LAYER M4 = 29846 um.
#Total wire length on LAYER M5 = 6337 um.
#Total wire length on LAYER M6 = 1456 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 35064
#Total number of multi-cut vias = 218 (  0.6%)
#Total number of single cut vias = 34846 ( 99.4%)
#Up-Via Summary (total 35064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10971 ( 98.1%)       218 (  1.9%)      11189
# M2             11217 (100.0%)         0 (  0.0%)      11217
# M3             10988 (100.0%)         0 (  0.0%)      10988
# M4              1415 (100.0%)         0 (  0.0%)       1415
# M5               255 (100.0%)         0 (  0.0%)        255
#-----------------------------------------------------------
#                34846 ( 99.4%)       218 (  0.6%)      35064 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:07
#Increased memory = 4.00 (MB)
#Total memory = 3028.48 (MB)
#Peak memory = 3317.20 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:07
#Increased memory = 4.00 (MB)
#Total memory = 3028.48 (MB)
#Peak memory = 3317.20 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:30
#Elapsed time = 00:00:23
#Increased memory = 92.04 (MB)
#Total memory = 3005.28 (MB)
#Peak memory = 3317.20 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:22:47 2023
#
% End globalDetailRoute (date=03/23 18:22:47, total cpu=0:01:30, real=0:00:23.0, peak res=3317.2M, current mem=2986.7M)
        NanoRoute done. (took cpu=0:01:30 real=0:00:22.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 452 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          234
        50.000     100.000          107
       100.000     150.000           81
       150.000     200.000           25
       200.000     250.000            2
       250.000     300.000            0
       300.000     350.000            0
       350.000     400.000            1
       400.000     450.000            1
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          355
        0.000      5.000           66
        5.000     10.000           14
       10.000     15.000            6
       15.000     20.000            4
       20.000     25.000            1
       25.000     30.000            2
       30.000     35.000            1
       35.000     40.000            1
       40.000     45.000            1
       45.000     50.000            1
       50.000     55.000            0
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/ofifo_inst/col_idx_3__fifo_instance/net4294 (12 terminals)
    Guided length:  max path =    58.000um, total =    75.400um
    Routed length:  max path =    40.000um, total =    94.250um
    Deviation:      max path =   -31.034%,  total =    25.000%

    Net core1_inst/psum_mem_instance/CTS_39 (89 terminals)
    Guided length:  max path =    58.400um, total =   239.000um
    Routed length:  max path =    54.400um, total =   296.620um
    Deviation:      max path =    -6.849%,  total =    24.109%

    Net core2_inst/qmem_instance/net4196 (33 terminals)
    Guided length:  max path =    73.000um, total =   199.900um
    Routed length:  max path =    70.000um, total =   247.880um
    Deviation:      max path =    -4.110%,  total =    24.002%

    Net core2_inst/ofifo_inst/col_idx_2__fifo_instance/net4289 (12 terminals)
    Guided length:  max path =    44.600um, total =    56.600um
    Routed length:  max path =    40.600um, total =    69.770um
    Deviation:      max path =    -8.969%,  total =    23.269%

    Net core2_inst/ofifo_inst/col_idx_2__fifo_instance/net4329 (12 terminals)
    Guided length:  max path =    41.400um, total =    50.400um
    Routed length:  max path =    38.000um, total =    61.160um
    Deviation:      max path =    -8.213%,  total =    21.349%

    Net core1_inst/mac_array_instance/col_idx_2__mac_col_inst/net4551 (57 terminals)
    Guided length:  max path =    69.600um, total =   193.200um
    Routed length:  max path =    59.800um, total =   234.380um
    Deviation:      max path =   -14.080%,  total =    21.315%

    Net core2_inst/qmem_instance/net4256 (33 terminals)
    Guided length:  max path =    92.600um, total =   205.200um
    Routed length:  max path =    85.800um, total =   248.620um
    Deviation:      max path =    -7.343%,  total =    21.160%

    Net core2_inst/qmem_instance/net4201 (33 terminals)
    Guided length:  max path =    74.999um, total =   218.799um
    Routed length:  max path =    69.400um, total =   264.470um
    Deviation:      max path =    -7.465%,  total =    20.873%

    Net core1_inst/mac_array_instance/CTS_2 (101 terminals)
    Guided length:  max path =   112.000um, total =   430.700um
    Routed length:  max path =   108.600um, total =   519.880um
    Deviation:      max path =    -3.036%,  total =    20.706%

    Net core1_inst/kmem_instance/net4256 (33 terminals)
    Guided length:  max path =    87.199um, total =   166.200um
    Routed length:  max path =    81.600um, total =   199.920um
    Deviation:      max path =    -6.421%,  total =    20.289%

Set FIXED routing status on 452 net(s)
Set FIXED placed status on 450 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3642.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3679.62 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3679.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 452  Num Prerouted Wires = 35896
[NR-eGR] Read numTotalNets=40216  numIgnoredNets=452
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 39764 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 347 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.376820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39417 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.745844e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        49( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]      M3  (3)        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       244( 0.28%)         1( 0.00%)   ( 0.28%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        35( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              345( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.950000e+00um, number of vias: 125579
[NR-eGR]     M2  (2V) length: 1.979091e+05um, number of vias: 171955
[NR-eGR]     M3  (3H) length: 2.225809e+05um, number of vias: 19646
[NR-eGR]     M4  (4V) length: 7.351242e+04um, number of vias: 6059
[NR-eGR]     M5  (5H) length: 3.791020e+04um, number of vias: 2739
[NR-eGR]     M6  (6V) length: 1.402133e+04um, number of vias: 1798
[NR-eGR]     M7  (7H) length: 7.437800e+03um, number of vias: 2176
[NR-eGR]     M8  (8V) length: 8.089800e+03um, number of vias: 0
[NR-eGR] Total length: 5.614635e+05um, number of vias: 329952
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.52 sec, Real: 1.29 sec, Curr Mem: 3651.43 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:01.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       452 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=452, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48788 (unrouted=9024, trialRouted=39764, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9024, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:35 real=0:00:26.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=72067 and nets=49240 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3642.430M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
    cell areas       : b=806.040um^2, i=0.000um^2, icg=2741.040um^2, nicg=13.680um^2, l=0.000um^2, total=3560.760um^2
    cell capacitance : b=0.446pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.099pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.260pF, leaf=10.053pF, total=11.313pF
    wire lengths     : top=0.000um, trunk=7893.900um, leaf=59623.400um, total=67517.300um
    hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29425.300um, total=35642.900um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=22, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.035ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=92 avg=0.062ns sd=0.024ns min=0.004ns max=0.105ns {45 <= 0.063ns, 29 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=360 avg=0.092ns sd=0.011ns min=0.051ns max=0.109ns {6 <= 0.063ns, 73 <= 0.084ns, 102 <= 0.094ns, 70 <= 0.100ns, 88 <= 0.105ns} {21 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 39 CKBD12: 31 CKBD8: 18 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
     ICGs: CKLNQD16: 7 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 33 CKLNQD4: 1 CKLNQD3: 41 CKLNQD2: 96 CKLNQD1: 77 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.400, sd=0.013], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.400, sd=0.013], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    skew_group clk2/CON: insertion delay [min=0.331, max=0.391, avg=0.360, sd=0.015], skew [0.060 vs 0.057*], 99.8% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.382 gs=0.071)
  CCOpt::Phase::Routing done. (took cpu=0:01:37 real=0:00:27.8)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 452, tested: 452, violation detected: 22, violation ignored (due to small violation): 0, cannot run: 0, attempted: 22, unsuccessful: 0, sized: 16
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    -----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              1 [4.5%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    leaf              21 [95.5%]           15 (71.4%)            0            0                   15 (71.4%)            6 (28.6%)
    -----------------------------------------------------------------------------------------------------------------------------
    Total             22 [100.0%]          16 (72.7%)            0            0                   16 (72.7%)            6 (27.3%)
    -----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 16, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 14.760um^2 (0.415%)
    Max. move: 0.400um(core1_inst/ofifo_inst/col_idx_4__fifo_instance/clk_gate_q5_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f0947cfdbc8, uid:A2afb0, a CKLNQD2 at (193.200,127.000) in powerdomain auto-default in usermodule module core1_inst/ofifo_inst/col_idx_4__fifo_instance/clk_gate_q5_reg in clock tree clk1} and 11 others), Min. move: 0.000um, Avg. move: 0.036um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=808.200um^2, i=0.000um^2, icg=2753.640um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
      cell capacitance : b=0.448pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.101pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.260pF, leaf=10.053pF, total=11.313pF
      wire lengths     : top=0.000um, trunk=7893.900um, leaf=59623.400um, total=67517.300um
      hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29425.700um, total=35643.300um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=6, worst=[0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=92 avg=0.061ns sd=0.023ns min=0.004ns max=0.103ns {46 <= 0.063ns, 29 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {6 <= 0.063ns, 80 <= 0.084ns, 110 <= 0.094ns, 70 <= 0.100ns, 88 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 39 CKBD12: 32 CKBD8: 17 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 47 CKLNQD2: 91 CKLNQD1: 76 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.391, avg=0.360, sd=0.015], skew [0.060 vs 0.057*], 99.8% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.382 gs=0.071)
    Upsizing to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 452, tested: 452, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=808.200um^2, i=0.000um^2, icg=2753.640um^2, nicg=13.680um^2, l=0.000um^2, total=3575.520um^2
      cell capacitance : b=0.448pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.101pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.260pF, leaf=10.053pF, total=11.313pF
      wire lengths     : top=0.000um, trunk=7893.900um, leaf=59623.400um, total=67517.300um
      hp wire lengths  : top=0.000um, trunk=6217.600um, leaf=29425.700um, total=35643.300um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=6, worst=[0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=92 avg=0.061ns sd=0.023ns min=0.004ns max=0.103ns {46 <= 0.063ns, 29 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=360 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {6 <= 0.063ns, 80 <= 0.084ns, 110 <= 0.094ns, 70 <= 0.100ns, 88 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 39 CKBD12: 32 CKBD8: 17 CKBD6: 3 CKBD4: 5 CKBD3: 4 CKBD2: 6 CKBD1: 4 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 47 CKLNQD2: 91 CKLNQD1: 76 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.391, avg=0.360, sd=0.015], skew [0.060 vs 0.057*], 99.8% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.382 gs=0.071)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 10 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 5, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 452, nets tested: 452, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 1, buffered: 5
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=124, i=0, icg=334, nicg=2, l=0, total=460
      cell areas       : b=846.360um^2, i=0.000um^2, icg=2753.640um^2, nicg=13.680um^2, l=0.000um^2, total=3613.680um^2
      cell capacitance : b=0.469pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.122pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.287pF, leaf=10.052pF, total=11.339pF
      wire lengths     : top=0.000um, trunk=7968.300um, leaf=59549.000um, total=67517.300um
      hp wire lengths  : top=0.000um, trunk=6365.400um, leaf=30062.600um, total=36428.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=97 avg=0.059ns sd=0.024ns min=0.004ns max=0.103ns {53 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=365 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {6 <= 0.063ns, 86 <= 0.084ns, 111 <= 0.094ns, 72 <= 0.100ns, 89 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 37 CKBD12: 36 CKBD8: 17 CKBD6: 6 CKBD4: 7 CKBD3: 6 CKBD2: 7 CKBD1: 4 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 47 CKLNQD2: 91 CKLNQD1: 76 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.427, avg=0.399, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.369, 0.426} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.331, max=0.391, avg=0.362, sd=0.015], skew [0.060 vs 0.057*], 99.8% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.382 gs=0.071)
    Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing Skew by cell sizing...
    Resized 2 clock insts to decrease delay.
    Resized 1 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized           Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0                   0                    0                   0
    trunk              7 [70.0%]            0                   1 (14.3%)           0                    1 (14.3%)           6 (85.7%)
    leaf               3 [30.0%]            2 (66.7%)           0                   0                    2 (66.7%)           1 (33.3%)
    ----------------------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           2 (20.0%)           1 (10.0%)           0                    3 (30.0%)           7 (70.0%)
    ----------------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 2, Downsized: 1, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=124, i=0, icg=334, nicg=2, l=0, total=460
      cell areas       : b=845.640um^2, i=0.000um^2, icg=2754.360um^2, nicg=13.680um^2, l=0.000um^2, total=3613.680um^2
      cell capacitance : b=0.469pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.122pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.287pF, leaf=10.052pF, total=11.339pF
      wire lengths     : top=0.000um, trunk=7968.300um, leaf=59549.000um, total=67517.300um
      hp wire lengths  : top=0.000um, trunk=6365.400um, leaf=30062.600um, total=36428.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=97 avg=0.059ns sd=0.024ns min=0.004ns max=0.103ns {53 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=365 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {7 <= 0.063ns, 86 <= 0.084ns, 110 <= 0.094ns, 72 <= 0.100ns, 89 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 37 CKBD12: 35 CKBD8: 19 CKBD6: 5 CKBD4: 7 CKBD3: 6 CKBD2: 7 CKBD1: 4 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 48 CKLNQD2: 90 CKLNQD1: 76 
      NICGs: AN2D8: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.334, max=0.391, avg=0.362, sd=0.016], skew [0.057 vs 0.057], 100% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.379 gs=0.067)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:55:55 mem=3953.8M) ***
Total net bbox length = 4.671e+05 (2.217e+05 2.454e+05) (ext = 1.821e+04)
Move report: Detail placement moves 3047 insts, mean move: 0.62 um, max move: 6.20 um
	Max move on inst (FILLER__1_6198): (589.20, 65.80) --> (588.40, 60.40)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 3953.8MB
Summary Report:
Instances move: 1621 (out of 38391 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 5.60 um (Instance: core2_inst/psum_mem_instance/U435) (534, 71.2) -> (530.2, 73)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 4.674e+05 (2.220e+05 2.454e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3953.8MB
*** Finished refinePlace (1:56:00 mem=3953.8M) ***
    Moved 727, flipped 26 and cell swapped 0 of 10755 clock instance(s) during refinement.
    The largest move was 4.4 microns for core2_inst/psum_mem_instance/memory12_reg_46_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.1 real=0:00:02.7)
    Set dirty flag on 1761 insts, 835 nets
  PostConditioning done.
Net route status summary:
  Clock:       462 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=462, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 48788 (unrouted=9024, trialRouted=39764, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9024, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=124, i=0, icg=334, nicg=2, l=0, total=460
    cell areas       : b=845.640um^2, i=0.000um^2, icg=2754.360um^2, nicg=13.680um^2, l=0.000um^2, total=3613.680um^2
    cell capacitance : b=0.469pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.122pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.288pF, leaf=10.052pF, total=11.340pF
    wire lengths     : top=0.000um, trunk=8057.050um, leaf=59619.265um, total=67676.315um
    hp wire lengths  : top=0.000um, trunk=6365.400um, leaf=30083.400um, total=36448.800um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=97 avg=0.059ns sd=0.024ns min=0.004ns max=0.103ns {53 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=365 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {7 <= 0.063ns, 86 <= 0.084ns, 110 <= 0.094ns, 72 <= 0.100ns, 89 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 37 CKBD12: 35 CKBD8: 19 CKBD6: 5 CKBD4: 7 CKBD3: 6 CKBD2: 7 CKBD1: 4 CKBD0: 4 
     ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 48 CKLNQD2: 90 CKLNQD1: 76 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
    skew_group clk2/CON: insertion delay [min=0.334, max=0.391, avg=0.362, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.379 gs=0.067)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:10.6 real=0:00:07.5)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        124      845.640       0.469
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2754.360       0.646
  Non-Integrated Clock Gates       2       13.680       0.007
  Clock Logic                      0        0.000       0.000
  All                            460     3613.680       1.122
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8057.050
  Leaf      59619.265
  Total     67676.315
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6365.400
  Leaf       30083.400
  Total      36448.800
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.124     1.288     2.412
  Leaf     8.250    10.052    18.302
  Total    9.374    11.340    20.714
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.252     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.004       0.000      0.004    [0.004]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       97      0.059       0.024      0.004    0.103    {53 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}                                        -
  Leaf        0.105      365      0.091       0.011      0.051    0.109    {7 <= 0.063ns, 86 <= 0.084ns, 110 <= 0.094ns, 72 <= 0.100ns, 89 <= 0.105ns}    {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     37       372.960
  CKBD12      buffer     35       277.200
  CKBD8       buffer     19       109.440
  CKBD6       buffer      5        21.600
  CKBD4       buffer      7        22.680
  CKBD3       buffer      6        15.120
  CKBD2       buffer      7        15.120
  CKBD1       buffer      4         5.760
  CKBD0       buffer      4         5.760
  CKLNQD16    icg         8       120.960
  CKLNQD12    icg         8        97.920
  CKLNQD8     icg        77       803.880
  CKLNQD6     icg        26       252.720
  CKLNQD4     icg         1         7.920
  CKLNQD3     icg        48       362.880
  CKLNQD2     icg        90       615.600
  CKLNQD1     icg        76       492.480
  AN2D8       nicg        2        13.680
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.369     0.425     0.057       0.057         0.033           0.021           0.399        0.012     100% {0.369, 0.425}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.369     0.425     0.057       0.057         0.033           0.021           0.399        0.012     100% {0.369, 0.425}
  WC:setup.late    clk2/CON      0.334     0.391     0.057    0.057*           0.021           0.011           0.362        0.016     99.9% {0.334, 0.391}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.334    core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_0_/CP
  WC:setup.late    clk2/CON      Max        0.391    core2_inst/psum_mem_instance/memory11_reg_71_/CP
  --------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 12 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -----------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_6_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_1_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_0_/CP
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk_gate_q1_reg/latch/Q
  -----------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=124, i=0, icg=334, nicg=2, l=0, total=460
  cell areas       : b=845.640um^2, i=0.000um^2, icg=2754.360um^2, nicg=13.680um^2, l=0.000um^2, total=3613.680um^2
  cell capacitance : b=0.469pF, i=0.000pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.122pF
  sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.288pF, leaf=10.052pF, total=11.340pF
  wire lengths     : top=0.000um, trunk=8057.050um, leaf=59619.265um, total=67676.315um
  hp wire lengths  : top=0.000um, trunk=6365.400um, leaf=30083.400um, total=36448.800um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=97 avg=0.059ns sd=0.024ns min=0.004ns max=0.103ns {53 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
  Leaf  : target=0.105ns count=365 avg=0.091ns sd=0.011ns min=0.051ns max=0.109ns {7 <= 0.063ns, 86 <= 0.084ns, 110 <= 0.094ns, 72 <= 0.100ns, 89 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 37 CKBD12: 35 CKBD8: 19 CKBD6: 5 CKBD4: 7 CKBD3: 6 CKBD2: 7 CKBD1: 4 CKBD0: 4 
   ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 48 CKLNQD2: 90 CKLNQD1: 76 
  NICGs: AN2D8: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.369, max=0.425, avg=0.399, sd=0.012], skew [0.057 vs 0.057], 100% {0.369, 0.425} (wid=0.039 ws=0.033) (gid=0.413 gs=0.059)
  skew_group clk2/CON: insertion delay [min=0.334, max=0.391, avg=0.362, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.334, 0.391} (wid=0.025 ws=0.021) (gid=0.379 gs=0.067)
Logging CTS constraint violations...
  Clock tree clk1 has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk_gate_q1_reg/latch (a lib_cell CKLNQD2) at (275.600,148.600), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk_gate_q1_reg/latch/Q with a slew time target of 0.105ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk2/CON in half corner WC:setup.late. Achieved skew of 0.057ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:01.0)
Runtime done. (took cpu=0:03:25 real=0:01:51)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS          59.88 (Init 6.24, Construction 15.49, Implementation 27.03, eGRPC 4.18, PostConditioning 4.80, Other 2.14)
Clock Runtime:  (37%) CTS services      39.41 (RefinePlace 10.10, EarlyGlobalClock 4.49, NanoRoute 22.92, ExtractRC 1.90, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          5.34 (Init 1.83, CongRepair/EGR-DP 3.08, TimingUpdate 0.43, Other 0.00)
Clock Runtime: (100%) Total            104.63

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3060.7M, totSessionCpu=1:56:04 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3054.8M, totSessionCpu=1:56:13 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3718.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=3718.9M
** Profile ** Other data :  cpu=0:00:00.4, mem=3722.0M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3727.82)
Total number of fetched objects 40568
End delay calculation. (MEM=4101.82 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4101.82 CPU=0:00:07.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:03.0 totSessionCpu=1:56:24 mem=4069.8M)
** Profile ** Overall slacks :  cpu=0:00:10.7, mem=4077.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4100.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.510  | -1.510  | -0.359  |  0.014  |
|           TNS (ns):| -41.208 | -40.272 | -0.936  |  0.000  |
|    Violating Paths:|   502   |   493   |    9    |    0    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.548%
       (98.508% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4100.3M
**optDesign ... cpu = 0:00:23, real = 0:00:07, mem = 3076.8M, totSessionCpu=1:56:26 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 38391

Instance distribution across the VT partitions:

 LVT : inst = 11511 (30.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11511 (30.0%)

 HVT : inst = 26880 (70.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 26880 (70.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3743.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3743.8M) ***
*** Starting optimizing excluded clock nets MEM= 3743.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3743.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 462 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:28.3/0:39:35.1 (2.9), mem = 3743.8M
(I,S,L,T): WC_VIEW: 49.696, 31.8067, 1.95653, 83.4593
(I,S,L,T): WC_VIEW: 49.696, 31.8067, 1.95653, 83.4593
*** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:05.0 (1.3), totSession cpu/real = 1:56:34.9/0:39:40.1 (2.9), mem = 3875.3M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 462 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:36.1/0:39:40.9 (2.9), mem = 3875.3M
(I,S,L,T): WC_VIEW: 49.696, 31.8067, 1.95653, 83.4593
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    40|    -0.10|     6|     6|    -0.01|     0|     0|     0|     0|    -1.51|   -41.21|       0|       0|       0|  98.51|          |         |
|     2|    26|    -0.01|     5|     5|    -0.01|     0|     0|     0|     0|    -1.51|   -41.21|       0|       0|       4|  98.51| 0:00:00.0|  4350.3M|
|     2|    26|    -0.01|     5|     5|    -0.01|     0|     0|     0|     0|    -1.51|   -41.21|       0|       0|       0|  98.51| 0:00:00.0|  4350.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 462 constrained nets 
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=4350.3M) ***

*** Starting refinePlace (1:56:44 mem=4350.3M) ***
Total net bbox length = 4.674e+05 (2.220e+05 2.454e+05) (ext = 1.821e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4359.6MB
Summary Report:
Instances move: 0 (out of 37931 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.674e+05 (2.220e+05 2.454e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4359.6MB
*** Finished refinePlace (1:56:47 mem=4359.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4359.6M)


Density : 0.9851
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4359.6M) ***
(I,S,L,T): WC_VIEW: 49.6929, 31.8069, 1.95655, 83.4564
*** DrvOpt [finish] : cpu/real = 0:00:12.4/0:00:09.0 (1.4), totSession cpu/real = 1:56:48.6/0:39:49.8 (2.9), mem = 4151.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3804.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3804.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3884.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3882.6M

------------------------------------------------------------
     Summary (cpu=0.21min real=0.17min mem=3804.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.510  | -1.510  | -0.359  |  0.014  |
|           TNS (ns):| -41.209 | -40.273 | -0.936  |  0.000  |
|    Violating Paths:|   502   |   493   |    9    |    0    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.548%
       (98.508% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3882.6M
**optDesign ... cpu = 0:00:47, real = 0:00:24, mem = 3143.3M, totSessionCpu=1:56:51 **
*** Timing NOT met, worst failing slack is -1.510
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 462 nets with fixed/cover wires excluded.
Info: 462 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:50.9/0:39:51.0 (2.9), mem = 3804.6M
(I,S,L,T): WC_VIEW: 49.6929, 31.8069, 1.95655, 83.4564
*info: 462 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.510 TNS Slack -41.208 Density 98.51
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.359| -0.936|
|reg2reg   |-1.510|-40.272|
|HEPG      |-1.510|-41.208|
|All Paths |-1.510|-41.208|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.359ns TNS -0.936ns; reg2reg* WNS -1.510ns TNS -40.273ns; HEPG WNS -1.510ns TNS -40.273ns; all paths WNS -1.510ns TNS -41.209ns; Real time 0:02:26
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.510|   -1.510| -41.208|  -41.208|    98.51%|   0:00:00.0| 4015.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.510|   -1.510| -41.203|  -41.203|    98.51%|   0:00:01.0| 4342.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.510|   -1.510| -41.203|  -41.203|    98.51%|   0:00:01.0| 4343.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.510|   -1.510| -41.105|  -41.105|    98.51%|   0:00:01.0| 4343.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.510|   -1.510| -41.059|  -41.059|    98.51%|   0:00:00.0| 4348.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.510|   -1.510| -40.993|  -40.993|    98.51%|   0:00:01.0| 4348.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.510|   -1.510| -40.919|  -40.919|    98.51%|   0:00:00.0| 4348.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.510|   -1.510| -40.843|  -40.843|    98.51%|   0:00:00.0| 4348.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.510|   -1.510| -40.801|  -40.801|    98.51%|   0:00:00.0| 4348.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.510|   -1.510| -40.460|  -40.460|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.510|   -1.510| -40.423|  -40.423|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.510|   -1.510| -40.174|  -40.174|    98.51%|   0:00:01.0| 4350.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.510|   -1.510| -40.085|  -40.085|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.510|   -1.510| -39.878|  -39.878|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.510|   -1.510| -39.871|  -39.871|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.510|   -1.510| -39.750|  -39.750|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.510|   -1.510| -39.727|  -39.727|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.510|   -1.510| -39.688|  -39.688|    98.51%|   0:00:01.0| 4350.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.510|   -1.510| -39.688|  -39.688|    98.51%|   0:00:00.0| 4350.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.4 real=0:00:06.0 mem=4350.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.5 real=0:00:06.0 mem=4350.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.285| -0.675|
|reg2reg   |-1.510|-39.013|
|HEPG      |-1.510|-39.688|
|All Paths |-1.510|-39.688|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.285ns TNS -0.675ns; reg2reg* WNS -1.509ns TNS -39.014ns; HEPG WNS -1.509ns TNS -39.014ns; all paths WNS -1.509ns TNS -39.689ns; Real time 0:02:33
** GigaOpt Optimizer WNS Slack -1.510 TNS Slack -39.688 Density 98.51
*** Starting refinePlace (1:57:20 mem=4350.2M) ***
Total net bbox length = 4.674e+05 (2.220e+05 2.454e+05) (ext = 1.821e+04)
Density distribution unevenness ratio = 0.720%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4371.8MB
Summary Report:
Instances move: 0 (out of 37931 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.674e+05 (2.220e+05 2.454e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4371.8MB
*** Finished refinePlace (1:57:24 mem=4371.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4371.8M)


Density : 0.9851
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:03.0 mem=4371.8M) ***
** GigaOpt Optimizer WNS Slack -1.510 TNS Slack -39.688 Density 98.51
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.285| -0.675|
|reg2reg   |-1.510|-39.013|
|HEPG      |-1.510|-39.688|
|All Paths |-1.510|-39.688|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 462 constrained nets 
Layer 7 has 347 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:24.2 real=0:00:11.0 mem=4371.8M) ***

(I,S,L,T): WC_VIEW: 49.702, 31.8156, 1.95739, 83.475
*** SetupOpt [finish] : cpu/real = 0:00:34.9/0:00:21.5 (1.6), totSession cpu/real = 1:57:25.8/0:40:12.5 (2.9), mem = 4162.3M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 462 nets with fixed/cover wires excluded.
Info: 462 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:26.1/0:40:12.8 (2.9), mem = 3812.3M
(I,S,L,T): WC_VIEW: 49.702, 31.8156, 1.95739, 83.475
*info: 462 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.510 TNS Slack -39.688 Density 98.51
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.285| -0.675|
|reg2reg   |-1.510|-39.013|
|HEPG      |-1.510|-39.688|
|All Paths |-1.510|-39.688|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.285ns TNS -0.675ns; reg2reg* WNS -1.509ns TNS -39.014ns; HEPG WNS -1.509ns TNS -39.014ns; all paths WNS -1.509ns TNS -39.689ns; Real time 0:02:48
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.510|   -1.510| -39.688|  -39.688|    98.51%|   0:00:00.0| 4023.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.481|   -1.481| -39.521|  -39.521|    98.50%|   0:00:05.0| 4377.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.471|   -1.471| -39.482|  -39.482|    98.50%|   0:00:01.0| 4377.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.471|   -1.471| -39.425|  -39.425|    98.50%|   0:00:02.0| 4396.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.464|   -1.464| -39.321|  -39.321|    98.50%|   0:00:01.0| 4396.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.464|   -1.464| -39.320|  -39.320|    98.50%|   0:00:01.0| 4396.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.462|   -1.462| -39.257|  -39.257|    98.50%|   0:00:01.0| 4416.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.459|   -1.459| -39.182|  -39.182|    98.50%|   0:00:01.0| 4473.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.455|   -1.455| -39.167|  -39.167|    98.50%|   0:00:02.0| 4473.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.455|   -1.455| -39.161|  -39.161|    98.50%|   0:00:01.0| 4473.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.450|   -1.450| -39.076|  -39.076|    98.50%|   0:00:00.0| 4473.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.448|   -1.448| -39.074|  -39.074|    98.50%|   0:00:01.0| 4464.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.448|   -1.448| -39.004|  -39.004|    98.50%|   0:00:01.0| 4464.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.448|   -1.448| -39.000|  -39.000|    98.49%|   0:00:01.0| 4464.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.448|   -1.448| -38.992|  -38.992|    98.49%|   0:00:00.0| 4464.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40563
End delay calculation. (MEM=0 CPU=0:00:05.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.1 REAL=0:00:01.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.0/0:00:03.7 (3.5), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.160|   -1.160| -35.667|  -40.789|    98.49%|   0:00:09.0| 4422.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.824|   -0.824| -33.521|  -49.071|    98.49%|   0:00:05.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.818|   -0.818| -33.516|  -49.067|    98.49%|   0:00:01.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.811|   -0.811| -33.469|  -49.020|    98.49%|   0:00:00.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.811|   -0.811| -33.468|  -49.019|    98.49%|   0:00:00.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.811|   -0.811| -33.444|  -48.995|    98.49%|   0:00:00.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.811|   -0.811| -32.871|  -48.422|    98.49%|   0:00:00.0| 4442.0M|        NA|       NA| NA                                                 |
|  -0.811|   -0.811| -32.871|  -48.422|    98.49%|   0:00:00.0| 4442.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:03 real=0:00:33.0 mem=4442.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.745|   -0.811| -15.551|  -48.422|    98.49%|   0:00:01.0| 4442.0M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.741|   -0.811| -15.536|  -48.408|    98.49%|   0:00:00.0| 4450.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4450.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:04 real=0:00:34.0 mem=4450.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.741|-15.536|
|reg2cgate |-0.749| -2.138|
|reg2reg   |-0.811|-30.733|
|HEPG      |-0.811|-32.871|
|All Paths |-0.811|-48.408|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.749ns TNS -2.138ns; reg2reg* WNS -0.811ns TNS -30.735ns; HEPG WNS -0.811ns TNS -30.735ns; all paths WNS -0.811ns TNS -48.409ns; Real time 0:03:22
** GigaOpt Optimizer WNS Slack -0.811 TNS Slack -48.408 Density 98.49
*** Starting refinePlace (1:59:41 mem=4450.0M) ***
Total net bbox length = 4.684e+05 (2.225e+05 2.460e+05) (ext = 1.821e+04)
Density distribution unevenness ratio = 0.724%
Density distribution unevenness ratio = 3.784%
Move report: Timing Driven Placement moves 71390 insts, mean move: 7.69 um, max move: 117.40 um
	Max move on inst (normalizer_inst/FE_USKC3944_CTS_20): (425.60, 370.00) --> (389.20, 289.00)
	Runtime: CPU: 0:00:31.6 REAL: 0:00:10.0 MEM: 4529.5MB
Move report: Detail placement moves 68394 insts, mean move: 6.86 um, max move: 163.60 um
	Max move on inst (FILLER__2_50): (216.00, 184.60) --> (192.80, 325.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4598.5MB
Summary Report:
Instances move: 37767 (out of 37956 movable)
Instances flipped: 135
Mean displacement: 7.77 um
Max displacement: 113.20 um (Instance: normalizer_inst/U11648) (414.6, 191.8) -> (411.2, 82)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.744e+05 (2.898e+05 2.846e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:34.6 REAL: 0:00:12.0 MEM: 4598.5MB
*** Finished refinePlace (2:00:16 mem=4598.5M) ***
Finished re-routing un-routed nets (0:00:00.4 4598.5M)


Density : 0.9853
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:41.4 real=0:00:14.0 mem=4598.5M) ***
** GigaOpt Optimizer WNS Slack -1.952 TNS Slack -78.474 Density 98.53
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.741|-15.536|
|reg2cgate |-0.765| -2.311|
|reg2reg   |-1.952|-60.627|
|HEPG      |-1.952|-62.938|
|All Paths |-1.952|-78.474|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.765ns TNS -2.311ns; reg2reg* WNS -1.952ns TNS -60.627ns; HEPG WNS -1.952ns TNS -60.627ns; all paths WNS -1.952ns TNS -78.475ns; Real time 0:03:37
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.952|   -1.952| -62.938|  -78.474|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.741|   -1.741| -61.061|  -76.597|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.660|   -1.660| -60.408|  -75.944|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.575|   -1.575| -59.729|  -75.265|    98.53%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.556|   -1.556| -59.541|  -75.077|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.546|   -1.546| -59.301|  -74.838|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.531|   -1.531| -58.954|  -74.490|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.508|   -1.508| -58.293|  -73.829|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.490|   -1.490| -58.158|  -73.695|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.475|   -1.475| -58.056|  -73.592|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.459|   -1.459| -57.960|  -73.496|    98.53%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.449|   -1.449| -57.898|  -73.435|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.430|   -1.430| -57.670|  -73.207|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.421|   -1.421| -57.381|  -72.917|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.405|   -1.405| -57.226|  -72.762|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.397|   -1.397| -56.861|  -72.397|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.397|   -1.397| -56.839|  -72.375|    98.53%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.389|   -1.389| -56.771|  -72.307|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.389|   -1.389| -56.708|  -72.245|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.379|   -1.379| -56.629|  -72.165|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.379|   -1.379| -56.390|  -71.927|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.371|   -1.371| -56.273|  -71.809|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.362|   -1.362| -56.188|  -71.725|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.361|   -1.361| -56.112|  -71.649|    98.52%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.352|   -1.352| -56.043|  -71.579|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.352|   -1.352| -55.904|  -71.441|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -55.717|  -71.254|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.332|   -1.332| -55.457|  -70.993|    98.53%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -55.263|  -70.799|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -1.315| -54.969|  -70.505|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -54.853|  -70.389|    98.53%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.304|   -1.304| -54.830|  -70.367|    98.53%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.297|   -1.297| -54.734|  -70.270|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.298|   -1.298| -54.553|  -70.089|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.289|   -1.289| -54.509|  -70.045|    98.52%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.289|   -1.289| -54.389|  -69.925|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.282|   -1.282| -54.347|  -69.884|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.279|   -1.279| -54.270|  -69.806|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.279|   -1.279| -54.152|  -69.688|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.271|   -1.271| -54.028|  -69.565|    98.52%|   0:00:01.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.271|   -1.271| -53.931|  -69.468|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.265|   -1.265| -53.842|  -69.378|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.265|   -1.265| -53.832|  -69.368|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.256|   -1.256| -53.761|  -69.297|    98.52%|   0:00:00.0| 4598.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.253|   -1.253| -53.513|  -69.049|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.253|   -1.253| -53.502|  -69.038|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.245|   -1.245| -53.439|  -68.976|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.239|   -1.239| -53.242|  -68.778|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.233|   -1.233| -53.147|  -68.684|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.233|   -1.233| -53.104|  -68.640|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.224|   -1.224| -52.998|  -68.534|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.224|   -1.224| -52.904|  -68.440|    98.51%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.224|   -1.224| -52.889|  -68.425|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.217|   -1.217| -52.783|  -68.319|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.215|   -1.215| -52.745|  -68.282|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.207|   -1.207| -52.473|  -68.009|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.204|   -1.204| -52.395|  -67.931|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.198|   -1.198| -52.318|  -67.854|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.197|   -1.197| -52.218|  -67.755|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.197|   -1.197| -52.215|  -67.752|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.193|   -1.193| -52.217|  -67.753|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.193|   -1.193| -52.213|  -67.749|    98.51%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.192|   -1.192| -52.164|  -67.700|    98.51%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.184|   -1.184| -52.118|  -67.654|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.184|   -1.184| -52.027|  -67.563|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.184|   -1.184| -51.998|  -67.535|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.176|   -1.176| -51.904|  -67.440|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.176|   -1.176| -51.887|  -67.424|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.173|   -1.173| -51.718|  -67.254|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.173|   -1.173| -51.704|  -67.240|    98.52%|   0:00:01.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.165|   -1.165| -51.662|  -67.198|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.164|   -1.164| -51.595|  -67.131|    98.52%|   0:00:00.0| 4617.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.161|   -1.161| -51.485|  -67.022|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.161|   -1.161| -51.485|  -67.021|    98.52%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.158|   -1.158| -51.442|  -66.978|    98.52%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.156|   -1.156| -51.365|  -66.901|    98.51%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.155|   -1.155| -51.305|  -66.841|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.150|   -1.150| -51.241|  -66.778|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.146|   -1.146| -51.209|  -66.746|    98.51%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.146|   -1.146| -51.198|  -66.735|    98.51%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.145|   -1.145| -51.068|  -66.604|    98.52%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.140|   -1.140| -51.040|  -66.576|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.140|   -1.140| -51.033|  -66.569|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.140|   -1.140| -51.003|  -66.540|    98.52%|   0:00:00.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.140|   -1.140| -50.914|  -66.450|    98.52%|   0:00:01.0| 4636.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.937|   -1.625| -38.670|  -71.475|    98.52%|   0:00:07.0| 4555.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.933|   -1.625| -38.625|  -71.430|    98.52%|   0:00:00.0| 4555.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.933|   -1.625| -38.625|  -71.430|    98.52%|   0:00:00.0| 4555.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.933|   -1.625| -38.560|  -71.365|    98.52%|   0:00:00.0| 4555.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.933|   -1.909| -36.008|  -73.365|    98.52%|   0:00:04.0| 4553.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.933|   -1.909| -36.008|  -73.365|    98.52%|   0:00:00.0| 4553.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:00:35.0 mem=4553.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.909|   -1.909| -37.357|  -73.365|    98.52%|   0:00:00.0| 4553.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.909|   -1.909| -37.357|  -73.365|    98.52%|   0:00:00.0| 4553.7M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4553.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:41 real=0:00:35.0 mem=4553.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-37.357|
|reg2cgate |-0.906| -3.304|
|reg2reg   |-0.933|-32.704|
|HEPG      |-0.933|-36.008|
|All Paths |-1.909|-73.365|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.906ns TNS -3.304ns; reg2reg* WNS -0.934ns TNS -32.705ns; HEPG WNS -0.934ns TNS -32.705ns; all paths WNS -1.909ns TNS -73.366ns; Real time 0:04:13
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -73.365 Density 98.52
*** Starting refinePlace (2:02:05 mem=4553.7M) ***
Total net bbox length = 5.767e+05 (2.907e+05 2.860e+05) (ext = 1.878e+04)
Density distribution unevenness ratio = 1.121%
Density distribution unevenness ratio = 3.590%
Move report: Timing Driven Placement moves 71146 insts, mean move: 6.28 um, max move: 106.40 um
	Max move on inst (normalizer_inst/U11643): (435.00, 299.80) --> (424.00, 204.40)
	Runtime: CPU: 0:00:27.1 REAL: 0:00:08.0 MEM: 4628.9MB
Move report: Detail placement moves 68487 insts, mean move: 6.47 um, max move: 122.00 um
	Max move on inst (FILLER__1_6818): (515.40, 67.60) --> (632.00, 73.00)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:05.0 MEM: 4628.9MB
Summary Report:
Instances move: 37618 (out of 37980 movable)
Instances flipped: 254
Mean displacement: 5.97 um
Max displacement: 211.00 um (Instance: normalizer_inst/U11648) (411.2, 82) -> (417, 287.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.577e+05 (2.517e+05 3.061e+05) (ext = 1.913e+04)
Runtime: CPU: 0:00:35.2 REAL: 0:00:13.0 MEM: 4628.9MB
*** Finished refinePlace (2:02:40 mem=4628.9M) ***
Finished re-routing un-routed nets (0:00:00.4 4628.9M)


Density : 0.9858
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:41.2 real=0:00:15.0 mem=4628.9M) ***
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -86.001 Density 98.58
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.945|   -1.909| -48.638|  -86.001|    98.58%|   0:00:00.0| 4628.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.939|   -1.909| -48.603|  -85.966|    98.58%|   0:00:00.0| 4628.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4628.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.909|   -1.909| -37.364|  -85.966|    98.58%|   0:00:00.0| 4628.9M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.909|   -1.909| -37.364|  -85.966|    98.58%|   0:00:00.0| 4628.9M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4628.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=4628.9M) ***
*** Starting refinePlace (2:02:48 mem=4628.9M) ***
Total net bbox length = 5.577e+05 (2.517e+05 3.061e+05) (ext = 1.913e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4628.9MB
Summary Report:
Instances move: 0 (out of 37980 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.577e+05 (2.517e+05 3.061e+05) (ext = 1.913e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4628.9MB
*** Finished refinePlace (2:02:51 mem=4628.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4628.9M)


Density : 0.9858
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:03.0 mem=4628.9M) ***
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -85.966 Density 98.58
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-37.364|
|reg2cgate |-0.807| -3.239|
|reg2reg   |-0.939|-45.364|
|HEPG      |-0.939|-48.603|
|All Paths |-1.909|-85.966|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 322 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:16 real=0:01:44 mem=4628.9M) ***

(I,S,L,T): WC_VIEW: 49.7422, 33.9274, 1.95904, 85.6286
*** SetupOpt [finish] : cpu/real = 0:05:26.3/0:01:55.1 (2.8), totSession cpu/real = 2:02:52.4/0:42:08.0 (2.9), mem = 4419.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:52.7/0:42:08.2 (2.9), mem = 3995.4M
(I,S,L,T): WC_VIEW: 49.7422, 33.9274, 1.95904, 85.6286
*info: 535 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -85.966 Density 98.58
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-37.364|
|reg2cgate |-0.807| -3.239|
|reg2reg   |-0.939|-45.364|
|HEPG      |-0.939|-48.603|
|All Paths |-1.909|-85.966|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.808ns TNS -3.239ns; reg2reg* WNS -0.939ns TNS -45.365ns; HEPG WNS -0.939ns TNS -45.365ns; all paths WNS -1.909ns TNS -85.968ns; Real time 0:04:42
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -1.909| -48.603|  -85.966|    98.58%|   0:00:00.0| 4206.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.939|   -1.909| -48.203|  -85.567|    98.58%|   0:00:02.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.939|   -1.909| -48.192|  -85.556|    98.58%|   0:00:00.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.939|   -1.909| -48.184|  -85.547|    98.58%|   0:00:01.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.939|   -1.909| -48.140|  -85.503|    98.58%|   0:00:00.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -0.939|   -1.909| -47.767|  -85.130|    98.58%|   0:00:00.0| 4546.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.939|   -1.909| -47.190|  -84.553|    98.58%|   0:00:01.0| 4554.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.939|   -1.909| -46.868|  -84.232|    98.58%|   0:00:00.0| 4554.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.939|   -1.909| -46.661|  -84.025|    98.58%|   0:00:00.0| 4554.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -46.075|  -83.438|    98.58%|   0:00:00.0| 4554.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.939|   -1.909| -46.025|  -83.388|    98.58%|   0:00:00.0| 4554.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.939|   -1.909| -45.008|  -82.371|    98.58%|   0:00:01.0| 4630.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.939|   -1.909| -44.965|  -82.329|    98.58%|   0:00:00.0| 4630.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.939|   -1.909| -44.750|  -82.114|    98.58%|   0:00:00.0| 4630.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.939|   -1.909| -44.664|  -82.028|    98.58%|   0:00:00.0| 4630.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.939|   -1.909| -44.376|  -81.740|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.939|   -1.909| -44.296|  -81.659|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -44.279|  -81.643|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.939|   -1.909| -43.582|  -80.945|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.939|   -1.909| -43.563|  -80.926|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.939|   -1.909| -43.187|  -80.550|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.939|   -1.909| -43.163|  -80.526|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.939|   -1.909| -42.763|  -80.126|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__9_/D               |
|  -0.939|   -1.909| -42.697|  -80.060|    98.59%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__9_/D               |
|  -0.939|   -1.909| -42.528|  -79.891|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -42.106|  -79.469|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -0.939|   -1.909| -41.831|  -79.195|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -0.939|   -1.909| -39.891|  -77.254|    98.59%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -0.939|   -1.909| -39.855|  -77.218|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -0.939|   -1.909| -39.827|  -77.190|    98.59%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__8_/D               |
|  -0.939|   -1.909| -39.302|  -76.665|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__8_/D               |
|  -0.939|   -1.909| -39.279|  -76.642|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__8_/D               |
|  -0.939|   -1.909| -39.240|  -76.603|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__8_/D               |
|  -0.939|   -1.909| -38.901|  -76.264|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__9_/D               |
|  -0.939|   -1.909| -38.846|  -76.210|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__9_/D               |
|  -0.939|   -1.909| -38.492|  -75.855|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__3_/D               |
|  -0.939|   -1.909| -37.801|  -75.164|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -37.745|  -75.108|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -37.524|  -74.887|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.939|   -1.909| -37.486|  -74.850|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.939|   -1.909| -37.268|  -74.631|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -37.255|  -74.618|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.939|   -1.909| -36.903|  -74.266|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.939|   -1.909| -36.891|  -74.254|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.939|   -1.909| -36.622|  -73.985|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.939|   -1.909| -36.610|  -73.974|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.939|   -1.909| -36.521|  -73.885|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.939|   -1.909| -36.460|  -73.824|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.939|   -1.909| -36.435|  -73.798|    98.58%|   0:00:01.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__4_/D               |
|  -0.939|   -1.909| -36.435|  -73.798|    98.58%|   0:00:00.0| 4649.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.7 real=0:00:14.0 mem=4649.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.8 real=0:00:14.0 mem=4649.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-37.364|
|reg2cgate |-0.802| -2.814|
|reg2reg   |-0.939|-33.620|
|HEPG      |-0.939|-36.435|
|All Paths |-1.909|-73.798|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.802ns TNS -2.815ns; reg2reg* WNS -0.939ns TNS -33.621ns; HEPG WNS -0.939ns TNS -33.621ns; all paths WNS -1.909ns TNS -73.799ns; Real time 0:04:56
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -73.798 Density 98.58
*** Starting refinePlace (2:03:46 mem=4649.9M) ***
Total net bbox length = 5.577e+05 (2.517e+05 3.060e+05) (ext = 1.913e+04)
Density distribution unevenness ratio = 1.057%
Density distribution unevenness ratio = 3.681%
Move report: Timing Driven Placement moves 71135 insts, mean move: 6.25 um, max move: 105.80 um
	Max move on inst (normalizer_inst/U11630): (390.00, 53.20) --> (393.20, 155.80)
	Runtime: CPU: 0:00:26.9 REAL: 0:00:08.0 MEM: 4664.1MB
Move report: Detail placement moves 68556 insts, mean move: 6.83 um, max move: 115.00 um
	Max move on inst (normalizer_inst/U11608): (394.80, 150.40) --> (387.80, 258.40)
	Runtime: CPU: 0:00:08.2 REAL: 0:00:05.0 MEM: 4629.1MB
Summary Report:
Instances move: 37560 (out of 37978 movable)
Instances flipped: 125
Mean displacement: 6.63 um
Max displacement: 211.40 um (Instance: normalizer_inst/U11630) (390, 53.2) -> (387.4, 262)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.834e+05 (2.622e+05 3.211e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:35.3 REAL: 0:00:13.0 MEM: 4629.1MB
*** Finished refinePlace (2:04:22 mem=4629.1M) ***
Finished re-routing un-routed nets (0:00:00.5 4629.1M)


Density : 0.9858
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.1 real=0:00:16.0 mem=4629.1M) ***
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -93.346 Density 98.58
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.080|   -1.909| -55.941|  -93.346|    98.58%|   0:00:00.0| 4629.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.018|   -1.909| -55.622|  -93.027|    98.58%|   0:00:02.0| 4629.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.018|   -1.909| -55.622|  -93.027|    98.58%|   0:00:00.0| 4629.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:02.0 mem=4629.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.9 real=0:00:02.0 mem=4629.1M) ***
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -93.027 Density 98.58
*** Starting refinePlace (2:04:39 mem=4629.1M) ***
Total net bbox length = 5.831e+05 (2.622e+05 3.209e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4629.1MB
Summary Report:
Instances move: 0 (out of 37972 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.831e+05 (2.622e+05 3.209e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4629.1MB
*** Finished refinePlace (2:04:41 mem=4629.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4629.1M)


Density : 0.9858
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4629.1M) ***
** GigaOpt Optimizer WNS Slack -1.909 TNS Slack -93.027 Density 98.58
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.909|-37.405|
|reg2cgate |-0.856| -3.542|
|reg2reg   |-1.018|-52.080|
|HEPG      |-1.018|-55.622|
|All Paths |-1.909|-93.027|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 350 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:41 real=0:00:37.0 mem=4629.1M) ***

(I,S,L,T): WC_VIEW: 49.7558, 33.9816, 1.96072, 85.6981
*** SetupOpt [finish] : cpu/real = 0:01:50.4/0:00:45.5 (2.4), totSession cpu/real = 2:04:43.1/0:42:53.8 (2.9), mem = 4419.6M
End: GigaOpt Optimization in TNS mode
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:44.1/0:42:54.8 (2.9), mem = 4231.6M
(I,S,L,T): WC_VIEW: 49.7558, 33.9816, 1.96072, 85.6981
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.909  TNS Slack -93.027 Density 98.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.58%|        -|  -1.909| -93.027|   0:00:00.0| 4231.6M|
|    98.51%|      177|  -1.909| -92.875|   0:00:04.0| 4536.9M|
|    98.51%|        0|  -1.909| -92.875|   0:00:00.0| 4536.9M|
|    98.51%|      258|  -1.909| -92.663|   0:00:04.0| 4536.9M|
|    98.35%|      220|  -1.909| -92.435|   0:00:04.0| 4536.9M|
|    97.37%|     2760|  -1.909| -92.170|   0:00:14.0| 4536.9M|
|    97.21%|      404|  -1.909| -92.141|   0:00:04.0| 4536.9M|
|    97.16%|      119|  -1.909| -92.133|   0:00:02.0| 4536.9M|
|    97.14%|       40|  -1.909| -92.132|   0:00:01.0| 4536.9M|
|    97.14%|        8|  -1.909| -92.132|   0:00:01.0| 4536.9M|
|    97.14%|       14|  -1.909| -92.132|   0:00:00.0| 4536.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.909  TNS Slack -92.132 Density 97.14
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 76 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:34) (real = 0:00:36.0) **
*** Starting refinePlace (2:06:19 mem=4536.9M) ***
Total net bbox length = 5.826e+05 (2.631e+05 3.195e+05) (ext = 1.917e+04)
Move report: Detail placement moves 631 insts, mean move: 5.59 um, max move: 67.20 um
	Max move on inst (FILLER__2_2268): (549.20, 251.20) --> (485.60, 254.80)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4564.3MB
Summary Report:
Instances move: 162 (out of 37554 movable)
Instances flipped: 19
Mean displacement: 2.07 um
Max displacement: 11.40 um (Instance: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/U155) (260.8, 213.4) -> (261.4, 202.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.828e+05 (2.633e+05 3.195e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4564.3MB
*** Finished refinePlace (2:06:22 mem=4564.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4564.3M)


Density : 0.9714
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4564.3M) ***
(I,S,L,T): WC_VIEW: 48.4531, 32.5428, 1.9121, 82.908
*** AreaOpt [finish] : cpu/real = 0:01:39.1/0:00:38.8 (2.6), totSession cpu/real = 2:06:23.2/0:43:33.6 (2.9), mem = 4564.3M
End: Area Reclaim Optimization (cpu=0:01:39, real=0:00:39, mem=4022.37M, totSessionCpu=2:06:23).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4056.21 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4056.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 462  Num Prerouted Wires = 36420
[NR-eGR] Read numTotalNets=39849  numIgnoredNets=462
[NR-eGR] There are 73 clock nets ( 73 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39314 
[NR-eGR] Rule id: 1  Nets: 73 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 76 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.003200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 73 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.26% V. EstWL: 4.348800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39238 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 5.919876e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       345( 0.38%)        22( 0.02%)         2( 0.00%)   ( 0.40%) 
[NR-eGR]      M3  (3)        64( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M4  (4)       299( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              712( 0.11%)        22( 0.00%)         2( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.980000e+00um, number of vias: 124786
[NR-eGR]     M2  (2V) length: 2.008964e+05um, number of vias: 169567
[NR-eGR]     M3  (3H) length: 2.450787e+05um, number of vias: 25954
[NR-eGR]     M4  (4V) length: 1.256660e+05um, number of vias: 8879
[NR-eGR]     M5  (5H) length: 6.011970e+04um, number of vias: 2996
[NR-eGR]     M6  (6V) length: 4.048368e+04um, number of vias: 628
[NR-eGR]     M7  (7H) length: 3.737600e+03um, number of vias: 784
[NR-eGR]     M8  (8V) length: 4.749200e+03um, number of vias: 0
[NR-eGR] Total length: 6.807333e+05um, number of vias: 333594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.604000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.61 sec, Real: 1.54 sec, Curr Mem: 3935.41 MB )
Extraction called for design 'dualcore' of instances=71700 and nets=39968 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3927.414M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3968.69)
Total number of fetched objects 40191
End delay calculation. (MEM=4339.68 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4339.68 CPU=0:00:07.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:38.8/0:43:40.0 (2.9), mem = 4307.7M
(I,S,L,T): WC_VIEW: 48.4912, 33.086, 1.9121, 83.4893
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|   108|    -0.14|     9|     9|    -0.02|     0|     0|     0|     0|    -1.54|  -102.02|       0|       0|       0|  97.14|          |         |
|     7|   100|    -0.14|     7|     7|    -0.02|     0|     0|     0|     0|    -1.54|  -100.97|       0|       0|       2|  97.14| 0:00:00.0|  4558.7M|
|     7|   100|    -0.14|     7|     7|    -0.02|     0|     0|     0|     0|    -1.54|  -100.97|       0|       0|       0|  97.14| 0:00:00.0|  4558.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=4558.7M) ***

*** Starting refinePlace (2:06:48 mem=4558.7M) ***
Total net bbox length = 5.828e+05 (2.633e+05 3.195e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4558.7MB
Summary Report:
Instances move: 0 (out of 37554 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.828e+05 (2.633e+05 3.195e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4558.7MB
*** Finished refinePlace (2:06:50 mem=4558.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4558.7M)


Density : 0.9714
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4558.7M) ***
(I,S,L,T): WC_VIEW: 48.4908, 33.0862, 1.91211, 83.4891
*** DrvOpt [finish] : cpu/real = 0:00:13.1/0:00:08.1 (1.6), totSession cpu/real = 2:06:51.9/0:43:48.1 (2.9), mem = 4350.7M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.002 -> -1.224 (bump = 0.222)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:52.2/0:43:48.5 (2.9), mem = 4350.7M
(I,S,L,T): WC_VIEW: 48.4908, 33.0862, 1.91211, 83.4891
*info: 535 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -100.973 Density 97.14
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.536| -30.777|
|reg2cgate |-0.813|  -3.307|
|reg2reg   |-1.207| -66.889|
|HEPG      |-1.207| -70.197|
|All Paths |-1.536|-100.973|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -3.307ns; reg2reg* WNS -1.207ns TNS -66.888ns; HEPG WNS -1.207ns TNS -66.888ns; all paths WNS -1.536ns TNS -100.972ns; Real time 0:06:21
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.207|   -1.536| -70.197| -100.973|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.138|   -1.536| -69.797| -100.573|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.123|   -1.536| -69.702| -100.479|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.045|   -1.536| -69.235| -100.012|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.984|   -1.536| -68.859|  -99.636|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.970|   -1.536| -68.776|  -99.553|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.961|   -1.536| -68.723|  -99.500|    97.14%|   0:00:01.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.952|   -1.536| -68.678|  -99.454|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.927|   -1.536| -68.527|  -99.304|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.922|   -1.536| -68.444|  -99.221|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.918|   -1.536| -68.428|  -99.204|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.918|   -1.536| -68.373|  -99.149|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.914|   -1.536| -68.328|  -99.104|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.914|   -1.536| -68.328|  -99.104|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:01.0 mem=4558.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536| -30.777|  -99.104|    97.14%|   0:00:00.0| 4558.7M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.536|   -1.536| -30.658|  -98.986|    97.14%|   0:00:00.0| 4596.9M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4596.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:01.0 mem=4596.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.658|
|reg2cgate |-0.813| -3.307|
|reg2reg   |-0.914|-65.020|
|HEPG      |-0.914|-68.328|
|All Paths |-1.536|-98.986|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -3.307ns; reg2reg* WNS -0.914ns TNS -65.019ns; HEPG WNS -0.914ns TNS -65.019ns; all paths WNS -1.536ns TNS -98.984ns; Real time 0:06:24
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -98.986 Density 97.14
*** Starting refinePlace (2:07:05 mem=4596.9M) ***
Total net bbox length = 5.810e+05 (2.630e+05 3.180e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4596.9MB
Summary Report:
Instances move: 0 (out of 37554 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.810e+05 (2.630e+05 3.180e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4596.9MB
*** Finished refinePlace (2:07:08 mem=4596.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4596.9M)


Density : 0.9714
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:02.0 mem=4596.9M) ***
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -98.986 Density 97.14
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.658|
|reg2cgate |-0.813| -3.307|
|reg2reg   |-0.914|-65.020|
|HEPG      |-0.914|-68.328|
|All Paths |-1.536|-98.986|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:05.0 mem=4596.9M) ***

(I,S,L,T): WC_VIEW: 48.4908, 33.0485, 1.91213, 83.4514
*** SetupOpt [finish] : cpu/real = 0:00:17.1/0:00:13.6 (1.3), totSession cpu/real = 2:07:09.4/0:44:02.1 (2.9), mem = 4388.9M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.002 -> -0.947 (bump = -0.055)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -92.132 -> -98.986
Begin: GigaOpt TNS recovery
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:10.1/0:44:02.8 (2.9), mem = 4388.9M
(I,S,L,T): WC_VIEW: 48.4908, 33.0485, 1.91213, 83.4514
*info: 535 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -98.986 Density 97.14
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.658|
|reg2cgate |-0.813| -3.307|
|reg2reg   |-0.914|-65.020|
|HEPG      |-0.914|-68.328|
|All Paths |-1.536|-98.986|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -3.307ns; reg2reg* WNS -0.914ns TNS -65.019ns; HEPG WNS -0.914ns TNS -65.019ns; all paths WNS -1.536ns TNS -98.984ns; Real time 0:06:36
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.914|   -1.536| -68.328|  -98.986|    97.14%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.914|   -1.536| -68.185|  -98.843|    97.14%|   0:00:01.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.914|   -1.536| -68.143|  -98.801|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.914|   -1.536| -68.124|  -98.782|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.914|   -1.536| -68.125|  -98.783|    97.15%|   0:00:01.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.914|   -1.536| -68.113|  -98.771|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.913|   -1.536| -68.083|  -98.741|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.913|   -1.536| -67.948|  -98.605|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.913|   -1.536| -67.452|  -98.110|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -0.913|   -1.536| -67.431|  -98.089|    97.15%|   0:00:01.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -67.359|  -98.017|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -0.913|   -1.536| -67.193|  -97.851|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -0.913|   -1.536| -66.793|  -97.451|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.913|   -1.536| -66.532|  -97.190|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.913|   -1.536| -66.378|  -97.035|    97.15%|   0:00:01.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -66.230|  -96.888|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -66.167|  -96.825|    97.15%|   0:00:00.0| 4596.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.913|   -1.536| -66.103|  -96.761|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.913|   -1.536| -66.082|  -96.740|    97.16%|   0:00:01.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.913|   -1.536| -66.069|  -96.727|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.913|   -1.536| -66.005|  -96.663|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.913|   -1.536| -65.755|  -96.412|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.913|   -1.536| -65.703|  -96.361|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.913|   -1.536| -65.672|  -96.330|    97.16%|   0:00:01.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.913|   -1.536| -65.652|  -96.310|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.913|   -1.536| -65.342|  -96.000|    97.16%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -65.316|  -95.974|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -65.305|  -95.963|    97.17%|   0:00:01.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.913|   -1.536| -65.243|  -95.901|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.913|   -1.536| -64.554|  -95.212|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.913|   -1.536| -64.050|  -94.708|    97.17%|   0:00:01.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -0.913|   -1.536| -58.839|  -89.497|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.913|   -1.536| -58.722|  -89.380|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -0.913|   -1.536| -58.312|  -88.969|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.913|   -1.536| -58.188|  -88.845|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -0.913|   -1.536| -58.004|  -88.661|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -0.913|   -1.536| -57.946|  -88.604|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -0.913|   -1.536| -57.534|  -88.192|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.913|   -1.536| -57.438|  -88.096|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.913|   -1.536| -55.956|  -86.614|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.913|   -1.536| -55.433|  -86.091|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.913|   -1.536| -55.352|  -86.009|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.913|   -1.536| -54.913|  -85.571|    97.17%|   0:00:01.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.913|   -1.536| -54.064|  -84.721|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.913|   -1.536| -53.709|  -84.367|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.913|   -1.536| -53.684|  -84.342|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.913|   -1.536| -52.899|  -83.557|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.913|   -1.536| -52.831|  -83.489|    97.17%|   0:00:00.0| 4615.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -0.913|   -1.536| -52.029|  -82.687|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.913|   -1.536| -51.999|  -82.656|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.913|   -1.536| -51.779|  -82.437|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.913|   -1.536| -51.662|  -82.320|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.913|   -1.536| -50.978|  -81.636|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.913|   -1.536| -50.878|  -81.536|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.913|   -1.536| -50.246|  -80.904|    97.17%|   0:00:01.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -0.913|   -1.536| -50.236|  -80.894|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -0.913|   -1.536| -49.468|  -80.126|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -0.913|   -1.536| -48.906|  -79.564|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -0.913|   -1.536| -48.266|  -78.924|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__3_/D               |
|  -0.913|   -1.536| -47.786|  -78.444|    97.17%|   0:00:01.0| 4649.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__6_/D               |
|  -0.913|   -1.536| -47.786|  -78.444|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__6_/D               |
|  -0.913|   -1.536| -47.030|  -77.688|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__9_/D               |
|  -0.913|   -1.536| -46.903|  -77.561|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__9_/D               |
|  -0.913|   -1.536| -46.162|  -76.820|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -46.141|  -76.799|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -46.118|  -76.775|    97.17%|   0:00:01.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -46.095|  -76.753|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -45.107|  -75.765|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -45.040|  -75.698|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -45.017|  -75.675|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -44.995|  -75.653|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -44.424|  -75.082|    97.17%|   0:00:01.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_70_/D     |
|  -0.913|   -1.536| -44.351|  -75.009|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_70_/D     |
|  -0.913|   -1.536| -44.329|  -74.987|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_70_/D     |
|  -0.913|   -1.536| -44.305|  -74.963|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_70_/D     |
|  -0.913|   -1.536| -44.283|  -74.940|    97.17%|   0:00:00.0| 4649.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_70_/D     |
|  -0.913|   -1.536| -43.932|  -74.590|    97.17%|   0:00:01.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.884|  -74.542|    97.17%|   0:00:00.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.863|  -74.521|    97.17%|   0:00:00.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.847|  -74.505|    97.17%|   0:00:00.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.826|  -74.484|    97.17%|   0:00:01.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.808|  -74.466|    97.17%|   0:00:00.0| 4658.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.913|   -1.536| -43.780|  -74.438|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.764|  -74.422|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.751|  -74.409|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.736|  -74.394|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.726|  -74.384|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.718|  -74.376|    97.17%|   0:00:01.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.710|  -74.368|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.703|  -74.361|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.913|   -1.536| -43.703|  -74.361|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.3 real=0:00:16.0 mem=4677.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536| -30.658|  -74.361|    97.17%|   0:00:00.0| 4677.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.536|   -1.536| -30.472|  -74.175|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.536|   -1.536| -30.448|  -74.151|    97.18%|   0:00:00.0| 4677.2M|        NA|       NA| NA                                                 |
|  -1.536|   -1.536| -30.448|  -74.151|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4677.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:48.8 real=0:00:16.0 mem=4677.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.448|
|reg2cgate |-0.813| -2.726|
|reg2reg   |-0.913|-40.977|
|HEPG      |-0.913|-43.703|
|All Paths |-1.536|-74.151|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -2.726ns; reg2reg* WNS -0.913ns TNS -40.976ns; HEPG WNS -0.913ns TNS -40.976ns; all paths WNS -1.536ns TNS -74.151ns; Real time 0:06:53
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -74.151 Density 97.18
*** Starting refinePlace (2:08:08 mem=4677.3M) ***
Total net bbox length = 5.811e+05 (2.631e+05 3.180e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 4677.2MB
Summary Report:
Instances move: 0 (out of 37554 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.811e+05 (2.631e+05 3.180e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4677.2MB
*** Finished refinePlace (2:08:11 mem=4677.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4677.3M)


Density : 0.9718
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:02.0 mem=4677.3M) ***
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -74.151 Density 97.18
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.448|
|reg2cgate |-0.813| -2.726|
|reg2reg   |-0.913|-40.977|
|HEPG      |-0.913|-43.703|
|All Paths |-1.536|-74.151|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:54.1 real=0:00:20.0 mem=4677.3M) ***

(I,S,L,T): WC_VIEW: 48.5368, 33.0989, 1.91542, 83.5511
*** SetupOpt [finish] : cpu/real = 0:01:02.5/0:00:28.3 (2.2), totSession cpu/real = 2:08:12.6/0:44:31.1 (2.9), mem = 4469.3M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.602%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:12.9/0:44:31.3 (2.9), mem = 4469.3M
(I,S,L,T): WC_VIEW: 48.5368, 33.0989, 1.91542, 83.5511
*info: 535 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
*info: 462 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -74.151 Density 97.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.448|
|reg2cgate |-0.813| -2.726|
|reg2reg   |-0.913|-40.977|
|HEPG      |-0.913|-43.703|
|All Paths |-1.536|-74.151|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -2.726ns; reg2reg* WNS -0.913ns TNS -40.976ns; HEPG WNS -0.913ns TNS -40.976ns; all paths WNS -1.536ns TNS -74.151ns; Real time 0:07:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.913|   -1.536| -43.703|  -74.151|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.913|   -1.536| -43.703|  -74.151|    97.18%|   0:00:01.0| 4677.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -0.913|   -1.536| -43.703|  -74.151|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.913|   -1.536| -43.788|  -74.236|    97.18%|   0:00:01.0| 4677.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -0.913|   -1.536| -43.788|  -74.236|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:02.0 mem=4677.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536| -30.448|  -74.236|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.536|   -1.536| -30.448|  -74.236|    97.18%|   0:00:00.0| 4677.2M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4677.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:03.0 mem=4677.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.448|
|reg2cgate |-0.813| -2.726|
|reg2reg   |-0.913|-41.062|
|HEPG      |-0.913|-43.788|
|All Paths |-1.536|-74.236|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -2.726ns; reg2reg* WNS -0.913ns TNS -41.061ns; HEPG WNS -0.913ns TNS -41.061ns; all paths WNS -1.536ns TNS -74.235ns; Real time 0:07:07
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -74.236 Density 97.18
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.536|-30.448|
|reg2cgate |-0.813| -2.726|
|reg2reg   |-0.913|-41.062|
|HEPG      |-0.913|-43.788|
|All Paths |-1.536|-74.236|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:03.0 mem=4677.2M) ***

(I,S,L,T): WC_VIEW: 48.5367, 33.0988, 1.91542, 83.5509
*** SetupOpt [finish] : cpu/real = 0:00:12.9/0:00:11.0 (1.2), totSession cpu/real = 2:08:25.8/0:44:42.2 (2.9), mem = 4469.3M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:12:24, real = 0:05:17, mem = 3245.8M, totSessionCpu=2:08:27 **
**optDesign ... cpu = 0:12:24, real = 0:05:17, mem = 3243.8M, totSessionCpu=2:08:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=3990.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=3990.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4070.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=4070.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.536  | -0.913  | -0.813  | -1.536  |
|           TNS (ns):| -74.235 | -41.061 | -2.726  | -30.448 |
|    Violating Paths:|   612   |   582   |    7    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      1 (3)       |   -0.003   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.216%
       (97.176% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4070.2M
Info: 462 nets with fixed/cover wires excluded.
Info: 535 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3274.93MB/5326.60MB/3726.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3274.93MB/5326.60MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3274.93MB/5326.60MB/3726.25MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT)
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 10%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 20%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 30%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 40%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 50%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 60%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 70%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 80%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 90%

Finished Levelizing
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT)

Starting Activity Propagation
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT)
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 10%
2023-Mar-23 18:28:18 (2023-Mar-24 01:28:18 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:28:19 (2023-Mar-24 01:28:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3276.39MB/5326.60MB/3726.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:28:19 (2023-Mar-24 01:28:19 GMT)
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 10%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 20%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 30%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 40%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 50%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 60%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 70%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 80%
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT): 90%

Finished Calculating power
2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3280.47MB/5383.37MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3280.47MB/5383.37MB/3726.25MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=3280.47MB/5383.37MB/3726.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3280.47MB/5383.37MB/3726.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:28:20 (2023-Mar-24 01:28:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.67404258 	   56.4442%
Total Switching Power:      36.31223898 	   41.2613%
Total Leakage Power:         2.01936884 	    2.2946%
Total Power:                88.00565025
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.21        2.98      0.5804       26.77       30.42
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.534e-05
Physical-Only                          0           0      0.6467      0.6467      0.7349
Combinational                      23.79       30.13      0.7404       54.66       62.11
Clock (Combinational)              1.427       2.417      0.0248       3.869       4.396
Clock (Sequential)                 1.245      0.7861     0.02702       2.058       2.338
-----------------------------------------------------------------------------------------
Total                              49.67       36.31       2.019       88.01         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.67       36.31       2.019       88.01         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.046       1.382     0.02396       2.452       2.786
clk1                               1.626       1.821     0.02785       3.475       3.948
-----------------------------------------------------------------------------------------
Total                              2.672       3.203     0.05181       5.927       6.734
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC3943_CTS_13 (CKBD16):           0.1194
*              Highest Leakage Power: normalizer_inst/FE_RC_973_0 (ND3D8):         0.000295
*                Total Cap:      2.34911e-10 F
*                Total instances in design: 71700
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 33686
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3305.54MB/5383.37MB/3726.25MB)


Phase 1 finished in (cpu = 0:00:07.9) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 535 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.4) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 48.4595, 33.0579, 1.90933, 83.4268
*** PowerOpt [finish] : cpu/real = 0:00:11.5/0:00:04.9 (2.4), totSession cpu/real = 2:08:47.9/0:44:54.7 (2.9), mem = 4660.0M
Finished Timing Update in (cpu = 0:00:11.7) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 19 and inserted 5 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.953|
|reg2cgate |-0.813| -2.771|
|reg2reg   |-0.913|-40.936|
|HEPG      |-0.913|-43.707|
|All Paths |-1.935|-80.660|
+----------+------+-------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:55.1/0:45:00.9 (2.9), mem = 4660.0M
(I,S,L,T): WC_VIEW: 48.4596, 33.0579, 1.90933, 83.4269
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -80.660 Density 97.11
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.953|
|reg2cgate |-0.813| -2.771|
|reg2reg   |-0.913|-40.936|
|HEPG      |-0.913|-43.707|
|All Paths |-1.935|-80.660|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.771ns; reg2reg* WNS -0.913ns TNS -40.936ns; HEPG WNS -0.913ns TNS -40.936ns; all paths WNS -1.935ns TNS -80.660ns; Real time 0:07:33
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.913|   -1.935| -43.707|  -80.660|    97.11%|   0:00:00.0| 4858.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:09:29 mem=4679.1M) ***
Total net bbox length = 5.812e+05 (2.632e+05 3.180e+05) (ext = 1.917e+04)
Move report: Detail placement moves 650 insts, mean move: 15.51 um, max move: 126.00 um
	Max move on inst (FILLER__4_2671): (755.80, 145.00) --> (757.60, 269.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4679.1MB
Summary Report:
Instances move: 69 (out of 37560 movable)
Instances flipped: 0
Mean displacement: 3.48 um
Max displacement: 8.80 um (Instance: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/FE_OFC576_q_temp_100) (656.6, 141.4) -> (651.4, 137.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.814e+05 (2.633e+05 3.181e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4679.1MB
*** Finished refinePlace (2:09:32 mem=4679.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4679.1M)


Density : 0.9712
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4679.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:45.0/0:45:36.6 (2.8), mem = 4944.7M
(I,S,L,T): WC_VIEW: 48.4767, 33.0648, 1.9104, 83.4519
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.614 Density 97.12
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.771|
|reg2reg   |-0.913|-39.885|
|HEPG      |-0.913|-42.656|
|All Paths |-1.935|-79.614|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.771ns; reg2reg* WNS -0.913ns TNS -39.885ns; HEPG WNS -0.913ns TNS -39.885ns; all paths WNS -1.935ns TNS -79.614ns; Real time 0:08:09
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.913|   -1.935| -42.656|  -79.614|    97.12%|   0:00:00.0| 5144.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:09:56 mem=4965.3M) ***
Total net bbox length = 5.814e+05 (2.633e+05 3.181e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4965.3MB
Summary Report:
Instances move: 0 (out of 37560 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.814e+05 (2.633e+05 3.181e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4965.3MB
*** Finished refinePlace (2:09:59 mem=4965.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4965.3M)


Density : 0.9712
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:02.0 mem=4965.3M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:59.7/0:45:48.6 (2.8), mem = 4965.3M
(I,S,L,T): WC_VIEW: 48.4767, 33.0648, 1.9104, 83.4519
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.935  TNS Slack -79.614 Density 97.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.12%|        -|  -1.935| -79.614|   0:00:00.0| 4965.3M|
|    97.12%|        0|  -1.935| -79.614|   0:00:01.0| 4965.3M|
|    97.08%|       72|  -1.935| -79.289|   0:00:02.0| 4965.3M|
|    97.08%|        7|  -1.935| -79.289|   0:00:01.0| 4965.3M|
|    97.08%|        1|  -1.935| -79.289|   0:00:00.0| 4965.3M|
|    96.36%|    10413|  -1.935| -79.213|   0:00:25.0| 4965.3M|
|    96.16%|     3560|  -1.935| -79.203|   0:00:11.0| 4965.3M|
|    96.07%|     1332|  -1.935| -79.203|   0:00:07.0| 4965.3M|
|    95.96%|     1815|  -1.935| -79.196|   0:00:08.0| 4965.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.935  TNS Slack -79.198 Density 95.96
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:03:23) (real = 0:00:58.0) **
(I,S,L,T): WC_VIEW: 46.0116, 30.9288, 1.84793, 78.7883
*** PowerOpt [finish] : cpu/real = 0:03:23.2/0:00:57.8 (3.5), totSession cpu/real = 2:13:22.9/0:46:46.4 (2.9), mem = 4965.3M
*** Starting refinePlace (2:13:23 mem=4965.3M) ***
Total net bbox length = 5.795e+05 (2.639e+05 3.156e+05) (ext = 1.917e+04)
Move report: Detail placement moves 38 insts, mean move: 3.77 um, max move: 27.20 um
	Max move on inst (FILLER__4_6554): (296.20, 152.20) --> (323.40, 152.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4965.3MB
Summary Report:
Instances move: 4 (out of 37468 movable)
Instances flipped: 0
Mean displacement: 3.50 um
Max displacement: 6.60 um (Instance: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U210) (288.2, 161.2) -> (291.2, 157.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 5.795e+05 (2.638e+05 3.157e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4965.3MB
*** Finished refinePlace (2:13:26 mem=4965.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4965.3M)


Density : 0.9596
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4965.3M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:29.0/0:46:50.4 (2.8), mem = 4965.3M
(I,S,L,T): WC_VIEW: 46.0116, 30.9288, 1.84793, 78.7883
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.198 Density 95.96
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.471|
|HEPG      |-0.912|-42.240|
|All Paths |-1.935|-79.198|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.470ns; HEPG WNS -0.913ns TNS -39.470ns; all paths WNS -1.935ns TNS -79.198ns; Real time 0:09:23
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.912|   -1.935| -42.240|  -79.198|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.912|   -1.935| -42.240|  -79.198|    95.96%|   0:00:01.0| 5163.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5163.7M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.935|   -1.935| -36.958|  -79.198|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.935|   -1.935| -36.958|  -79.198|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5163.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5163.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.471|
|HEPG      |-0.912|-42.240|
|All Paths |-1.935|-79.198|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.470ns; HEPG WNS -0.913ns TNS -39.470ns; all paths WNS -1.935ns TNS -79.198ns; Real time 0:09:24
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.471|
|HEPG      |-0.912|-42.240|
|All Paths |-1.935|-79.198|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=5163.7M) ***

(I,S,L,T): WC_VIEW: 46.0116, 30.9288, 1.84793, 78.7883
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.2 (1.0), totSession cpu/real = 2:13:38.4/0:46:59.7 (2.8), mem = 4963.8M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:38.8/0:47:00.1 (2.8), mem = 4963.8M
(I,S,L,T): WC_VIEW: 46.0116, 30.9288, 1.84793, 78.7883
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.198 Density 95.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.471|
|HEPG      |-0.912|-42.240|
|All Paths |-1.935|-79.198|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.470ns; HEPG WNS -0.913ns TNS -39.470ns; all paths WNS -1.935ns TNS -79.198ns; Real time 0:09:33
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.912|   -1.935| -42.240|  -79.198|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.913|   -1.935| -42.230|  -79.188|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.913|   -1.935| -42.230|  -79.188|    95.96%|   0:00:01.0| 5163.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -0.913|   -1.935| -42.230|  -79.188|    95.96%|   0:00:00.0| 5163.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -0.913|   -1.935| -42.230|  -79.188|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.913|   -1.935| -42.230|  -79.188|    95.96%|   0:00:01.0| 5182.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.913|   -1.935| -42.206|  -79.164|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.913|   -1.935| -42.215|  -79.174|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.913|   -1.935| -42.205|  -79.163|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.913|   -1.935| -42.188|  -79.146|    95.96%|   0:00:01.0| 5182.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.913|   -1.935| -42.188|  -79.146|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.912|   -1.935| -42.188|  -79.146|    95.96%|   0:00:01.0| 5182.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:04.0 mem=5182.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:15.1 real=0:00:04.0 mem=5182.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.418|
|HEPG      |-0.912|-42.188|
|All Paths |-1.935|-79.146|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.418ns; HEPG WNS -0.913ns TNS -39.418ns; all paths WNS -1.935ns TNS -79.145ns; Real time 0:09:37
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.146 Density 95.96
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.418|
|HEPG      |-0.912|-42.188|
|All Paths |-1.935|-79.146|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.7 real=0:00:05.0 mem=5182.8M) ***

(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
*** SetupOpt [finish] : cpu/real = 0:00:23.5/0:00:12.9 (1.8), totSession cpu/real = 2:14:02.3/0:47:12.9 (2.8), mem = 4982.9M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:14:04 mem=4984.3M) ***
Total net bbox length = 5.795e+05 (2.638e+05 3.156e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 4984.3MB
Summary Report:
Instances move: 0 (out of 37468 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.795e+05 (2.638e+05 3.156e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4984.3MB
*** Finished refinePlace (2:14:07 mem=4984.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4984.3M)


Density : 0.9596
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4984.3M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:08.5/0:47:16.8 (2.8), mem = 4984.3M
(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.153 Density 95.96
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.425ns; HEPG WNS -0.913ns TNS -39.425ns; all paths WNS -1.935ns TNS -79.153ns; Real time 0:09:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.912|   -1.935| -42.195|  -79.153|    95.96%|   0:00:01.0| 5182.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.912|   -1.935| -42.195|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5182.8M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.935|   -1.935| -36.958|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.935|   -1.935| -36.958|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5182.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5182.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.425ns; HEPG WNS -0.913ns TNS -39.425ns; all paths WNS -1.935ns TNS -79.153ns; Real time 0:09:50
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=5182.8M) ***

(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
*** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:08.9 (1.0), totSession cpu/real = 2:14:17.6/0:47:25.7 (2.8), mem = 4982.9M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:19.2/0:47:26.8 (2.8), mem = 4982.9M
(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.935 TNS Slack -79.153 Density 95.96
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.425ns; HEPG WNS -0.913ns TNS -39.425ns; all paths WNS -1.935ns TNS -79.153ns; Real time 0:10:00
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.912|   -1.935| -42.195|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.912|   -1.935| -42.195|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=5182.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:00.0 mem=5182.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.813ns TNS -2.769ns; reg2reg* WNS -0.913ns TNS -39.425ns; HEPG WNS -0.913ns TNS -39.425ns; all paths WNS -1.935ns TNS -79.153ns; Real time 0:10:00
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.935|-36.958|
|reg2cgate |-0.813| -2.769|
|reg2reg   |-0.912|-39.426|
|HEPG      |-0.912|-42.195|
|All Paths |-1.935|-79.153|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=5182.8M) ***

(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
*** SetupOpt [finish] : cpu/real = 0:00:10.0/0:00:09.2 (1.1), totSession cpu/real = 2:14:29.2/0:47:36.0 (2.8), mem = 4982.9M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:14:31 mem=4984.3M) ***
Total net bbox length = 5.795e+05 (2.638e+05 3.156e+05) (ext = 1.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4984.3MB
Summary Report:
Instances move: 0 (out of 37468 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.795e+05 (2.638e+05 3.156e+05) (ext = 1.917e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4984.3MB
*** Finished refinePlace (2:14:34 mem=4984.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4984.3M)


Density : 0.9596
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=4984.3M) ***
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:34.7/0:47:39.3 (2.8), mem = 4984.3M
(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.935|   -1.935| -79.153|  -79.153|    95.96%|   0:00:00.0| 5182.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5182.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=5182.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 46.0168, 30.932, 1.84804, 78.7968
*** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 2:14:43.5/0:47:48.1 (2.8), mem = 4982.9M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3563.75MB/6239.29MB/3726.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3563.75MB/6239.29MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3563.75MB/6239.29MB/3726.25MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT)
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 10%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 20%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 30%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 40%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 50%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 60%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 70%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 80%
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 90%

Finished Levelizing
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT)

Starting Activity Propagation
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT)
2023-Mar-23 18:31:22 (2023-Mar-24 01:31:22 GMT): 10%
2023-Mar-23 18:31:23 (2023-Mar-24 01:31:23 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:31:23 (2023-Mar-24 01:31:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3564.12MB/6239.29MB/3726.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:31:23 (2023-Mar-24 01:31:23 GMT)
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 10%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 20%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 30%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 40%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 50%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 60%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 70%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 80%
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT): 90%

Finished Calculating power
2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3568.13MB/6304.05MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3568.13MB/6304.05MB/3726.25MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=3568.13MB/6304.05MB/3726.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3568.13MB/6304.05MB/3726.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:31:25 (2023-Mar-24 01:31:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.38502728 	   56.7702%
Total Switching Power:      34.14011869 	   40.9020%
Total Leakage Power:         1.94303274 	    2.3279%
Total Power:                83.46817854
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.21       2.954        0.58       26.75       32.04
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.726e-05
Physical-Only                          0           0      0.6467      0.6467      0.7748
Combinational                      21.47       27.98      0.6638       50.12       60.04
Clock (Combinational)              1.454       2.422     0.02541       3.902       4.674
Clock (Sequential)                 1.245      0.7859     0.02702       2.058       2.466
-----------------------------------------------------------------------------------------
Total                              47.39       34.14       1.943       83.47         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.39       34.14       1.943       83.47         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.125       1.393       0.025       2.543       3.046
clk1                               1.574       1.815     0.02743       3.417       4.093
-----------------------------------------------------------------------------------------
Total                              2.699       3.208     0.05243        5.96        7.14
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC3943_CTS_13 (CKBD16):           0.1194
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U2 (FA1D4):        0.0002609
*                Total Cap:      2.25273e-10 F
*                Total instances in design: 71613
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 33686
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3590.34MB/6304.05MB/3726.25MB)

** Power Reclaim End WNS Slack -1.935  TNS Slack -79.153 
End: Power Optimization (cpu=0:06:14, real=0:03:04, mem=4146.36M, totSessionCpu=2:14:50).
**optDesign ... cpu = 0:18:47, real = 0:08:27, mem = 3297.8M, totSessionCpu=2:14:50 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=71613 and nets=39881 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4067.363M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4104.24 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4104.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 462  Num Prerouted Wires = 36420
[NR-eGR] Read numTotalNets=39762  numIgnoredNets=462
[NR-eGR] There are 78 clock nets ( 78 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39222 
[NR-eGR] Rule id: 1  Nets: 78 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.694600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 78 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.26% V. EstWL: 3.065400e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39195 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 5.886432e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       361( 0.39%)        22( 0.02%)         2( 0.00%)   ( 0.42%) 
[NR-eGR]      M3  (3)        53( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M4  (4)       306( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              722( 0.11%)        22( 0.00%)         2( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.16 sec, Real: 0.80 sec, Curr Mem: 4114.42 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4002.51)
Total number of fetched objects 40104
End delay calculation. (MEM=4357.43 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4357.43 CPU=0:00:07.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:03.0 totSessionCpu=2:15:04 mem=4325.4M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3316.54MB/5581.86MB/3726.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3316.54MB/5581.86MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3316.54MB/5581.86MB/3726.25MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT)
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 10%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 20%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 30%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 40%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 50%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 60%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 70%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 80%
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT): 90%

Finished Levelizing
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT)

Starting Activity Propagation
2023-Mar-23 18:31:32 (2023-Mar-24 01:31:32 GMT)
2023-Mar-23 18:31:33 (2023-Mar-24 01:31:33 GMT): 10%
2023-Mar-23 18:31:33 (2023-Mar-24 01:31:33 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:31:33 (2023-Mar-24 01:31:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3318.27MB/5581.86MB/3726.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:31:33 (2023-Mar-24 01:31:33 GMT)
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 10%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 20%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 30%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 40%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 50%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 60%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 70%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 80%
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT): 90%

Finished Calculating power
2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3322.91MB/5661.89MB/3726.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3322.91MB/5661.89MB/3726.25MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=3322.91MB/5661.89MB/3726.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3322.91MB/5661.89MB/3726.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:31:35 (2023-Mar-24 01:31:35 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.38510092 	   56.7702%
Total Switching Power:      34.14011869 	   40.9019%
Total Leakage Power:         1.94303274 	    2.3279%
Total Power:                83.46825218
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.21       2.954        0.58       26.75       32.04
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.726e-05
Physical-Only                          0           0      0.6467      0.6467      0.7748
Combinational                      21.47       27.98      0.6638       50.12       60.04
Clock (Combinational)              1.454       2.422     0.02541       3.902       4.674
Clock (Sequential)                 1.245      0.7859     0.02702       2.058       2.466
-----------------------------------------------------------------------------------------
Total                              47.39       34.14       1.943       83.47         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.39       34.14       1.943       83.47         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.125       1.393       0.025       2.543       3.046
clk1                               1.574       1.815     0.02743       3.417       4.093
-----------------------------------------------------------------------------------------
Total                              2.699       3.208     0.05243        5.96        7.14
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3365.78MB/5661.89MB/3726.25MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:19:07, real = 0:08:37, mem = 3289.4M, totSessionCpu=2:15:10 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:19:07, real = 0:08:37, mem = 3279.6M, totSessionCpu=2:15:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=4061.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=4061.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4148.9M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4071.9M
** Profile ** DRVs :  cpu=0:00:02.0, mem=4076.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.935  | -0.913  | -0.813  | -1.935  |
|           TNS (ns):| -79.039 | -39.313 | -2.768  | -36.958 |
|    Violating Paths:|   658   |   628   |    7    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.002%
       (95.962% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4076.4M
**optDesign ... cpu = 0:19:10, real = 0:08:40, mem = 3264.6M, totSessionCpu=2:15:13 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      646  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 674 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 18:31:39, total cpu=0:22:35, real=0:10:32, peak res=3730.8M, current mem=3185.1M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3067.7M, totSessionCpu=2:15:14 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 18:31:44 (2023-Mar-24 01:31:44 GMT)
2023-Mar-23 18:31:44 (2023-Mar-24 01:31:44 GMT): 10%
2023-Mar-23 18:31:44 (2023-Mar-24 01:31:44 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:31:45 (2023-Mar-24 01:31:45 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 3383.6M, totSessionCpu=2:15:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4192.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:15:30 mem=4195.0M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40104
End delay calculation. (MEM=199.238 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=199.238 CPU=0:00:07.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:00:24.4 mem=167.2M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:13.6 real=0:00:04.0 totSessionCpu=0:00:25.6 mem=197.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=197.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=197.8M
Done building hold timer [43887 node(s), 58831 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.9 real=0:00:05.0 totSessionCpu=0:00:27.9 mem=197.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.0/0:00:05.2 (3.1), mem = 197.8M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4244.2)
Total number of fetched objects 40104
End delay calculation. (MEM=4616.2 CPU=0:00:05.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4616.2 CPU=0:00:07.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:02.0 totSessionCpu=2:15:56 mem=4584.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:08.0 totSessionCpu=2:15:56 mem=4584.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4584.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4592.2M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4592.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=4592.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=4614.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.935  | -0.913  | -0.813  | -1.935  |
|           TNS (ns):| -79.039 | -39.313 | -2.768  | -36.958 |
|    Violating Paths:|   658   |   628   |    7    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.646  | -0.646  |  0.054  |  0.000  |
|           TNS (ns):| -32.619 | -32.619 |  0.000  |  0.000  |
|    Violating Paths:|   160   |   160   |    0    |    0    |
|          All Paths:|  8473   |  8255   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.002%
       (95.962% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:19, mem = 3512.1M, totSessionCpu=2:16:00 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:59.7/0:48:26.0 (2.8), mem = 4243.7M
(I,S,L,T): WC_VIEW: 46.0174, 30.9322, 1.84804, 78.7976
*info: Run optDesign holdfix with 8 threads.
Info: 462 nets with fixed/cover wires excluded.
Info: 540 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:33.4 real=0:00:14.0 totSessionCpu=2:16:04 mem=4585.9M density=95.962% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4585.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=4585.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4616.4M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6463
      TNS :     -32.6179
      #VP :          160
  Density :      95.962%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:34.7 real=0:00:15.0 totSessionCpu=2:16:05 mem=4616.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6463
      TNS :     -32.6179
      #VP :          160
  Density :      95.962%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:34.9 real=0:00:15.0 totSessionCpu=2:16:05 mem=4616.4M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4616.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=4616.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4616.4M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13373 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:36.0 real=0:00:15.0 totSessionCpu=2:16:06 mem=4616.4M density=95.962% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:36.0 real=0:00:15.0 totSessionCpu=2:16:06 mem=4616.4M density=95.962%) ***
(I,S,L,T): WC_VIEW: 46.0174, 30.9322, 1.84804, 78.7976
*** HoldOpt [finish] : cpu/real = 0:00:06.9/0:00:05.9 (1.2), totSession cpu/real = 2:16:06.6/0:48:31.9 (2.8), mem = 4405.5M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4311.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4348.37 MB )
[NR-eGR] Read 21668 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4348.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21668
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 462  Num Prerouted Wires = 36420
[NR-eGR] Read numTotalNets=39762  numIgnoredNets=462
[NR-eGR] There are 78 clock nets ( 78 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39222 
[NR-eGR] Rule id: 1  Nets: 78 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.694600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 78 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.26% V. EstWL: 3.065400e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39195 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 5.886432e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       361( 0.39%)        22( 0.02%)         2( 0.00%)   ( 0.42%) 
[NR-eGR]      M3  (3)        53( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M4  (4)       306( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              722( 0.11%)        22( 0.00%)         2( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 0.89 sec, Curr Mem: 4358.55 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:26, mem = 3579.1M, totSessionCpu=2:16:09 **
** Profile ** Start :  cpu=0:00:00.0, mem=4303.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4303.6M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40104
End delay calculation. (MEM=168.801 CPU=0:00:05.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=168.801 CPU=0:00:07.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:02.0 totSessionCpu=0:00:38.1 mem=136.8M)
** Profile ** Overall slacks :  cpu=0:00:09.5, mem=144.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:12.9/0:00:03.6 (3.6), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.8, mem=4383.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4306.0M
** Profile ** DRVs :  cpu=0:00:02.0, mem=4302.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.935  | -0.913  | -0.813  | -1.935  |
|           TNS (ns):| -79.039 | -39.313 | -2.768  | -36.958 |
|    Violating Paths:|   658   |   628   |    7    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.646  | -0.646  |  0.054  |  0.000  |
|           TNS (ns):| -32.619 | -32.619 |  0.000  |  0.000  |
|    Violating Paths:|   160   |   160   |    0    |    0    |
|          All Paths:|  8473   |  8255   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.002%
       (95.962% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4302.5M
**optDesign ... cpu = 0:01:09, real = 0:00:33, mem = 3561.7M, totSessionCpu=2:16:23 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 18:32:13, mem=3487.5M)
% Begin Save ccopt configuration ... (date=03/23 18:32:13, mem=3487.5M)
% End Save ccopt configuration ... (date=03/23 18:32:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=3487.8M, current mem=3487.8M)
% Begin Save netlist data ... (date=03/23 18:32:14, mem=3487.8M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 18:32:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=3488.9M, current mem=3488.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 18:32:14, mem=3489.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 18:32:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=3489.7M, current mem=3489.7M)
Saving scheduling_file.cts.6730 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 18:32:15, mem=3489.7M)
% End Save clock tree data ... (date=03/23 18:32:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=3489.7M, current mem=3489.7M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4311.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4303.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=4287.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 18:32:17, mem=3490.1M)
% End Save power constraints data ... (date=03/23 18:32:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=3490.1M, current mem=3490.1M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 18:32:19, total cpu=0:00:04.6, real=0:00:06.0, peak res=3490.5M, current mem=3490.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 18:32:19, mem=3490.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3490.50 (MB), peak = 3814.88 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4252.0M, init mem=4255.1M)
*info: Placed = 71613          (Fixed = 461)
*info: Unplaced = 0           
Placement Density:95.96%(267952/279226)
Placement Density (including fixed std cells):95.96%(267952/279226)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=4252.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (462) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4252.0M) ***
#Start route 540 clock and analog nets...
% Begin globalDetailRoute (date=03/23 18:32:19, mem=3481.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 18:32:19 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=39341
#need_extraction net=39341 (total=39881)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:32:21 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 39875 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3529.92 (MB), peak = 3814.88 (MB)
#Merging special wires: starts on Thu Mar 23 18:32:24 2023 with memory = 3530.58 (MB), peak = 3814.88 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.7 GB --0.97 [8]--
#
#Finished routing data preparation on Thu Mar 23 18:32:24 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 17.72 (MB)
#Total memory = 3531.09 (MB)
#Peak memory = 3814.88 (MB)
#
#
#Start global routing on Thu Mar 23 18:32:24 2023
#
#
#Start global routing initialization on Thu Mar 23 18:32:24 2023
#
#Number of eco nets is 394
#
#Start global routing data preparation on Thu Mar 23 18:32:24 2023
#
#Start routing resource analysis on Thu Mar 23 18:32:24 2023
#
#Routing resource analysis is done on Thu Mar 23 18:32:24 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.31%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  540 nets (1.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:32:24 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3538.14 (MB), peak = 3814.88 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 18:32:24 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3539.66 (MB), peak = 3814.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3577.23 (MB), peak = 3814.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3583.80 (MB), peak = 3814.88 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3583.80 (MB), peak = 3814.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 119 (skipped).
#Total number of nets with skipped attribute = 39222 (skipped).
#Total number of routable nets = 540.
#Total number of nets in the design = 39881.
#
#472 routable nets have only global wires.
#68 routable nets have only detail routed wires.
#39222 skipped nets have only detail routed wires.
#472 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#68 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                472               0  
#------------------------------------------------
#        Total                472               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                540           27                27           39195  
#-------------------------------------------------------------------------------
#        Total                540           27                27           39195  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           34(0.10%)      3(0.01%)   (0.11%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     34(0.01%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 79166 um.
#Total half perimeter of net bounding box = 36853 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 237 um.
#Total wire length on LAYER M3 = 43199 um.
#Total wire length on LAYER M4 = 28539 um.
#Total wire length on LAYER M5 = 5871 um.
#Total wire length on LAYER M6 = 1319 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31468
#Total number of multi-cut vias = 200 (  0.6%)
#Total number of single cut vias = 31268 ( 99.4%)
#Up-Via Summary (total 31468):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10913 ( 98.2%)       200 (  1.8%)      11113
# M2             10215 (100.0%)         0 (  0.0%)      10215
# M3              8735 (100.0%)         0 (  0.0%)       8735
# M4              1188 (100.0%)         0 (  0.0%)       1188
# M5               217 (100.0%)         0 (  0.0%)        217
#-----------------------------------------------------------
#                31268 ( 99.4%)       200 (  0.6%)      31468 
#
#Total number of involved priority nets 472
#Maximum src to sink distance for priority net 443.7
#Average of max src_to_sink distance for priority net 58.2
#Average of ave src_to_sink distance for priority net 33.8
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.11%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 59.01 (MB)
#Total memory = 3590.10 (MB)
#Peak memory = 3814.88 (MB)
#
#Finished global routing on Thu Mar 23 18:32:27 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3554.75 (MB), peak = 3814.88 (MB)
#Start Track Assignment.
#Done with 5383 horizontal wires in 1 hboxes and 1396 vertical wires in 2 hboxes.
#Done with 251 horizontal wires in 1 hboxes and 56 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 91208 um.
#Total half perimeter of net bounding box = 36853 um.
#Total wire length on LAYER M1 = 3796 um.
#Total wire length on LAYER M2 = 285 um.
#Total wire length on LAYER M3 = 49761 um.
#Total wire length on LAYER M4 = 30133 um.
#Total wire length on LAYER M5 = 5914 um.
#Total wire length on LAYER M6 = 1320 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31468
#Total number of multi-cut vias = 200 (  0.6%)
#Total number of single cut vias = 31268 ( 99.4%)
#Up-Via Summary (total 31468):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10913 ( 98.2%)       200 (  1.8%)      11113
# M2             10215 (100.0%)         0 (  0.0%)      10215
# M3              8735 (100.0%)         0 (  0.0%)       8735
# M4              1188 (100.0%)         0 (  0.0%)       1188
# M5               217 (100.0%)         0 (  0.0%)        217
#-----------------------------------------------------------
#                31268 ( 99.4%)       200 (  0.6%)      31468 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3584.17 (MB), peak = 3814.88 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:08
#Increased memory = 70.99 (MB)
#Total memory = 3584.36 (MB)
#Peak memory = 3814.88 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 58.1% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#71208 out of 71613 instances (99.4%) need to be verified(marked ipoed), dirty area = 103.7%.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:01:34, elapsed time = 00:00:12, memory = 3881.15 (MB), peak = 3912.19 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3881.46 (MB), peak = 3912.19 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 78331 um.
#Total half perimeter of net bounding box = 36853 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7772 um.
#Total wire length on LAYER M3 = 41346 um.
#Total wire length on LAYER M4 = 26921 um.
#Total wire length on LAYER M5 = 1766 um.
#Total wire length on LAYER M6 = 435 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28848
#Total number of multi-cut vias = 257 (  0.9%)
#Total number of single cut vias = 28591 ( 99.1%)
#Up-Via Summary (total 28848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10720 ( 97.7%)       257 (  2.3%)      10977
# M2             10250 (100.0%)         0 (  0.0%)      10250
# M3              7191 (100.0%)         0 (  0.0%)       7191
# M4               370 (100.0%)         0 (  0.0%)        370
# M5                60 (100.0%)         0 (  0.0%)         60
#-----------------------------------------------------------
#                28591 ( 99.1%)       257 (  0.9%)      28848 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:35
#Elapsed time = 00:00:14
#Increased memory = -25.20 (MB)
#Total memory = 3559.16 (MB)
#Peak memory = 3912.19 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3560.71 (MB), peak = 3912.19 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 78331 um.
#Total half perimeter of net bounding box = 36853 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7772 um.
#Total wire length on LAYER M3 = 41346 um.
#Total wire length on LAYER M4 = 26921 um.
#Total wire length on LAYER M5 = 1766 um.
#Total wire length on LAYER M6 = 435 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28848
#Total number of multi-cut vias = 257 (  0.9%)
#Total number of single cut vias = 28591 ( 99.1%)
#Up-Via Summary (total 28848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10720 ( 97.7%)       257 (  2.3%)      10977
# M2             10250 (100.0%)         0 (  0.0%)      10250
# M3              7191 (100.0%)         0 (  0.0%)       7191
# M4               370 (100.0%)         0 (  0.0%)        370
# M5                60 (100.0%)         0 (  0.0%)         60
#-----------------------------------------------------------
#                28591 ( 99.1%)       257 (  0.9%)      28848 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 78331 um.
#Total half perimeter of net bounding box = 36853 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7772 um.
#Total wire length on LAYER M3 = 41346 um.
#Total wire length on LAYER M4 = 26921 um.
#Total wire length on LAYER M5 = 1766 um.
#Total wire length on LAYER M6 = 435 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 28848
#Total number of multi-cut vias = 257 (  0.9%)
#Total number of single cut vias = 28591 ( 99.1%)
#Up-Via Summary (total 28848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10720 ( 97.7%)       257 (  2.3%)      10977
# M2             10250 (100.0%)         0 (  0.0%)      10250
# M3              7191 (100.0%)         0 (  0.0%)       7191
# M4               370 (100.0%)         0 (  0.0%)        370
# M5                60 (100.0%)         0 (  0.0%)         60
#-----------------------------------------------------------
#                28591 ( 99.1%)       257 (  0.9%)      28848 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:36
#Elapsed time = 00:00:15
#Increased memory = -19.83 (MB)
#Total memory = 3564.53 (MB)
#Peak memory = 3912.19 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:00:25
#Increased memory = 31.17 (MB)
#Total memory = 3512.81 (MB)
#Peak memory = 3912.19 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:32:44 2023
#
% End globalDetailRoute (date=03/23 18:32:44, total cpu=0:01:53, real=0:00:25.0, peak res=3912.2M, current mem=3385.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 18:32:44, mem=3385.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 18:32:44 2023
#
#Generating timing data, please wait...
#39762 total nets, 540 already routed, 540 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 40104
End delay calculation. (MEM=4688.4 CPU=0:00:05.4 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:15, elapsed time = 00:00:08, memory = 3444.35 (MB), peak = 3912.19 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=39881)
#Start reading timing information from file .timing_file_6730.tif.gz ...
#Read in timing information for 305 ports, 37927 instances from timing file .timing_file_6730.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:32:55 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 39875 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3437.43 (MB), peak = 3912.19 (MB)
#Merging special wires: starts on Thu Mar 23 18:32:57 2023 with memory = 3438.12 (MB), peak = 3912.19 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.23 [8]--
#
#Finished routing data preparation on Thu Mar 23 18:32:57 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.69 (MB)
#Total memory = 3438.66 (MB)
#Peak memory = 3912.19 (MB)
#
#
#Start global routing on Thu Mar 23 18:32:57 2023
#
#
#Start global routing initialization on Thu Mar 23 18:32:57 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 18:32:57 2023
#
#Start routing resource analysis on Thu Mar 23 18:32:57 2023
#
#Routing resource analysis is done on Thu Mar 23 18:32:57 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.31%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  540 nets (1.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:32:58 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3445.70 (MB), peak = 3912.19 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 18:32:58 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3445.70 (MB), peak = 3912.19 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3561.88 (MB), peak = 3912.19 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3562.93 (MB), peak = 3912.19 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 119 (skipped).
#Total number of routable nets = 39762.
#Total number of nets in the design = 39881.
#
#39222 routable nets have only global wires.
#540 routable nets have only detail routed wires.
#27 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#540 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           27                27           39195  
#------------------------------------------------------------
#        Total           27                27           39195  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                540           27                27           39195  
#-------------------------------------------------------------------------------
#        Total                540           27                27           39195  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          214(0.64%)     41(0.12%)      3(0.01%)   (0.77%)
#  M3            5(0.01%)      1(0.00%)      0(0.00%)   (0.02%)
#  M4            3(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    222(0.09%)     42(0.02%)      3(0.00%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.11% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          2.67 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.44 | (M2)     2.67 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 650070 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 207 um.
#Total wire length on LAYER M2 = 172734 um.
#Total wire length on LAYER M3 = 257697 um.
#Total wire length on LAYER M4 = 153657 um.
#Total wire length on LAYER M5 = 46395 um.
#Total wire length on LAYER M6 = 16752 um.
#Total wire length on LAYER M7 = 1140 um.
#Total wire length on LAYER M8 = 1488 um.
#Total number of vias = 227076
#Total number of multi-cut vias = 257 (  0.1%)
#Total number of single cut vias = 226819 ( 99.9%)
#Up-Via Summary (total 227076):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            118391 ( 99.8%)       257 (  0.2%)     118648
# M2             82627 (100.0%)         0 (  0.0%)      82627
# M3             20109 (100.0%)         0 (  0.0%)      20109
# M4              4063 (100.0%)         0 (  0.0%)       4063
# M5              1108 (100.0%)         0 (  0.0%)       1108
# M6               297 (100.0%)         0 (  0.0%)        297
# M7               224 (100.0%)         0 (  0.0%)        224
#-----------------------------------------------------------
#               226819 ( 99.9%)       257 (  0.1%)     227076 
#
#Max overcon = 6 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:26
#Increased memory = 125.87 (MB)
#Total memory = 3564.53 (MB)
#Peak memory = 3912.19 (MB)
#
#Finished global routing on Thu Mar 23 18:33:23 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3473.15 (MB), peak = 3912.19 (MB)
#Start Track Assignment.
#Done with 49424 horizontal wires in 1 hboxes and 46740 vertical wires in 2 hboxes.
#Done with 10623 horizontal wires in 1 hboxes and 9195 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           112.86 	  0.00%  	  0.00% 	  0.00%
# M2        163941.10 	  0.05%  	  0.00% 	  0.01%
# M3        214689.35 	  0.12%  	  0.00% 	  0.02%
# M4        126278.54 	  0.04%  	  0.00% 	  0.02%
# M5         44717.73 	  0.00%  	  0.00% 	  0.00%
# M6         16321.17 	  0.00%  	  0.00% 	  0.00%
# M7          1221.80 	  0.08%  	  0.00% 	  0.00%
# M8          1522.80 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      568805.33  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 680794 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 21923 um.
#Total wire length on LAYER M2 = 170456 um.
#Total wire length on LAYER M3 = 267983 um.
#Total wire length on LAYER M4 = 153967 um.
#Total wire length on LAYER M5 = 46952 um.
#Total wire length on LAYER M6 = 16853 um.
#Total wire length on LAYER M7 = 1176 um.
#Total wire length on LAYER M8 = 1485 um.
#Total number of vias = 227076
#Total number of multi-cut vias = 257 (  0.1%)
#Total number of single cut vias = 226819 ( 99.9%)
#Up-Via Summary (total 227076):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            118391 ( 99.8%)       257 (  0.2%)     118648
# M2             82627 (100.0%)         0 (  0.0%)      82627
# M3             20109 (100.0%)         0 (  0.0%)      20109
# M4              4063 (100.0%)         0 (  0.0%)       4063
# M5              1108 (100.0%)         0 (  0.0%)       1108
# M6               297 (100.0%)         0 (  0.0%)        297
# M7               224 (100.0%)         0 (  0.0%)        224
#-----------------------------------------------------------
#               226819 ( 99.9%)       257 (  0.1%)     227076 
#
#cpu time = 00:00:12, elapsed time = 00:00:11, memory = 3535.20 (MB), peak = 3912.19 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	149       110       259       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:40
#Increased memory = 111.19 (MB)
#Total memory = 3536.16 (MB)
#Peak memory = 3912.19 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 371
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0       24        0       25
#	M2           24       16      300        0        5      345
#	M3            0        0        1        0        0        1
#	Totals       24       17      301       24        5      371
#cpu time = 00:04:25, elapsed time = 00:00:35, memory = 3951.51 (MB), peak = 3957.48 (MB)
#start 1st optimization iteration ...
#   number of violations = 276
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        3        0        0        0        3
#	M2           48       20      181        9       15      273
#	Totals       48       23      181        9       15      276
#cpu time = 00:00:14, elapsed time = 00:00:02, memory = 3952.28 (MB), peak = 3958.65 (MB)
#start 2nd optimization iteration ...
#   number of violations = 282
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           44       10      185       22       20      281
#	Totals       44       11      185       22       20      282
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 3956.88 (MB), peak = 3958.65 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 3951.26 (MB), peak = 3958.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 693786 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2539 um.
#Total wire length on LAYER M2 = 188403 um.
#Total wire length on LAYER M3 = 256332 um.
#Total wire length on LAYER M4 = 173436 um.
#Total wire length on LAYER M5 = 51151 um.
#Total wire length on LAYER M6 = 20141 um.
#Total wire length on LAYER M7 = 683 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 818 (  0.3%)
#Total number of single cut vias = 255569 ( 99.7%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            121975 ( 99.4%)       718 (  0.6%)     122693
# M2             99996 (100.0%)         0 (  0.0%)      99996
# M3             27021 (100.0%)         0 (  0.0%)      27021
# M4              5219 (100.0%)         0 (  0.0%)       5219
# M5              1176 ( 92.2%)       100 (  7.8%)       1276
# M6               110 (100.0%)         0 (  0.0%)        110
# M7                72 (100.0%)         0 (  0.0%)         72
#-----------------------------------------------------------
#               255569 ( 99.7%)       818 (  0.3%)     256387 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:11
#Elapsed time = 00:00:42
#Increased memory = -35.03 (MB)
#Total memory = 3501.28 (MB)
#Peak memory = 3958.65 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3504.62 (MB), peak = 3958.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 693786 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2539 um.
#Total wire length on LAYER M2 = 188403 um.
#Total wire length on LAYER M3 = 256332 um.
#Total wire length on LAYER M4 = 173436 um.
#Total wire length on LAYER M5 = 51151 um.
#Total wire length on LAYER M6 = 20141 um.
#Total wire length on LAYER M7 = 683 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 818 (  0.3%)
#Total number of single cut vias = 255569 ( 99.7%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            121975 ( 99.4%)       718 (  0.6%)     122693
# M2             99996 (100.0%)         0 (  0.0%)      99996
# M3             27021 (100.0%)         0 (  0.0%)      27021
# M4              5219 (100.0%)         0 (  0.0%)       5219
# M5              1176 ( 92.2%)       100 (  7.8%)       1276
# M6               110 (100.0%)         0 (  0.0%)        110
# M7                72 (100.0%)         0 (  0.0%)         72
#-----------------------------------------------------------
#               255569 ( 99.7%)       818 (  0.3%)     256387 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 693786 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2539 um.
#Total wire length on LAYER M2 = 188403 um.
#Total wire length on LAYER M3 = 256332 um.
#Total wire length on LAYER M4 = 173436 um.
#Total wire length on LAYER M5 = 51151 um.
#Total wire length on LAYER M6 = 20141 um.
#Total wire length on LAYER M7 = 683 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 818 (  0.3%)
#Total number of single cut vias = 255569 ( 99.7%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            121975 ( 99.4%)       718 (  0.6%)     122693
# M2             99996 (100.0%)         0 (  0.0%)      99996
# M3             27021 (100.0%)         0 (  0.0%)      27021
# M4              5219 (100.0%)         0 (  0.0%)       5219
# M5              1176 ( 92.2%)       100 (  7.8%)       1276
# M6               110 (100.0%)         0 (  0.0%)        110
# M7                72 (100.0%)         0 (  0.0%)         72
#-----------------------------------------------------------
#               255569 ( 99.7%)       818 (  0.3%)     256387 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#72.49% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:06, memory = 3581.50 (MB), peak = 3958.65 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 693786 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2539 um.
#Total wire length on LAYER M2 = 188403 um.
#Total wire length on LAYER M3 = 256332 um.
#Total wire length on LAYER M4 = 173436 um.
#Total wire length on LAYER M5 = 51151 um.
#Total wire length on LAYER M6 = 20141 um.
#Total wire length on LAYER M7 = 683 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 177395 ( 69.2%)
#Total number of single cut vias = 78992 ( 30.8%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             77320 ( 63.0%)     45373 ( 37.0%)     122693
# M2              1549 (  1.5%)     98447 ( 98.5%)      99996
# M3               111 (  0.4%)     26910 ( 99.6%)      27021
# M4                 7 (  0.1%)      5212 ( 99.9%)       5219
# M5                 0 (  0.0%)      1276 (100.0%)       1276
# M6                 3 (  2.7%)       107 ( 97.3%)        110
# M7                 2 (  2.8%)        70 ( 97.2%)         72
#-----------------------------------------------------------
#                78992 ( 30.8%)    177395 ( 69.2%)     256387 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:03, memory = 3774.53 (MB), peak = 3958.65 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 18:34:29 2023
#
#
#Start Post Route Wire Spread.
#Done with 6285 horizontal wires in 3 hboxes and 5521 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 698117 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2541 um.
#Total wire length on LAYER M2 = 189153 um.
#Total wire length on LAYER M3 = 258301 um.
#Total wire length on LAYER M4 = 174701 um.
#Total wire length on LAYER M5 = 51423 um.
#Total wire length on LAYER M6 = 20209 um.
#Total wire length on LAYER M7 = 688 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 177395 ( 69.2%)
#Total number of single cut vias = 78992 ( 30.8%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             77320 ( 63.0%)     45373 ( 37.0%)     122693
# M2              1549 (  1.5%)     98447 ( 98.5%)      99996
# M3               111 (  0.4%)     26910 ( 99.6%)      27021
# M4                 7 (  0.1%)      5212 ( 99.9%)       5219
# M5                 0 (  0.0%)      1276 (100.0%)       1276
# M6                 3 (  2.7%)       107 ( 97.3%)        110
# M7                 2 (  2.8%)        70 ( 97.2%)         72
#-----------------------------------------------------------
#                78992 ( 30.8%)    177395 ( 69.2%)     256387 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:03, memory = 3816.33 (MB), peak = 3958.65 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:09, memory = 3523.21 (MB), peak = 3958.65 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 698117 um.
#Total half perimeter of net bounding box = 627098 um.
#Total wire length on LAYER M1 = 2541 um.
#Total wire length on LAYER M2 = 189153 um.
#Total wire length on LAYER M3 = 258301 um.
#Total wire length on LAYER M4 = 174701 um.
#Total wire length on LAYER M5 = 51423 um.
#Total wire length on LAYER M6 = 20209 um.
#Total wire length on LAYER M7 = 688 um.
#Total wire length on LAYER M8 = 1102 um.
#Total number of vias = 256387
#Total number of multi-cut vias = 177395 ( 69.2%)
#Total number of single cut vias = 78992 ( 30.8%)
#Up-Via Summary (total 256387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             77320 ( 63.0%)     45373 ( 37.0%)     122693
# M2              1549 (  1.5%)     98447 ( 98.5%)      99996
# M3               111 (  0.4%)     26910 ( 99.6%)      27021
# M4                 7 (  0.1%)      5212 ( 99.9%)       5219
# M5                 0 (  0.0%)      1276 (100.0%)       1276
# M6                 3 (  2.7%)       107 ( 97.3%)        110
# M7                 2 (  2.8%)        70 ( 97.2%)         72
#-----------------------------------------------------------
#                78992 ( 30.8%)    177395 ( 69.2%)     256387 
#
#detailRoute Statistics:
#Cpu time = 00:06:58
#Elapsed time = 00:01:03
#Increased memory = -18.69 (MB)
#Total memory = 3517.61 (MB)
#Peak memory = 3958.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:08:01
#Elapsed time = 00:01:54
#Increased memory = 50.98 (MB)
#Total memory = 3435.97 (MB)
#Peak memory = 3958.65 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:34:38 2023
#
% End globalDetailRoute (date=03/23 18:34:39, total cpu=0:08:01, real=0:01:55, peak res=3958.7M, current mem=3401.2M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:09:56, elapsed time = 00:02:20, memory = 3359.25 (MB), peak = 3958.65 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 18:34:39, total cpu=0:09:56, real=0:02:20, peak res=3958.7M, current mem=3359.2M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71613 and nets=39881 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4245.8M)
Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 4304.0M)
Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 4304.0M)
Extracted 30.0004% (CPU Time= 0:00:01.9  MEM= 4304.0M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 4304.0M)
Extracted 50.0006% (CPU Time= 0:00:03.1  MEM= 4308.0M)
Extracted 60.0005% (CPU Time= 0:00:04.1  MEM= 4308.0M)
Extracted 70.0005% (CPU Time= 0:00:04.4  MEM= 4308.0M)
Extracted 80.0004% (CPU Time= 0:00:04.6  MEM= 4308.0M)
Extracted 90.0004% (CPU Time= 0:00:05.1  MEM= 4308.0M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 4308.0M)
Number of Extracted Resistors     : 635613
Number of Extracted Ground Cap.   : 631751
Number of Extracted Coupling Cap. : 1058004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4292.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 4291.984M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3357.5M, totSessionCpu=2:26:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4290.64 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4336.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 4368.2M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT)
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 10%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 20%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 30%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 40%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 50%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 60%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 70%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 80%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 90%

Finished Levelizing
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT)

Starting Activity Propagation
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT)
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 10%
2023-Mar-23 18:34:55 (2023-Mar-24 01:34:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:34:56 (2023-Mar-24 01:34:56 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:10, mem = 3676.0M, totSessionCpu=2:26:52 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4574.5M, init mem=4574.5M)
*info: Placed = 71613          (Fixed = 459)
*info: Unplaced = 0           
Placement Density:95.96%(267952/279226)
Placement Density (including fixed std cells):95.96%(267952/279226)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4571.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 37927

Instance distribution across the VT partitions:

 LVT : inst = 9635 (25.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9635 (25.4%)

 HVT : inst = 28292 (74.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28292 (74.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71613 and nets=39881 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4565.5M)
Extracted 10.0005% (CPU Time= 0:00:01.5  MEM= 4639.8M)
Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 4639.8M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 4639.8M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 4639.8M)
Extracted 50.0006% (CPU Time= 0:00:03.1  MEM= 4643.8M)
Extracted 60.0005% (CPU Time= 0:00:04.1  MEM= 4643.8M)
Extracted 70.0005% (CPU Time= 0:00:04.4  MEM= 4643.8M)
Extracted 80.0004% (CPU Time= 0:00:04.7  MEM= 4643.8M)
Extracted 90.0004% (CPU Time= 0:00:05.3  MEM= 4643.8M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 4643.8M)
Number of Extracted Resistors     : 635613
Number of Extracted Ground Cap.   : 631751
Number of Extracted Coupling Cap. : 1058004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4611.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:10.0  MEM: 4611.738M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40104. 
Total number of fetched objects 40104
End delay calculation. (MEM=308.465 CPU=0:00:06.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=225.387 CPU=0:00:07.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:03.0 totSessionCpu=0:00:50.8 mem=193.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.8 real=0:00:04.0 totSessionCpu=0:00:50.8 mem=193.4M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.3/0:00:05.0 (3.0), mem = 223.9M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4682.27)
Total number of fetched objects 40104
AAE_INFO-618: Total number of nets in the design is 39881,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5128.35 CPU=0:00:11.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5045.27 CPU=0:00:13.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5013.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5045.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4692.39)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40104. 
Total number of fetched objects 40104
AAE_INFO-618: Total number of nets in the design is 39881,  16.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4965.64 CPU=0:00:04.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4965.64 CPU=0:00:05.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:06.0 totSessionCpu=2:27:47 mem=4965.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=4965.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=4965.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4973.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4996.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.877  | -0.885  | -0.754  | -1.877  |
|           TNS (ns):| -71.069 | -33.827 | -2.523  | -34.719 |
|    Violating Paths:|   596   |   563   |    6    |   27    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.002%
       (95.962% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:16, real = 0:00:35, mem = 3932.2M, totSessionCpu=2:27:49 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       540 (unrouted=0, trialRouted=0, noStatus=0, routed=540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39341 (unrouted=119, trialRouted=0, noStatus=0, routed=39222, fixed=0, [crossesIlmBoundary=0, tooFewTerms=119, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 538 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 279226.440um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        485     [min=1, max=362, avg=64, sd=59, total=31139]
       0          1         41     [min=1, max=486, avg=80, sd=98, total=3285]
       0          2          2     [min=45, max=445, avg=245, sd=283, total=489]
       1          1         12     [min=50, max=276, avg=135, sd=76, total=1625]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=200, i=2, icg=334, nicg=2, l=0, total=538
    cell areas       : b=1148.400um^2, i=15.840um^2, icg=2754.360um^2, nicg=13.680um^2, l=0.000um^2, total=3932.280um^2
    cell capacitance : b=0.638pF, i=0.035pF, icg=0.646pF, nicg=0.007pF, l=0.000pF, total=1.326pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.187pF, leaf=10.477pF, total=11.665pF
    wire lengths     : top=0.000um, trunk=8399.100um, leaf=69978.800um, total=78377.900um
    hp wire lengths  : top=0.000um, trunk=6758.800um, leaf=29290.900um, total=36049.700um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=53, worst=[0.025ns, 0.019ns, 0.019ns, 0.014ns, 0.014ns, 0.013ns, 0.013ns, 0.011ns, 0.011ns, 0.009ns, ...]} avg=0.006ns sd=0.006ns sum=0.297ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=175 avg=0.043ns sd=0.024ns min=0.004ns max=0.098ns {130 <= 0.063ns, 31 <= 0.084ns, 13 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=365 avg=0.092ns sd=0.013ns min=0.047ns max=0.130ns {7 <= 0.063ns, 93 <= 0.084ns, 90 <= 0.094ns, 53 <= 0.100ns, 69 <= 0.105ns} {32 <= 0.110ns, 12 <= 0.115ns, 8 <= 0.126ns, 1 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 45 BUFFD12: 7 CKBD12: 35 CKBD8: 19 CKBD6: 10 BUFFD4: 6 CKBD4: 7 CKBD3: 11 CKBD2: 24 BUFFD1: 6 CKBD1: 7 BUFFD0: 1 CKBD0: 18 
     Invs: INVD16: 2 
     ICGs: CKLNQD16: 8 CKLNQD12: 8 CKLNQD8: 77 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 48 CKLNQD2: 90 CKLNQD1: 76 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.354, max=2.234, avg=0.431, sd=0.200], skew [1.880 vs 0.057*], 89.7% {0.360, 0.417} (wid=0.033 ws=0.028) (gid=2.208 gs=1.865)
    skew_group clk2/CON: insertion delay [min=0.309, max=0.470, avg=0.371, sd=0.031], skew [0.161 vs 0.057*], 71.1% {0.331, 0.388} (wid=0.023 ws=0.019) (gid=0.457 gs=0.166)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ..Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  .20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 540, tested: 540, violation detected: 53, violation ignored (due to small violation): 0, cannot run: 0, attempted: 53, unsuccessful: 0, sized: 44
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              53 [100.0%]          44 (83.0%)           0            0                   44 (83.0%)           9 (17.0%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             53 [100.0%]          44 (83.0%)           0            0                   44 (83.0%)           9 (17.0%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 44, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 52.200um^2 (1.327%)
  Max. move: 1.400um(core1_inst/mac_array_instance/col_idx_7__mac_col_inst/clk_gate_key_q_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f09120f4788, uid:A75759, a CKLNQD6 at (244.000,159.400) in powerdomain auto-default in usermodule module core1_inst/mac_array_instance/col_idx_7__mac_col_inst/clk_gate_key_q_reg in clock tree clk1} and 12 others), Min. move: 0.000um, Avg. move: 0.102um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=200, i=2, icg=334, nicg=2, l=0, total=538
    cell areas       : b=1152.720um^2, i=15.840um^2, icg=2802.240um^2, nicg=13.680um^2, l=0.000um^2, total=3984.480um^2
    cell capacitance : b=0.641pF, i=0.035pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.330pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.187pF, leaf=10.477pF, total=11.665pF
    wire lengths     : top=0.000um, trunk=8399.100um, leaf=69978.800um, total=78377.900um
    hp wire lengths  : top=0.000um, trunk=6760.200um, leaf=29290.500um, total=36050.700um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=9, worst=[0.014ns, 0.009ns, 0.008ns, 0.006ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.005ns sd=0.005ns sum=0.042ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=175 avg=0.043ns sd=0.024ns min=0.004ns max=0.098ns {130 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=365 avg=0.089ns sd=0.012ns min=0.041ns max=0.119ns {9 <= 0.063ns, 112 <= 0.084ns, 98 <= 0.094ns, 67 <= 0.100ns, 70 <= 0.105ns} {5 <= 0.110ns, 3 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 46 BUFFD12: 7 CKBD12: 35 CKBD8: 18 CKBD6: 10 BUFFD4: 6 CKBD4: 7 CKBD3: 11 CKBD2: 24 BUFFD1: 6 CKBD1: 7 BUFFD0: 1 CKBD0: 18 
     Invs: INVD16: 2 
     ICGs: CKLNQD16: 8 CKLNQD12: 18 CKLNQD8: 81 CKLNQD6: 14 CKLNQD4: 1 CKLNQD3: 67 CKLNQD2: 70 CKLNQD1: 75 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.355, max=2.234, avg=0.431, sd=0.200], skew [1.880 vs 0.057*], 89.8% {0.360, 0.418} (wid=0.033 ws=0.028) (gid=2.208 gs=1.864)
    skew_group clk2/CON: insertion delay [min=0.309, max=0.470, avg=0.371, sd=0.031], skew [0.161 vs 0.057*], 69.5% {0.331, 0.388} (wid=0.023 ws=0.019) (gid=0.457 gs=0.166)
  Fixing DRVs done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 73 insts, 248 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=200, i=2, icg=334, nicg=2, l=0, total=538
    cell areas       : b=1152.720um^2, i=15.840um^2, icg=2802.240um^2, nicg=13.680um^2, l=0.000um^2, total=3984.480um^2
    cell capacitance : b=0.641pF, i=0.035pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.330pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.187pF, leaf=10.477pF, total=11.665pF
    wire lengths     : top=0.000um, trunk=8399.100um, leaf=69978.800um, total=78377.900um
    hp wire lengths  : top=0.000um, trunk=6760.200um, leaf=29290.500um, total=36050.700um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=9, worst=[0.014ns, 0.009ns, 0.008ns, 0.006ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.005ns sd=0.005ns sum=0.042ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=175 avg=0.043ns sd=0.024ns min=0.004ns max=0.098ns {130 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=365 avg=0.089ns sd=0.012ns min=0.041ns max=0.119ns {9 <= 0.063ns, 112 <= 0.084ns, 98 <= 0.094ns, 67 <= 0.100ns, 70 <= 0.105ns} {5 <= 0.110ns, 3 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 46 BUFFD12: 7 CKBD12: 35 CKBD8: 18 CKBD6: 10 BUFFD4: 6 CKBD4: 7 CKBD3: 11 CKBD2: 24 BUFFD1: 6 CKBD1: 7 BUFFD0: 1 CKBD0: 18 
     Invs: INVD16: 2 
     ICGs: CKLNQD16: 8 CKLNQD12: 18 CKLNQD8: 81 CKLNQD6: 14 CKLNQD4: 1 CKLNQD3: 67 CKLNQD2: 70 CKLNQD1: 75 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.355, max=2.234, avg=0.431, sd=0.200], skew [1.880 vs 0.057*], 89.8% {0.360, 0.418} (wid=0.033 ws=0.028) (gid=2.208 gs=1.864)
    skew_group clk2/CON: insertion delay [min=0.309, max=0.470, avg=0.371, sd=0.031], skew [0.161 vs 0.057*], 69.5% {0.331, 0.388} (wid=0.023 ws=0.019) (gid=0.457 gs=0.166)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       540 (unrouted=0, trialRouted=0, noStatus=0, routed=540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39341 (unrouted=119, trialRouted=0, noStatus=0, routed=39222, fixed=0, [crossesIlmBoundary=0, tooFewTerms=119, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:09.5 real=0:00:06.7)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4707.08M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 540 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:04.4/0:51:59.4 (2.8), mem = 4707.1M
(I,S,L,T): WC_VIEW: 45.8583, 29.4931, 1.84804, 77.1994
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.88|   -71.84|       0|       0|       0|  95.98|          |         |
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.88|   -71.84|       0|       0|       0|  95.98| 0:00:00.0|  5081.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 540 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=5081.9M) ***

(I,S,L,T): WC_VIEW: 45.8583, 29.4931, 1.84804, 77.1994
*** DrvOpt [finish] : cpu/real = 0:00:09.3/0:00:07.8 (1.2), totSession cpu/real = 2:28:13.7/0:52:07.2 (2.8), mem = 4872.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:41, real = 0:00:52, mem = 4097.9M, totSessionCpu=2:28:14 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 4772.47M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4772.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=4772.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4851.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4850.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=4772.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.877  | -0.884  | -0.754  | -1.877  |
|           TNS (ns):| -71.840 | -34.611 | -2.522  | -34.708 |
|    Violating Paths:|   618   |   585   |    6    |   27    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.021%
       (95.981% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4850.4M
**optDesign ... cpu = 0:01:42, real = 0:00:53, mem = 4087.8M, totSessionCpu=2:28:15 **
*** Timing NOT met, worst failing slack is -1.877
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 540 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:16.6/0:52:08.7 (2.8), mem = 4760.9M
(I,S,L,T): WC_VIEW: 45.8583, 29.4931, 1.84804, 77.1994
*info: 540 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.877 TNS Slack -71.840 Density 95.98
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.877|-34.708|
|reg2cgate |-0.754| -2.522|
|reg2reg   |-0.884|-34.610|
|HEPG      |-0.884|-37.132|
|All Paths |-1.877|-71.840|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.884|   -1.877| -37.132|  -71.840|    95.98%|   0:00:00.0| 4971.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.815|   -1.877| -36.570|  -71.277|    95.98%|   0:00:03.0| 5404.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.815|   -1.877| -36.474|  -71.182|    95.98%|   0:00:01.0| 5404.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.815|   -1.877| -36.411|  -71.119|    95.98%|   0:00:00.0| 5404.9M|        NA|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.752|   -1.877| -36.105|  -71.563|    95.98%|   0:00:05.0| 5435.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.752|   -1.877| -36.105|  -71.563|    95.98%|   0:00:00.0| 5435.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:09.0 mem=5435.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.725|   -1.877| -33.274|  -71.563|    95.98%|   0:00:00.0| 5435.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.725|   -1.877| -33.395|  -71.683|    95.98%|   0:00:00.0| 5435.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=5435.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.877|   -1.877| -35.458|  -71.683|    95.98%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.825|   -1.825| -34.935|  -71.161|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.803|   -1.803| -34.515|  -70.740|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.783|   -1.783| -34.376|  -70.602|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.772|   -1.772| -34.267|  -70.493|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -1.748|   -1.748| -34.084|  -70.310|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.732|   -1.732| -34.004|  -70.229|    95.99%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.704|   -1.704| -33.852|  -70.077|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -1.696|   -1.696| -33.811|  -70.036|    96.00%|   0:00:01.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.691|   -1.691| -33.794|  -70.020|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.688|   -1.688| -33.775|  -70.001|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.687|   -1.687| -33.764|  -69.990|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.683|   -1.683| -33.745|  -69.971|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -1.679|   -1.679| -33.730|  -69.955|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.677|   -1.677| -33.720|  -69.946|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.677|   -1.677| -33.707|  -69.933|    96.00%|   0:00:01.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -1.677|   -1.677| -33.685|  -69.910|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -1.677|   -1.677| -33.685|  -69.910|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:02.0 mem=5435.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.9 real=0:00:12.0 mem=5435.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.677|-33.685|
|reg2cgate |-0.752| -2.831|
|reg2reg   |-0.725|-33.395|
|HEPG      |-0.752|-36.225|
|All Paths |-1.677|-69.910|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.677 TNS Slack -69.910 Density 96.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 33 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.765|   -1.677| -36.267|  -70.049|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.765|   -1.677| -36.267|  -70.049|    96.00%|   0:00:01.0| 5435.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5435.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.725|   -1.677| -33.396|  -70.049|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.725|   -1.677| -33.396|  -70.049|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=5435.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.677|   -1.677| -33.782|  -70.049|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.677|   -1.677| -33.769|  -70.035|    96.00%|   0:00:00.0| 5435.4M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=5435.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=5435.4M) ***
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.677|-33.769|
|reg2cgate |-0.765| -2.871|
|reg2reg   |-0.725|-33.396|
|HEPG      |-0.765|-36.267|
|All Paths |-1.677|-70.035|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 549 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:22.0 real=0:00:14.0 mem=5435.4M) ***
(I,S,L,T): WC_VIEW: 45.8659, 29.495, 1.84933, 77.2102
*** SetupOpt [finish] : cpu/real = 0:00:33.4/0:00:25.3 (1.3), totSession cpu/real = 2:28:50.0/0:52:34.0 (2.8), mem = 5225.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:28:50 mem=5225.9M) ***
Move report: Detail placement moves 7051 insts, mean move: 0.65 um, max move: 10.60 um
	Max move on inst (FILLER__1_1103): (670.20, 17.20) --> (665.00, 11.80)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:02.0 MEM: 5205.9MB
Summary Report:
Instances move: 3398 (out of 37539 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 6.60 um (Instance: core1_inst/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U2) (109.6, 35.2) -> (110.8, 29.8)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKMUX2D1
Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 5205.9MB
*** Finished refinePlace (2:28:55 mem=5205.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 549 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:55.5/0:52:37.3 (2.8), mem = 4889.9M
(I,S,L,T): WC_VIEW: 45.8659, 29.495, 1.84933, 77.2102
*info: 549 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.677 TNS Slack -70.035 Density 96.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.677|-33.769|
|reg2cgate |-0.765| -2.871|
|reg2reg   |-0.725|-33.396|
|HEPG      |-0.765|-36.267|
|All Paths |-1.677|-70.035|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.765|   -1.677| -36.267|  -70.035|    96.01%|   0:00:00.0| 5101.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.765|   -1.677| -36.043|  -69.812|    96.01%|   0:00:01.0| 5450.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.765|   -1.677| -36.110|  -69.878|    96.02%|   0:00:00.0| 5450.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.765|   -1.677| -35.453|  -69.222|    96.02%|   0:00:04.0| 5484.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.765|   -1.677| -35.215|  -68.983|    96.02%|   0:00:01.0| 5484.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.765|   -1.677| -35.119|  -68.887|    96.02%|   0:00:00.0| 5484.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
|  -0.765|   -1.677| -35.059|  -68.828|    96.02%|   0:00:00.0| 5484.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
|  -0.765|   -1.677| -35.014|  -68.783|    96.02%|   0:00:00.0| 5484.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
|  -0.765|   -1.677| -35.001|  -68.770|    96.02%|   0:00:01.0| 5484.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.765|   -1.677| -33.523|  -67.292|    96.02%|   0:00:03.0| 5494.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
|  -0.765|   -1.677| -33.409|  -67.177|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.360|  -67.128|    96.02%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.350|  -67.119|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.333|  -67.102|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.274|  -67.043|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.261|  -67.029|    96.02%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.252|  -67.020|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.250|  -67.019|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.248|  -67.016|    96.02%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.211|  -66.979|    96.03%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.204|  -66.972|    96.03%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.199|  -66.967|    96.03%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.162|  -66.931|    96.03%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.765|   -1.677| -33.154|  -66.923|    96.03%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.153|  -66.921|    96.03%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.147|  -66.916|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.147|  -66.916|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.765|   -1.677| -33.133|  -66.901|    96.04%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.125|  -66.893|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.115|  -66.883|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.765|   -1.677| -33.084|  -66.853|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.074|  -66.843|    96.04%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -33.069|  -66.838|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.765|   -1.677| -32.989|  -66.758|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.765|   -1.677| -32.943|  -66.711|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.765|   -1.677| -32.862|  -66.631|    96.04%|   0:00:01.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -0.765|   -1.677| -32.049|  -65.818|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -31.615|  -65.384|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -31.613|  -65.381|    96.04%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -31.606|  -65.374|    96.05%|   0:00:00.0| 5513.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -31.603|  -65.371|    96.05%|   0:00:01.0| 5532.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -30.857|  -64.626|    96.05%|   0:00:00.0| 5532.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.765|   -1.677| -30.510|  -64.279|    96.06%|   0:00:01.0| 5532.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.765|   -1.677| -29.919|  -63.688|    96.06%|   0:00:00.0| 5532.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__3_/D               |
|  -0.765|   -1.677| -29.912|  -63.680|    96.06%|   0:00:00.0| 5532.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__3_/D               |
|  -0.765|   -1.677| -29.697|  -63.466|    96.06%|   0:00:00.0| 5532.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.765|   -1.677| -29.688|  -63.457|    96.06%|   0:00:00.0| 5532.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.765|   -1.677| -29.608|  -63.376|    96.07%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.765|   -1.677| -29.608|  -63.377|    96.07%|   0:00:01.0| 5540.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.0 real=0:00:20.0 mem=5540.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.677|   -1.677| -33.769|  -63.377|    96.07%|   0:00:00.0| 5540.5M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.677|   -1.677| -33.358|  -62.966|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.677|   -1.677| -33.339|  -62.947|    96.08%|   0:00:00.0| 5540.5M|        NA|       NA| NA                                                 |
|  -1.677|   -1.677| -33.339|  -62.947|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=5540.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.1 real=0:00:20.0 mem=5540.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.677|-33.339|
|reg2cgate |-0.765| -2.867|
|reg2reg   |-0.735|-26.741|
|HEPG      |-0.765|-29.608|
|All Paths |-1.677|-62.947|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.677 TNS Slack -62.947 Density 96.08
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 173 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.766|   -1.677| -29.637|  -62.989|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -0.766|   -1.677| -29.624|  -62.975|    96.08%|   0:00:01.0| 5540.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.766|   -1.677| -29.624|  -62.975|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.766|   -1.677| -29.623|  -62.974|    96.08%|   0:00:01.0| 5540.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.766|   -1.677| -29.617|  -62.968|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.766|   -1.677| -29.608|  -62.959|    96.08%|   0:00:01.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.766|   -1.677| -29.606|  -62.957|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.766|   -1.677| -29.600|  -62.951|    96.08%|   0:00:01.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.766|   -1.677| -29.599|  -62.950|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.766|   -1.677| -29.599|  -62.950|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.766|   -1.677| -29.591|  -62.942|    96.08%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__4_/D               |
|  -0.766|   -1.677| -29.495|  -62.846|    96.09%|   0:00:01.0| 5540.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.766|   -1.677| -29.489|  -62.840|    96.09%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.766|   -1.677| -29.482|  -62.833|    96.09%|   0:00:00.0| 5540.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.766|   -1.677| -29.482|  -62.833|    96.09%|   0:00:00.0| 5540.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:05.0 mem=5540.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.677|   -1.677| -33.351|  -62.833|    96.09%|   0:00:00.0| 5540.5M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.677|   -1.677| -33.351|  -62.833|    96.09%|   0:00:00.0| 5540.5M|   WC_VIEW|  default| psum_norm_1[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5540.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:05.0 mem=5540.5M) ***
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.677|-33.351|
|reg2cgate |-0.766| -2.886|
|reg2reg   |-0.737|-26.595|
|HEPG      |-0.766|-29.482|
|All Paths |-1.677|-62.833|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 555 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:57.6 real=0:00:27.0 mem=5540.5M) ***
(I,S,L,T): WC_VIEW: 45.9769, 29.5794, 1.85427, 77.4106
*** SetupOpt [finish] : cpu/real = 0:01:08.4/0:00:37.7 (1.8), totSession cpu/real = 2:30:04.0/0:53:15.0 (2.8), mem = 5331.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:30:04 mem=5331.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5331.0MB
Summary Report:
Instances move: 0 (out of 37559 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5331.0MB
*** Finished refinePlace (2:30:07 mem=5331.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:03:35, real = 0:02:02, mem = 4166.4M, totSessionCpu=2:30:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=4919.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4919.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4998.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4997.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.677  | -0.737  | -0.766  | -1.677  |
|           TNS (ns):| -62.834 | -26.596 | -2.886  | -33.351 |
|    Violating Paths:|   471   |   443   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.131%
       (96.091% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4997.0M
Info: 555 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4212.15MB/6276.69MB/4538.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4212.15MB/6276.69MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4212.15MB/6276.69MB/4538.89MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT)
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 10%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 20%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 30%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 40%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 50%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 60%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 70%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 80%
2023-Mar-23 18:36:52 (2023-Mar-24 01:36:52 GMT): 90%

Finished Levelizing
2023-Mar-23 18:36:53 (2023-Mar-24 01:36:53 GMT)

Starting Activity Propagation
2023-Mar-23 18:36:53 (2023-Mar-24 01:36:53 GMT)
2023-Mar-23 18:36:53 (2023-Mar-24 01:36:53 GMT): 10%
2023-Mar-23 18:36:53 (2023-Mar-24 01:36:53 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:36:54 (2023-Mar-24 01:36:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4213.35MB/6276.69MB/4538.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:36:54 (2023-Mar-24 01:36:54 GMT)
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 10%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 20%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 30%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 40%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 50%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 60%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 70%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 80%
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT): 90%

Finished Calculating power
2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4217.66MB/6325.46MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4217.66MB/6325.46MB/4538.89MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=4217.66MB/6325.46MB/4538.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4217.66MB/6325.46MB/4538.89MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:36:55 (2023-Mar-24 01:36:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.47678989 	   57.7599%
Total Switching Power:      32.76888628 	   39.8664%
Total Leakage Power:         1.95109915 	    2.3737%
Total Power:                82.19677516
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.15       2.771      0.5801       26.51       32.25
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.783e-05
Physical-Only                          0           0      0.6467      0.6467      0.7868
Combinational                      21.57       26.82      0.6701       49.06       59.69
Clock (Combinational)              1.491       2.397     0.02595       3.915       4.763
Clock (Sequential)                 1.257      0.7838      0.0282       2.069       2.517
-----------------------------------------------------------------------------------------
Total                              47.48       32.77       1.951        82.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.48       32.77       1.951        82.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.13       1.371     0.02542       2.527       3.074
clk1                               1.618        1.81     0.02874       3.457       4.206
-----------------------------------------------------------------------------------------
Total                              2.748       3.181     0.05415       5.984        7.28
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/CTS_ccl_a_buf_00260 (CKBD16):           0.1251
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/intadd_0_U2 (FA1D4):        0.0002609
*                Total Cap:      2.14866e-10 F
*                Total instances in design: 71660
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 33686
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4244.23MB/6325.46MB/4538.89MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:30:15.9/0:53:23.5 (2.8), mem = 5238.4M
(I,S,L,T): WC_VIEW: 45.992, 29.5877, 1.85427, 77.4339
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.677  TNS Slack -62.833 Density 96.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.09%|        -|  -1.677| -62.833|   0:00:00.0| 5254.4M|
|    96.07%|       92|  -1.677| -62.825|   0:00:03.0| 5521.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.677  TNS Slack -62.825 Density 96.07
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 555 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:13.6) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 45.9545, 29.5464, 1.8534, 77.3543
*** PowerOpt [finish] : cpu/real = 0:00:14.0/0:00:06.1 (2.3), totSession cpu/real = 2:30:29.9/0:53:29.5 (2.8), mem = 5521.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:30:30 mem=5521.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 5530.8MB
Summary Report:
Instances move: 0 (out of 37559 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5530.8MB
*** Finished refinePlace (2:30:33 mem=5530.8M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:04:00, real = 0:02:17, mem = 4243.0M, totSessionCpu=2:30:34 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:00, mem=5485.76M, totSessionCpu=2:30:35).
**optDesign ... cpu = 0:04:02, real = 0:02:17, mem = 4243.5M, totSessionCpu=2:30:35 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4244.01MB/6765.49MB/4538.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4244.01MB/6765.49MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4244.01MB/6765.49MB/4538.89MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT)
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 10%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 20%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 30%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 40%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 50%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 60%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 70%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 80%
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT): 90%

Finished Levelizing
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT)

Starting Activity Propagation
2023-Mar-23 18:37:06 (2023-Mar-24 01:37:06 GMT)
2023-Mar-23 18:37:07 (2023-Mar-24 01:37:07 GMT): 10%
2023-Mar-23 18:37:07 (2023-Mar-24 01:37:07 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:37:08 (2023-Mar-24 01:37:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4245.15MB/6765.49MB/4538.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:37:08 (2023-Mar-24 01:37:08 GMT)
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 10%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 20%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 30%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 40%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 50%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 60%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 70%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 80%
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT): 90%

Finished Calculating power
2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4247.32MB/6835.50MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4247.32MB/6835.50MB/4538.89MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=4247.32MB/6835.50MB/4538.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4247.32MB/6835.50MB/4538.89MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:37:09 (2023-Mar-24 01:37:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.44110583 	   57.7713%
Total Switching Power:      32.72764238 	   39.8540%
Total Leakage Power:         1.95001849 	    2.3746%
Total Power:                82.11876655
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.15       2.771      0.5801       26.51       32.28
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.787e-05
Physical-Only                          0           0      0.6467      0.6467      0.7876
Combinational                      21.54       26.78       0.669       48.98       59.65
Clock (Combinational)              1.491       2.397     0.02595       3.915       4.767
Clock (Sequential)                 1.257      0.7838      0.0282       2.069        2.52
-----------------------------------------------------------------------------------------
Total                              47.44       32.73        1.95       82.12         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.44       32.73        1.95       82.12         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.13       1.371     0.02542       2.527       3.077
clk1                               1.618        1.81     0.02874       3.457        4.21
-----------------------------------------------------------------------------------------
Total                              2.748       3.181     0.05415       5.984       7.287
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/CTS_ccl_a_buf_00260 (CKBD16):           0.1251
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/intadd_0_U2 (FA1D4):        0.0002609
*                Total Cap:      2.14733e-10 F
*                Total instances in design: 71660
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 33686
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4293.77MB/6888.00MB/4538.89MB)

** Power Reclaim End WNS Slack -1.677  TNS Slack -62.825 
End: Power Optimization (cpu=0:00:25, real=0:00:14, mem=5032.80M, totSessionCpu=2:30:41).
**optDesign ... cpu = 0:04:08, real = 0:02:22, mem = 4165.0M, totSessionCpu=2:30:41 **
**ERROR: (IMPOPT-310):	Design density (96.07%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:30:43 mem=5036.3M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=28.3945 CPU=0:00:11.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=28.3945 CPU=0:00:12.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 28.4M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40151. 
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.6 real=0:00:06.0 totSessionCpu=0:01:16 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:25.1 real=0:00:07.0 totSessionCpu=0:01:16 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/coe_eosdata_yLgQ4t/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [44340 node(s), 57162 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.6 real=0:00:09.0 totSessionCpu=0:01:20 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:28.6/0:00:09.3 (3.1), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:26.2 real=0:00:09.0 totSessionCpu=2:31:09 mem=5036.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5036.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5146.2M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/coe_eosdata_yLgQ4t/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5146.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5146.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5144.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.677  | -0.737  | -0.766  | -1.677  |
|           TNS (ns):| -62.826 | -26.588 | -2.886  | -33.351 |
|    Violating Paths:|   471   |   443   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.567  | -0.567  |  0.053  |  0.000  |
|           TNS (ns):| -29.287 | -29.287 |  0.000  |  0.000  |
|    Violating Paths:|   160   |   160   |    0    |    0    |
|          All Paths:|  8473   |  8255   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.114%
       (96.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:38, real = 0:02:35, mem = 4169.9M, totSessionCpu=2:31:12 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:31:11.6/0:53:50.2 (2.8), mem = 5031.8M
(I,S,L,T): WC_VIEW: 45.9545, 29.5464, 1.8534, 77.3543
*info: Run optDesign holdfix with 8 threads.
Info: 555 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:31.2 real=0:00:13.0 totSessionCpu=2:31:14 mem=5250.7M density=96.074% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5250.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=5250.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5315.2M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5667
      TNS :     -29.2856
      #VP :          160
  Density :      96.074%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:32.8 real=0:00:14.0 totSessionCpu=2:31:16 mem=5315.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5667
      TNS :     -29.2856
      #VP :          160
  Density :      96.074%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:33.0 real=0:00:15.0 totSessionCpu=2:31:16 mem=5315.2M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5315.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=5315.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5345.7M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13368 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:34.3 real=0:00:15.0 totSessionCpu=2:31:17 mem=5345.7M density=96.074% ***


*** Finish Post Route Hold Fixing (cpu=0:00:34.3 real=0:00:15.0 totSessionCpu=2:31:17 mem=5345.7M density=96.074%) ***
(I,S,L,T): WC_VIEW: 45.9545, 29.5464, 1.8534, 77.3543
*** HoldOpt [finish] : cpu/real = 0:00:05.9/0:00:04.7 (1.3), totSession cpu/real = 2:31:17.5/0:53:54.9 (2.8), mem = 5134.7M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:04:45, real = 0:02:40, mem = 4177.8M, totSessionCpu=2:31:18 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=5041.24M, totSessionCpu=2:31:20).
**optDesign ... cpu = 0:04:47, real = 0:02:41, mem = 4183.5M, totSessionCpu=2:31:20 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.766 ns

Start Layer Assignment ...
WNS(-0.766ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 18 cadidates out of 39928.
Total Assign Layers on 0 Nets (cpu 0:00:00.5).
GigaOpt: setting up router preferences
        design wns: -0.7659
        slack threshold: 0.6841
GigaOpt: 10 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1181 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.677 ns

Start Layer Assignment ...
WNS(-1.677ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 18 cadidates out of 39928.
Total Assign Layers on 0 Nets (cpu 0:00:00.6).
GigaOpt: setting up router preferences
        design wns: -1.6773
        slack threshold: -0.2273
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1181 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5134.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5134.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5134.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5134.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.677  | -0.737  | -0.766  | -1.677  |
|           TNS (ns):| -62.826 | -26.588 | -2.886  | -33.351 |
|    Violating Paths:|   471   |   443   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.010   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.114%
       (96.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5134.2M
**optDesign ... cpu = 0:04:51, real = 0:02:44, mem = 4110.1M, totSessionCpu=2:31:24 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 256
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 256

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 18:37:32 2023
#
#num needed restored net=0
#need_extraction net=0 (total=39928)
#Processed 13765 dirty instances, 358 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(7071 insts marked dirty, reset pre-exisiting dirty flag on 7527 insts, 7668 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:37:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 39922 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4009.53 (MB), peak = 4538.89 (MB)
#Merging special wires: starts on Thu Mar 23 18:37:37 2023 with memory = 4009.84 (MB), peak = 4538.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.4 GB --0.96 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 302.32000 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 298.52000 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 267.27500 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 263.47500 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 259.67500 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 250.32000 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.67500 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.87500 194.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 296.32000 190.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 236.67500 190.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.32000 190.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 299.27500 189.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 264.47500 189.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 237.87500 189.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 234.07500 189.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.72000 189.09000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 293.12000 187.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 291.52000 181.89000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 287.72000 181.89000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 259.47500 181.89000 ) on M1 for NET core1_inst/mac_array_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#7646 routed nets are extracted.
#    7068 (17.70%) extracted nets are partially routed.
#32143 routed net(s) are imported.
#20 (0.05%) nets are without wires.
#119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 39928.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 18:37:38 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 14.49 (MB)
#Total memory = 4013.21 (MB)
#Peak memory = 4538.89 (MB)
#
#
#Start global routing on Thu Mar 23 18:37:38 2023
#
#
#Start global routing initialization on Thu Mar 23 18:37:38 2023
#
#Number of eco nets is 7086
#
#Start global routing data preparation on Thu Mar 23 18:37:38 2023
#
#Start routing resource analysis on Thu Mar 23 18:37:38 2023
#
#Routing resource analysis is done on Thu Mar 23 18:37:39 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.34%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  574 nets (1.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:37:39 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4020.77 (MB), peak = 4538.89 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 18:37:39 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4022.30 (MB), peak = 4538.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4054.10 (MB), peak = 4538.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4108.03 (MB), peak = 4538.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4108.03 (MB), peak = 4538.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 119 (skipped).
#Total number of routable nets = 39809.
#Total number of nets in the design = 39928.
#
#7106 routable nets have only global wires.
#32703 routable nets have only detail routed wires.
#280 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#322 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                269           11                11            6826  
#-------------------------------------------------------------------------------
#        Total                269           11                11            6826  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                574           28                28           39207  
#-------------------------------------------------------------------------------
#        Total                574           28                28           39207  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2           12(0.04%)   (0.04%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     12(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 698716 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2494 um.
#Total wire length on LAYER M2 = 188058 um.
#Total wire length on LAYER M3 = 259826 um.
#Total wire length on LAYER M4 = 174874 um.
#Total wire length on LAYER M5 = 51425 um.
#Total wire length on LAYER M6 = 20207 um.
#Total wire length on LAYER M7 = 712 um.
#Total wire length on LAYER M8 = 1120 um.
#Total number of vias = 254843
#Total number of multi-cut vias = 173940 ( 68.3%)
#Total number of single cut vias = 80903 ( 31.7%)
#Up-Via Summary (total 254843):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             77194 ( 63.7%)     44016 ( 36.3%)     121210
# M2              3432 (  3.4%)     96443 ( 96.6%)      99875
# M3               232 (  0.9%)     26822 ( 99.1%)      27054
# M4                16 (  0.3%)      5210 ( 99.7%)       5226
# M5                 9 (  0.7%)      1274 ( 99.3%)       1283
# M6                11 (  9.4%)       106 ( 90.6%)        117
# M7                 9 ( 11.5%)        69 ( 88.5%)         78
#-----------------------------------------------------------
#                80903 ( 31.7%)    173940 ( 68.3%)     254843 
#
#Total number of involved priority nets 256
#Maximum src to sink distance for priority net 339.6
#Average of max src_to_sink distance for priority net 69.8
#Average of ave src_to_sink distance for priority net 39.6
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:04
#Increased memory = 99.49 (MB)
#Total memory = 4112.93 (MB)
#Peak memory = 4538.89 (MB)
#
#Finished global routing on Thu Mar 23 18:37:42 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4050.69 (MB), peak = 4538.89 (MB)
#Start Track Assignment.
#Done with 1071 horizontal wires in 1 hboxes and 542 vertical wires in 2 hboxes.
#Done with 48 horizontal wires in 1 hboxes and 39 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 703107 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 3020 um.
#Total wire length on LAYER M2 = 189661 um.
#Total wire length on LAYER M3 = 262028 um.
#Total wire length on LAYER M4 = 174932 um.
#Total wire length on LAYER M5 = 51426 um.
#Total wire length on LAYER M6 = 20209 um.
#Total wire length on LAYER M7 = 712 um.
#Total wire length on LAYER M8 = 1120 um.
#Total number of vias = 254843
#Total number of multi-cut vias = 173940 ( 68.3%)
#Total number of single cut vias = 80903 ( 31.7%)
#Up-Via Summary (total 254843):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             77194 ( 63.7%)     44016 ( 36.3%)     121210
# M2              3432 (  3.4%)     96443 ( 96.6%)      99875
# M3               232 (  0.9%)     26822 ( 99.1%)      27054
# M4                16 (  0.3%)      5210 ( 99.7%)       5226
# M5                 9 (  0.7%)      1274 ( 99.3%)       1283
# M6                11 (  9.4%)       106 ( 90.6%)        117
# M7                 9 ( 11.5%)        69 ( 88.5%)         78
#-----------------------------------------------------------
#                80903 ( 31.7%)    173940 ( 68.3%)     254843 
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 4154.96 (MB), peak = 4538.89 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	136       30        4         3         173       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:13
#Increased memory = 157.17 (MB)
#Total memory = 4155.88 (MB)
#Peak memory = 4538.89 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.0% of the total area was rechecked for DRC, and 44.7% required routing.
#   number of violations = 579
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           29        2       48        0       18        0        6      103
#	M2           48       35      351        6        0       36        0      476
#	Totals       77       37      399        6       18       36        6      579
#7071 out of 71660 instances (9.9%) need to be verified(marked ipoed), dirty area = 9.7%.
#2.5% of the total area is being checked for drcs
#2.5% of the total area was checked
#   number of violations = 579
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           29        2       48        0       18        0        6      103
#	M2           48       35      351        6        0       36        0      476
#	Totals       77       37      399        6       18       36        6      579
#cpu time = 00:01:29, elapsed time = 00:00:12, memory = 4404.08 (MB), peak = 4538.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 168
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           25        1       40        3        0        0        4       73
#	M2           12        8       49        2        7       17        0       95
#	Totals       37        9       89        5        7       17        4      168
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 4467.95 (MB), peak = 4538.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 158
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           25        1       40        3        0        0        3       72
#	M2           13        7       44        0        5       17        0       86
#	Totals       38        8       84        3        5       17        3      158
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4470.45 (MB), peak = 4538.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short     Loop      Mar   Totals
#	M1            0        0        0        0
#	M2            3        1        1        5
#	M3            0        1        0        1
#	Totals        3        2        1        6
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 4469.38 (MB), peak = 4538.89 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4468.67 (MB), peak = 4538.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 700188 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186132 um.
#Total wire length on LAYER M3 = 260813 um.
#Total wire length on LAYER M4 = 177153 um.
#Total wire length on LAYER M5 = 51608 um.
#Total wire length on LAYER M6 = 20253 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263399
#Total number of multi-cut vias = 160352 ( 60.9%)
#Total number of single cut vias = 103047 ( 39.1%)
#Up-Via Summary (total 263399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82792 ( 67.4%)     40058 ( 32.6%)     122850
# M2             16366 ( 15.6%)     88291 ( 84.4%)     104657
# M3              3457 ( 11.9%)     25590 ( 88.1%)      29047
# M4               343 (  6.4%)      5015 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103047 ( 39.1%)    160352 ( 60.9%)     263399 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:58
#Elapsed time = 00:00:17
#Increased memory = -100.40 (MB)
#Total memory = 4055.48 (MB)
#Peak memory = 4538.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4058.57 (MB), peak = 4538.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 700188 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186132 um.
#Total wire length on LAYER M3 = 260813 um.
#Total wire length on LAYER M4 = 177153 um.
#Total wire length on LAYER M5 = 51608 um.
#Total wire length on LAYER M6 = 20253 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263399
#Total number of multi-cut vias = 160352 ( 60.9%)
#Total number of single cut vias = 103047 ( 39.1%)
#Up-Via Summary (total 263399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82792 ( 67.4%)     40058 ( 32.6%)     122850
# M2             16366 ( 15.6%)     88291 ( 84.4%)     104657
# M3              3457 ( 11.9%)     25590 ( 88.1%)      29047
# M4               343 (  6.4%)      5015 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103047 ( 39.1%)    160352 ( 60.9%)     263399 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 700188 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186132 um.
#Total wire length on LAYER M3 = 260813 um.
#Total wire length on LAYER M4 = 177153 um.
#Total wire length on LAYER M5 = 51608 um.
#Total wire length on LAYER M6 = 20253 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263399
#Total number of multi-cut vias = 160352 ( 60.9%)
#Total number of single cut vias = 103047 ( 39.1%)
#Up-Via Summary (total 263399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82792 ( 67.4%)     40058 ( 32.6%)     122850
# M2             16366 ( 15.6%)     88291 ( 84.4%)     104657
# M3              3457 ( 11.9%)     25590 ( 88.1%)      29047
# M4               343 (  6.4%)      5015 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103047 ( 39.1%)    160352 ( 60.9%)     263399 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 18:38:07 2023
#
#
#Start Post Route Wire Spread.
#Done with 1042 horizontal wires in 3 hboxes and 1054 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 700765 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186266 um.
#Total wire length on LAYER M3 = 261059 um.
#Total wire length on LAYER M4 = 177334 um.
#Total wire length on LAYER M5 = 51622 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263399
#Total number of multi-cut vias = 160352 ( 60.9%)
#Total number of single cut vias = 103047 ( 39.1%)
#Up-Via Summary (total 263399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82792 ( 67.4%)     40058 ( 32.6%)     122850
# M2             16366 ( 15.6%)     88291 ( 84.4%)     104657
# M3              3457 ( 11.9%)     25590 ( 88.1%)      29047
# M4               343 (  6.4%)      5015 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103047 ( 39.1%)    160352 ( 60.9%)     263399 
#
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:05, memory = 4137.67 (MB), peak = 4538.89 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 700765 um.
#Total half perimeter of net bounding box = 628318 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186266 um.
#Total wire length on LAYER M3 = 261059 um.
#Total wire length on LAYER M4 = 177334 um.
#Total wire length on LAYER M5 = 51622 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263399
#Total number of multi-cut vias = 160352 ( 60.9%)
#Total number of single cut vias = 103047 ( 39.1%)
#Up-Via Summary (total 263399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82792 ( 67.4%)     40058 ( 32.6%)     122850
# M2             16366 ( 15.6%)     88291 ( 84.4%)     104657
# M3              3457 ( 11.9%)     25590 ( 88.1%)      29047
# M4               343 (  6.4%)      5015 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103047 ( 39.1%)    160352 ( 60.9%)     263399 
#
#detailRoute Statistics:
#Cpu time = 00:02:13
#Elapsed time = 00:00:25
#Increased memory = -111.60 (MB)
#Total memory = 4044.28 (MB)
#Peak memory = 4538.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:36
#Elapsed time = 00:00:40
#Increased memory = -124.34 (MB)
#Total memory = 3985.80 (MB)
#Peak memory = 4538.89 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:38:12 2023
#
**optDesign ... cpu = 0:07:27, real = 0:03:24, mem = 3798.9M, totSessionCpu=2:34:00 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71660 and nets=39928 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4886.2M)
Extracted 10.0005% (CPU Time= 0:00:01.5  MEM= 4944.4M)
Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 4944.4M)
Extracted 30.0005% (CPU Time= 0:00:02.0  MEM= 4944.4M)
Extracted 40.0005% (CPU Time= 0:00:02.5  MEM= 4948.4M)
Extracted 50.0004% (CPU Time= 0:00:03.2  MEM= 4948.4M)
Extracted 60.0004% (CPU Time= 0:00:04.2  MEM= 4948.4M)
Extracted 70.0004% (CPU Time= 0:00:04.5  MEM= 4948.4M)
Extracted 80.0003% (CPU Time= 0:00:04.7  MEM= 4948.4M)
Extracted 90.0003% (CPU Time= 0:00:05.3  MEM= 4948.4M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 4948.4M)
Number of Extracted Resistors     : 653519
Number of Extracted Ground Cap.   : 646994
Number of Extracted Coupling Cap. : 1085436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4932.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.5  Real Time: 0:00:09.0  MEM: 4932.434M)
**optDesign ... cpu = 0:07:37, real = 0:03:33, mem = 3798.2M, totSessionCpu=2:34:10 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4832.47)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5206.55 CPU=0:00:11.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5206.55 CPU=0:00:13.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5174.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5206.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4850.67)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40151. 
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5123.92 CPU=0:00:04.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5123.92 CPU=0:00:05.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.1 real=0:00:08.0 totSessionCpu=2:34:39 mem=5123.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5123.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5123.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5131.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5154.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -62.970 | -27.100 | -2.776  | -33.095 |
|    Violating Paths:|   483   |   455   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.011   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.114%
       (96.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5154.4M
**optDesign ... cpu = 0:08:08, real = 0:03:42, mem = 4017.5M, totSessionCpu=2:34:41 **
**optDesign ... cpu = 0:08:08, real = 0:03:42, mem = 4017.5M, totSessionCpu=2:34:41 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.682
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 555 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:34:41.1/0:54:57.7 (2.8), mem = 4848.4M
(I,S,L,T): WC_VIEW: 45.9551, 29.5397, 1.8534, 77.3482
*info: 555 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.682 TNS Slack -62.971 Density 96.07
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.682|-33.095|
|reg2cgate |-0.749| -2.776|
|reg2reg   |-0.752|-27.100|
|HEPG      |-0.752|-29.875|
|All Paths |-1.682|-62.971|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.752|   -1.682| -29.875|  -62.971|    96.07%|   0:00:00.0| 5178.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.752|   -1.682| -29.875|  -62.971|    96.07%|   0:00:00.0| 5292.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.752|   -1.682| -29.875|  -62.971|    96.07%|   0:00:01.0| 5292.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__1_/D               |
|  -0.752|   -1.682| -29.875|  -62.971|    96.07%|   0:00:00.0| 5292.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:01.0 mem=5292.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:02.0 mem=5292.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.682|-33.095|
|reg2cgate |-0.749| -2.776|
|reg2reg   |-0.752|-27.100|
|HEPG      |-0.752|-29.875|
|All Paths |-1.682|-62.971|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.682|-33.095|
|reg2cgate |-0.749| -2.776|
|reg2reg   |-0.752|-27.100|
|HEPG      |-0.752|-29.875|
|All Paths |-1.682|-62.971|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 555 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.0 real=0:00:03.0 mem=5292.7M) ***
(I,S,L,T): WC_VIEW: 45.9551, 29.5397, 1.8534, 77.3482
*** SetupOpt [finish] : cpu/real = 0:00:14.5/0:00:12.7 (1.1), totSession cpu/real = 2:34:55.6/0:55:10.4 (2.8), mem = 5084.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:22, real = 0:03:55, mem = 4173.9M, totSessionCpu=2:34:56 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4897.23M, totSessionCpu=2:34:57).
**optDesign ... cpu = 0:08:24, real = 0:03:56, mem = 4173.1M, totSessionCpu=2:34:57 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4182.24MB/6147.08MB/4538.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4182.24MB/6147.08MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4182.24MB/6147.08MB/4538.89MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:38:45 (2023-Mar-24 01:38:45 GMT)
2023-Mar-23 18:38:45 (2023-Mar-24 01:38:45 GMT): 10%
2023-Mar-23 18:38:45 (2023-Mar-24 01:38:45 GMT): 20%
2023-Mar-23 18:38:45 (2023-Mar-24 01:38:45 GMT): 30%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 40%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 50%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 60%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 70%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 80%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 90%

Finished Levelizing
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT)

Starting Activity Propagation
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT)
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 10%
2023-Mar-23 18:38:46 (2023-Mar-24 01:38:46 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:38:47 (2023-Mar-24 01:38:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4182.50MB/6147.08MB/4538.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:38:47 (2023-Mar-24 01:38:47 GMT)
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 10%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 20%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 30%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 40%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 50%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 60%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 70%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 80%
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT): 90%

Finished Calculating power
2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4187.78MB/6227.11MB/4538.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4187.78MB/6227.11MB/4538.89MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4187.78MB/6227.11MB/4538.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4187.78MB/6227.11MB/4538.89MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 18:38:48 (2023-Mar-24 01:38:48 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.44083151 	   57.7848%
Total Switching Power:      32.70825261 	   39.8400%
Total Leakage Power:         1.95001849 	    2.3752%
Total Power:                82.09910246
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.15       2.768      0.5801        26.5       32.28
Macro                                  0           0           0           0           0
IO                                     0           0    3.11e-05    3.11e-05   3.788e-05
Physical-Only                          0           0      0.6467      0.6467      0.7878
Combinational                      21.54       26.77       0.669       48.98       59.66
Clock (Combinational)              1.491       2.387     0.02595       3.904       4.755
Clock (Sequential)                 1.257      0.7815      0.0282       2.067       2.517
-----------------------------------------------------------------------------------------
Total                              47.44       32.71        1.95        82.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      47.44       32.71        1.95        82.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.13       1.371     0.02542       2.527       3.078
clk1                               1.618       1.797     0.02874       3.444       4.195
-----------------------------------------------------------------------------------------
Total                              2.748       3.169     0.05415       5.971       7.273
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4232.22MB/6281.36MB/4538.89MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:08:32, real = 0:04:01, mem = 4172.8M, totSessionCpu=2:35:05 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:32, real = 0:04:01, mem = 4159.4M, totSessionCpu=2:35:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=4949.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4949.0M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=94.0117 CPU=0:00:10.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=94.0117 CPU=0:00:12.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 62.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 94.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40151. 
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=46.375 CPU=0:00:01.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=46.375 CPU=0:00:01.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:21.1 real=0:00:05.0 totSessionCpu=0:01:41 mem=46.4M)
** Profile ** Overall slacks :  cpu=0:00:21.5, mem=54.4M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:25.0/0:00:07.1 (3.5), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:23.7, mem=5036.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4959.4M
** Profile ** DRVs :  cpu=0:00:01.6, mem=4963.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -62.970 | -27.100 | -2.776  | -33.095 |
|    Violating Paths:|   483   |   455   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.565  | -0.565  |  0.053  |  0.000  |
|           TNS (ns):| -29.338 | -29.338 |  0.000  |  0.000  |
|    Violating Paths:|   160   |   160   |    0    |    0    |
|          All Paths:|  8473   |  8255   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.011   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.114%
       (96.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4963.9M
**optDesign ... cpu = 0:08:58, real = 0:04:12, mem = 4144.3M, totSessionCpu=2:35:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4061.1M, totSessionCpu=2:35:32 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 18:39:04 (2023-Mar-24 01:39:04 GMT)
2023-Mar-23 18:39:05 (2023-Mar-24 01:39:05 GMT): 10%
2023-Mar-23 18:39:05 (2023-Mar-24 01:39:05 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:39:06 (2023-Mar-24 01:39:06 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:08, mem = 4396.2M, totSessionCpu=2:35:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5211.4M, init mem=5211.4M)
*info: Placed = 71660          (Fixed = 430)
*info: Unplaced = 0           
Placement Density:96.06%(268263/279255)
Placement Density (including fixed std cells):96.06%(268263/279255)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=5208.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 37974

Instance distribution across the VT partitions:

 LVT : inst = 9795 (25.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9795 (25.8%)

 HVT : inst = 28179 (74.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28179 (74.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71660 and nets=39928 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5199.4M)
Extracted 10.0005% (CPU Time= 0:00:01.5  MEM= 5273.6M)
Extracted 20.0005% (CPU Time= 0:00:01.8  MEM= 5273.6M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 5273.6M)
Extracted 40.0005% (CPU Time= 0:00:02.6  MEM= 5277.6M)
Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 5277.6M)
Extracted 60.0004% (CPU Time= 0:00:04.3  MEM= 5277.6M)
Extracted 70.0004% (CPU Time= 0:00:04.6  MEM= 5277.6M)
Extracted 80.0003% (CPU Time= 0:00:04.9  MEM= 5277.6M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 5277.6M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 5277.6M)
Number of Extracted Resistors     : 653519
Number of Extracted Ground Cap.   : 646994
Number of Extracted Coupling Cap. : 1085436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5245.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:09.0  MEM: 5245.613M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5161.89)
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5497.81 CPU=0:00:11.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5497.81 CPU=0:00:12.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5465.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5497.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5154.93)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40151. 
Total number of fetched objects 40151
AAE_INFO-618: Total number of nets in the design is 39928,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5428.18 CPU=0:00:04.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5428.18 CPU=0:00:04.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.8 real=0:00:06.0 totSessionCpu=2:36:25 mem=5428.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5428.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5428.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5436.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5458.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -62.970 | -27.100 | -2.776  | -33.095 |
|    Violating Paths:|   483   |   455   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.011   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.114%
       (96.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5458.7M
**optDesign ... cpu = 0:00:55, real = 0:00:27, mem = 4339.5M, totSessionCpu=2:36:27 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       555 (unrouted=0, trialRouted=0, noStatus=0, routed=555, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39373 (unrouted=119, trialRouted=0, noStatus=0, routed=39254, fixed=0, [crossesIlmBoundary=0, tooFewTerms=119, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 553 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 279226.440um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        500     [min=1, max=364, avg=63, sd=59, total=31305]
       0          1         41     [min=1, max=486, avg=80, sd=98, total=3287]
       0          2          2     [min=45, max=445, avg=245, sd=283, total=489]
       1          1         12     [min=50, max=276, avg=135, sd=76, total=1626]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=213, i=4, icg=334, nicg=2, l=0, total=553
    cell areas       : b=1179.000um^2, i=18.000um^2, icg=2802.240um^2, nicg=13.680um^2, l=0.000um^2, total=4012.920um^2
    cell capacitance : b=0.657pF, i=0.037pF, icg=0.648pF, nicg=0.007pF, l=0.000pF, total=1.349pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.208pF, leaf=10.440pF, total=11.648pF
    wire lengths     : top=0.000um, trunk=8569.750um, leaf=70288.175um, total=78857.925um
    hp wire lengths  : top=0.000um, trunk=6887.800um, leaf=29329.500um, total=36217.300um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=11, worst=[0.012ns, 0.008ns, 0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.004ns sd=0.004ns sum=0.043ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=186 avg=0.042ns sd=0.024ns min=0.004ns max=0.098ns {141 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=369 avg=0.089ns sd=0.013ns min=0.023ns max=0.117ns {14 <= 0.063ns, 113 <= 0.084ns, 99 <= 0.094ns, 63 <= 0.100ns, 69 <= 0.105ns} {7 <= 0.110ns, 3 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 46 BUFFD12: 7 CKBD12: 35 CKBD8: 18 CKBD6: 10 BUFFD4: 8 CKBD4: 7 CKBD3: 12 CKBD2: 28 BUFFD1: 9 CKBD1: 8 BUFFD0: 3 CKBD0: 18 
     Invs: INVD16: 2 CKND1: 2 
     ICGs: CKLNQD16: 8 CKLNQD12: 18 CKLNQD8: 81 CKLNQD6: 14 CKLNQD4: 1 CKLNQD3: 67 CKLNQD2: 70 CKLNQD1: 75 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.355, max=2.235, avg=0.433, sd=0.204], skew [1.880 vs 0.057*], 89.4% {0.361, 0.418} (wid=0.034 ws=0.029) (gid=2.209 gs=1.864)
    skew_group clk2/CON: insertion delay [min=0.312, max=0.470, avg=0.371, sd=0.031], skew [0.158 vs 0.057*], 69.3% {0.330, 0.387} (wid=0.023 ws=0.019) (gid=0.457 gs=0.164)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 555, tested: 555, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 3
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              11 [100.0%]           3 (27.3%)           0            0                    3 (27.3%)           8 (72.7%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             11 [100.0%]           3 (27.3%)           0            0                    3 (27.3%)           8 (72.7%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 4.320um^2 (0.108%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=213, i=4, icg=334, nicg=2, l=0, total=553
    cell areas       : b=1179.000um^2, i=18.000um^2, icg=2806.560um^2, nicg=13.680um^2, l=0.000um^2, total=4017.240um^2
    cell capacitance : b=0.657pF, i=0.037pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.350pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.208pF, leaf=10.440pF, total=11.648pF
    wire lengths     : top=0.000um, trunk=8569.750um, leaf=70288.175um, total=78857.925um
    hp wire lengths  : top=0.000um, trunk=6887.800um, leaf=29329.500um, total=36217.300um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=8, worst=[0.012ns, 0.008ns, 0.008ns, 0.005ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.004ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=186 avg=0.042ns sd=0.024ns min=0.004ns max=0.098ns {141 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=369 avg=0.088ns sd=0.013ns min=0.023ns max=0.117ns {14 <= 0.063ns, 115 <= 0.084ns, 100 <= 0.094ns, 63 <= 0.100ns, 69 <= 0.105ns} {4 <= 0.110ns, 3 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 46 BUFFD12: 7 CKBD12: 35 CKBD8: 18 CKBD6: 10 BUFFD4: 8 CKBD4: 7 CKBD3: 12 CKBD2: 28 BUFFD1: 9 CKBD1: 8 BUFFD0: 3 CKBD0: 18 
     Invs: INVD16: 2 CKND1: 2 
     ICGs: CKLNQD16: 9 CKLNQD12: 17 CKLNQD8: 81 CKLNQD6: 14 CKLNQD4: 1 CKLNQD3: 69 CKLNQD2: 68 CKLNQD1: 75 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.355, max=2.235, avg=0.433, sd=0.204], skew [1.880 vs 0.057*], 89.5% {0.360, 0.417} (wid=0.034 ws=0.029) (gid=2.209 gs=1.864)
    skew_group clk2/CON: insertion delay [min=0.312, max=0.470, avg=0.371, sd=0.031], skew [0.158 vs 0.057*], 69.3% {0.330, 0.387} (wid=0.023 ws=0.019) (gid=0.457 gs=0.164)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 20 insts, 60 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=213, i=4, icg=334, nicg=2, l=0, total=553
    cell areas       : b=1179.000um^2, i=18.000um^2, icg=2806.560um^2, nicg=13.680um^2, l=0.000um^2, total=4017.240um^2
    cell capacitance : b=0.657pF, i=0.037pF, icg=0.649pF, nicg=0.007pF, l=0.000pF, total=1.350pF
    sink capacitance : count=10295, total=8.247pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.208pF, leaf=10.440pF, total=11.648pF
    wire lengths     : top=0.000um, trunk=8569.750um, leaf=70288.175um, total=78857.925um
    hp wire lengths  : top=0.000um, trunk=6887.800um, leaf=29329.500um, total=36217.300um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=8, worst=[0.012ns, 0.008ns, 0.008ns, 0.005ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.004ns sum=0.037ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=186 avg=0.042ns sd=0.024ns min=0.004ns max=0.098ns {141 <= 0.063ns, 31 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=369 avg=0.088ns sd=0.013ns min=0.023ns max=0.117ns {14 <= 0.063ns, 115 <= 0.084ns, 100 <= 0.094ns, 63 <= 0.100ns, 69 <= 0.105ns} {4 <= 0.110ns, 3 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 46 BUFFD12: 7 CKBD12: 35 CKBD8: 18 CKBD6: 10 BUFFD4: 8 CKBD4: 7 CKBD3: 12 CKBD2: 28 BUFFD1: 9 CKBD1: 8 BUFFD0: 3 CKBD0: 18 
     Invs: INVD16: 2 CKND1: 2 
     ICGs: CKLNQD16: 9 CKLNQD12: 17 CKLNQD8: 81 CKLNQD6: 14 CKLNQD4: 1 CKLNQD3: 69 CKLNQD2: 68 CKLNQD1: 75 
    NICGs: AN2D8: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.355, max=2.235, avg=0.433, sd=0.204], skew [1.880 vs 0.057*], 89.5% {0.360, 0.417} (wid=0.034 ws=0.029) (gid=2.209 gs=1.864)
    skew_group clk2/CON: insertion delay [min=0.312, max=0.470, avg=0.371, sd=0.031], skew [0.158 vs 0.057*], 69.3% {0.330, 0.387} (wid=0.023 ws=0.019) (gid=0.457 gs=0.164)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       555 (unrouted=0, trialRouted=0, noStatus=0, routed=555, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39373 (unrouted=119, trialRouted=0, noStatus=0, routed=39254, fixed=0, [crossesIlmBoundary=0, tooFewTerms=119, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.8 real=0:00:04.9)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5176.62M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 555 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:39.7/0:56:00.9 (2.8), mem = 5176.6M
(I,S,L,T): WC_VIEW: 45.9553, 29.5397, 1.8534, 77.3484
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -1.68|   -62.89|       0|       0|       0|  96.08|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.68|   -62.89|       2|       0|       0|  96.08| 0:00:01.0|  5769.5M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.68|   -62.89|       0|       0|       0|  96.08| 0:00:00.0|  5769.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 555 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:02.0 mem=5769.5M) ***

(I,S,L,T): WC_VIEW: 45.9553, 29.5397, 1.85343, 77.3484
*** DrvOpt [finish] : cpu/real = 0:00:09.3/0:00:07.8 (1.2), totSession cpu/real = 2:36:49.0/0:56:08.7 (2.8), mem = 5560.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:36:49 mem=5560.0M) ***
Move report: Detail placement moves 170 insts, mean move: 5.26 um, max move: 39.60 um
	Max move on inst (FILLER__4_3464): (297.60, 119.80) --> (333.60, 116.20)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5560.0MB
Summary Report:
Instances move: 26 (out of 37564 movable)
Instances flipped: 0
Mean displacement: 4.65 um
Max displacement: 10.60 um (Instance: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/intadd_43_U3) (273.6, 175.6) -> (282.4, 173.8)
	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5560.0MB
*** Finished refinePlace (2:36:52 mem=5560.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:21, real = 0:00:44, mem = 4500.8M, totSessionCpu=2:36:53 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 5234.01M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5234.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5234.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5313.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5312.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=5234.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.748  | -1.682  |
|           TNS (ns):| -62.886 | -27.032 | -2.773  | -33.082 |
|    Violating Paths:|   477   |   449   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.116%
       (96.076% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5312.0M
**optDesign ... cpu = 0:01:23, real = 0:00:44, mem = 4494.1M, totSessionCpu=2:36:54 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:24, real = 0:00:45, mem = 4466.7M, totSessionCpu=2:36:56 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5223.42M, totSessionCpu=2:36:57).
**optDesign ... cpu = 0:01:25, real = 0:00:46, mem = 4467.1M, totSessionCpu=2:36:57 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5223.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5223.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5302.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5302.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.748  | -1.682  |
|           TNS (ns):| -62.886 | -27.032 | -2.773  | -33.082 |
|    Violating Paths:|   477   |   449   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.116%
       (96.076% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5302.8M
**optDesign ... cpu = 0:01:27, real = 0:00:47, mem = 4460.8M, totSessionCpu=2:36:59 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 48
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 48

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 18:39:47 2023
#
#num needed restored net=0
#need_extraction net=0 (total=39930)
#Processed 119 dirty instances, 92 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(62 insts marked dirty, reset pre-exisiting dirty flag on 192 insts, 79 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:39:49 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 39924 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4433.69 (MB), peak = 4616.02 (MB)
#Merging special wires: starts on Thu Mar 23 18:39:51 2023 with memory = 4434.41 (MB), peak = 4616.02 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB --0.77 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 112.88500 192.70000 ) on M1 for NET core1_inst/kmem_instance/FE_PDN4068_net4186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 61.51500 203.50000 ) on M1 for NET core1_inst/qmem_instance/net4186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 626.78500 66.77000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_2__fifo_instance/net4324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 661.58500 41.57000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/net4324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 664.23500 40.00000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_1__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 62.08500 203.50000 ) on M1 for NET core1_inst/qmem_instance/FE_PDN4069_net4186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 282.49500 170.92000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 285.90500 169.48500 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 286.12000 163.90000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 290.80000 174.60000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 290.10000 174.52000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 285.30000 169.48500 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 290.40000 174.60000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 288.90000 174.70000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 287.90000 174.69000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 285.68000 169.48500 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 287.51000 174.69000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 282.20000 171.00000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A4 at ( 286.25500 169.30000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/n[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 284.34500 169.30000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/n270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#77 routed nets are extracted.
#    70 (0.18%) extracted nets are partially routed.
#39734 routed net(s) are imported.
#119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 39930.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 18:39:52 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.77 (MB)
#Total memory = 4434.94 (MB)
#Peak memory = 4616.02 (MB)
#
#
#Start global routing on Thu Mar 23 18:39:52 2023
#
#
#Start global routing initialization on Thu Mar 23 18:39:52 2023
#
#Number of eco nets is 76
#
#Start global routing data preparation on Thu Mar 23 18:39:52 2023
#
#Start routing resource analysis on Thu Mar 23 18:39:52 2023
#
#Routing resource analysis is done on Thu Mar 23 18:39:52 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.34%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  574 nets (1.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:39:52 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4442.19 (MB), peak = 4616.02 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 18:39:52 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4442.19 (MB), peak = 4616.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4442.87 (MB), peak = 4616.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4442.87 (MB), peak = 4616.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 119 (skipped).
#Total number of routable nets = 39811.
#Total number of nets in the design = 39930.
#
#76 routable nets have only global wires.
#39735 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#599 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              73  
#------------------------------------------------
#        Total                  3              73  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                574           28                28           39209  
#-------------------------------------------------------------------------------
#        Total                574           28                28           39209  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      1(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 701034 um.
#Total half perimeter of net bounding box = 628544 um.
#Total wire length on LAYER M1 = 2421 um.
#Total wire length on LAYER M2 = 186353 um.
#Total wire length on LAYER M3 = 261200 um.
#Total wire length on LAYER M4 = 177370 um.
#Total wire length on LAYER M5 = 51628 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263414
#Total number of multi-cut vias = 160297 ( 60.9%)
#Total number of single cut vias = 103117 ( 39.1%)
#Up-Via Summary (total 263414):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82816 ( 67.4%)     40033 ( 32.6%)     122849
# M2             16402 ( 15.7%)     88264 ( 84.3%)     104666
# M3              3466 ( 11.9%)     25588 ( 88.1%)      29054
# M4               344 (  6.4%)      5014 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103117 ( 39.1%)    160297 ( 60.9%)     263414 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 43.8
#Average of max src_to_sink distance for priority net 34.9
#Average of ave src_to_sink distance for priority net 25.1
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 13.89 (MB)
#Total memory = 4448.82 (MB)
#Peak memory = 4616.02 (MB)
#
#Finished global routing on Thu Mar 23 18:39:53 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4440.85 (MB), peak = 4616.02 (MB)
#Start Track Assignment.
#Done with 39 horizontal wires in 1 hboxes and 48 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 701161 um.
#Total half perimeter of net bounding box = 628544 um.
#Total wire length on LAYER M1 = 2436 um.
#Total wire length on LAYER M2 = 186405 um.
#Total wire length on LAYER M3 = 261257 um.
#Total wire length on LAYER M4 = 177371 um.
#Total wire length on LAYER M5 = 51629 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263414
#Total number of multi-cut vias = 160297 ( 60.9%)
#Total number of single cut vias = 103117 ( 39.1%)
#Up-Via Summary (total 263414):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82816 ( 67.4%)     40033 ( 32.6%)     122849
# M2             16402 ( 15.7%)     88264 ( 84.3%)     104666
# M3              3466 ( 11.9%)     25588 ( 88.1%)      29054
# M4               344 (  6.4%)      5014 ( 93.6%)       5358
# M5                70 (  5.4%)      1230 ( 94.6%)       1300
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103117 ( 39.1%)    160297 ( 60.9%)     263414 
#
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 4552.01 (MB), peak = 4616.02 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:09
#Increased memory = 128.62 (MB)
#Total memory = 4552.78 (MB)
#Peak memory = 4616.02 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 1.5% required routing.
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            1        4        1        0        6
#	M2            0        6        0        1        7
#	Totals        1       10        1        1       13
#62 out of 71662 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            1        4        1        0        6
#	M2            0        6        0        1        7
#	Totals        1       10        1        1       13
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4670.92 (MB), peak = 4670.93 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4681.49 (MB), peak = 4681.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 701046 um.
#Total half perimeter of net bounding box = 628544 um.
#Total wire length on LAYER M1 = 2420 um.
#Total wire length on LAYER M2 = 186336 um.
#Total wire length on LAYER M3 = 261210 um.
#Total wire length on LAYER M4 = 177394 um.
#Total wire length on LAYER M5 = 51623 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263494
#Total number of multi-cut vias = 160231 ( 60.8%)
#Total number of single cut vias = 103263 ( 39.2%)
#Up-Via Summary (total 263494):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82837 ( 67.4%)     40017 ( 32.6%)     122854
# M2             16492 ( 15.7%)     88223 ( 84.3%)     104715
# M3              3498 ( 12.0%)     25580 ( 88.0%)      29078
# M4               346 (  6.5%)      5013 ( 93.5%)       5359
# M5                71 (  5.5%)      1230 ( 94.5%)       1301
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103263 ( 39.2%)    160231 ( 60.8%)     263494 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = -98.82 (MB)
#Total memory = 4454.11 (MB)
#Peak memory = 4681.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4455.65 (MB), peak = 4681.49 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 701046 um.
#Total half perimeter of net bounding box = 628544 um.
#Total wire length on LAYER M1 = 2420 um.
#Total wire length on LAYER M2 = 186336 um.
#Total wire length on LAYER M3 = 261210 um.
#Total wire length on LAYER M4 = 177394 um.
#Total wire length on LAYER M5 = 51623 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263494
#Total number of multi-cut vias = 160231 ( 60.8%)
#Total number of single cut vias = 103263 ( 39.2%)
#Up-Via Summary (total 263494):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82837 ( 67.4%)     40017 ( 32.6%)     122854
# M2             16492 ( 15.7%)     88223 ( 84.3%)     104715
# M3              3498 ( 12.0%)     25580 ( 88.0%)      29078
# M4               346 (  6.5%)      5013 ( 93.5%)       5359
# M5                71 (  5.5%)      1230 ( 94.5%)       1301
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103263 ( 39.2%)    160231 ( 60.8%)     263494 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 574
#Total wire length = 701046 um.
#Total half perimeter of net bounding box = 628544 um.
#Total wire length on LAYER M1 = 2420 um.
#Total wire length on LAYER M2 = 186336 um.
#Total wire length on LAYER M3 = 261210 um.
#Total wire length on LAYER M4 = 177394 um.
#Total wire length on LAYER M5 = 51623 um.
#Total wire length on LAYER M6 = 20256 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263494
#Total number of multi-cut vias = 160231 ( 60.8%)
#Total number of single cut vias = 103263 ( 39.2%)
#Up-Via Summary (total 263494):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82837 ( 67.4%)     40017 ( 32.6%)     122854
# M2             16492 ( 15.7%)     88223 ( 84.3%)     104715
# M3              3498 ( 12.0%)     25580 ( 88.0%)      29078
# M4               346 (  6.5%)      5013 ( 93.5%)       5359
# M5                71 (  5.5%)      1230 ( 94.5%)       1301
# M6                12 ( 10.4%)       103 ( 89.6%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               103263 ( 39.2%)    160231 ( 60.8%)     263494 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:05
#Increased memory = -93.71 (MB)
#Total memory = 4459.22 (MB)
#Peak memory = 4681.49 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:17
#Increased memory = -55.95 (MB)
#Total memory = 4404.85 (MB)
#Peak memory = 4681.49 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:40:04 2023
#
**optDesign ... cpu = 0:01:59, real = 0:01:04, mem = 4230.2M, totSessionCpu=2:37:30 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71662 and nets=39930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5126.9M)
Extracted 10.0006% (CPU Time= 0:00:02.0  MEM= 5185.1M)
Extracted 20.0006% (CPU Time= 0:00:02.5  MEM= 5185.1M)
Extracted 30.0006% (CPU Time= 0:00:02.8  MEM= 5185.1M)
Extracted 40.0006% (CPU Time= 0:00:03.4  MEM= 5185.1M)
Extracted 50.0006% (CPU Time= 0:00:04.2  MEM= 5189.1M)
Extracted 60.0006% (CPU Time= 0:00:05.3  MEM= 5189.1M)
Extracted 70.0006% (CPU Time= 0:00:05.7  MEM= 5189.1M)
Extracted 80.0006% (CPU Time= 0:00:05.9  MEM= 5189.1M)
Extracted 90.0006% (CPU Time= 0:00:06.5  MEM= 5189.1M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 5189.1M)
Number of Extracted Resistors     : 652884
Number of Extracted Ground Cap.   : 646356
Number of Extracted Coupling Cap. : 1083492
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5173.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.0  Real Time: 0:00:10.0  MEM: 5173.082M)
**optDesign ... cpu = 0:02:10, real = 0:01:14, mem = 4223.6M, totSessionCpu=2:37:41 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5204.88)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 40153
AAE_INFO-618: Total number of nets in the design is 39930,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5540.8 CPU=0:00:11.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5540.8 CPU=0:00:13.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5508.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5540.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5225.92)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40153. 
Total number of fetched objects 40153
AAE_INFO-618: Total number of nets in the design is 39930,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5499.17 CPU=0:00:04.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5499.17 CPU=0:00:05.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.1 real=0:00:08.0 totSessionCpu=2:38:11 mem=5499.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5499.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5499.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5507.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5529.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -63.160 | -27.289 | -2.776  | -33.095 |
|    Violating Paths:|   481   |   453   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.116%
       (96.076% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5529.7M
**optDesign ... cpu = 0:02:41, real = 0:01:23, mem = 4453.4M, totSessionCpu=2:38:13 **
**optDesign ... cpu = 0:02:41, real = 0:01:23, mem = 4453.4M, totSessionCpu=2:38:13 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:01:24, mem = 4441.7M, totSessionCpu=2:38:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=5194.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5194.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5281.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5205.6M
** Profile ** DRVs :  cpu=0:00:01.8, mem=5226.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -63.160 | -27.289 | -2.776  | -33.095 |
|    Violating Paths:|   481   |   453   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.116%
       (96.076% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5226.1M
**optDesign ... cpu = 0:02:47, real = 0:01:27, mem = 4432.3M, totSessionCpu=2:38:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4348.6M, totSessionCpu=2:38:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT)
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 10%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 20%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 30%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 40%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 50%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 60%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 70%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 80%
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT): 90%

Finished Levelizing
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT)

Starting Activity Propagation
2023-Mar-23 18:40:32 (2023-Mar-24 01:40:32 GMT)
2023-Mar-23 18:40:33 (2023-Mar-24 01:40:33 GMT): 10%
2023-Mar-23 18:40:33 (2023-Mar-24 01:40:33 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:40:33 (2023-Mar-24 01:40:33 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 4693.8M, totSessionCpu=2:38:34 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5473.6M, init mem=5473.6M)
*info: Placed = 71662          (Fixed = 427)
*info: Unplaced = 0           
Placement Density:96.07%(268270/279255)
Placement Density (including fixed std cells):96.07%(268270/279255)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=5470.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 37976

Instance distribution across the VT partitions:

 LVT : inst = 9797 (25.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9797 (25.8%)

 HVT : inst = 28179 (74.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28179 (74.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71662 and nets=39930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5463.6M)
Extracted 10.0006% (CPU Time= 0:00:01.6  MEM= 5537.8M)
Extracted 20.0006% (CPU Time= 0:00:01.9  MEM= 5537.8M)
Extracted 30.0006% (CPU Time= 0:00:02.1  MEM= 5537.8M)
Extracted 40.0006% (CPU Time= 0:00:02.6  MEM= 5537.8M)
Extracted 50.0006% (CPU Time= 0:00:03.3  MEM= 5541.8M)
Extracted 60.0006% (CPU Time= 0:00:04.3  MEM= 5541.8M)
Extracted 70.0006% (CPU Time= 0:00:04.6  MEM= 5541.8M)
Extracted 80.0006% (CPU Time= 0:00:04.9  MEM= 5541.8M)
Extracted 90.0006% (CPU Time= 0:00:05.4  MEM= 5541.8M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 5541.8M)
Number of Extracted Resistors     : 652884
Number of Extracted Ground Cap.   : 646356
Number of Extracted Coupling Cap. : 1083492
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5509.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:09.0  MEM: 5509.824M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40153. 
Total number of fetched objects 40153
End delay calculation. (MEM=145.121 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=145.121 CPU=0:00:07.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:02.0 totSessionCpu=0:01:53 mem=113.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.4 real=0:00:03.0 totSessionCpu=0:01:53 mem=113.1M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:14.7/0:00:04.6 (3.2), mem = 143.6M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5490.1)
Total number of fetched objects 40153
AAE_INFO-618: Total number of nets in the design is 39930,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5826.02 CPU=0:00:11.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5826.02 CPU=0:00:12.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5794.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5826.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5470.14)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40153. 
Total number of fetched objects 40153
AAE_INFO-618: Total number of nets in the design is 39930,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5743.39 CPU=0:00:04.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5743.39 CPU=0:00:04.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:06.0 totSessionCpu=2:39:27 mem=5743.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=5743.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=5743.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5751.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5773.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.682  | -0.752  | -0.749  | -1.682  |
|           TNS (ns):| -63.160 | -27.289 | -2.776  | -33.095 |
|    Violating Paths:|   481   |   453   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.116%
       (96.076% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:00:32, mem = 4698.2M, totSessionCpu=2:39:29 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.682
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 555 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:39:32.7/0:57:28.1 (2.8), mem = 5439.4M
(I,S,L,T): WC_VIEW: 45.9557, 29.5469, 1.85343, 77.3561
*info: 555 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.682 TNS Slack -63.161 Density 96.08
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.682|-33.095|
|reg2cgate |-0.749| -2.776|
|reg2reg   |-0.752|-27.290|
|HEPG      |-0.752|-30.066|
|All Paths |-1.682|-63.161|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.752|   -1.682| -30.066|  -63.161|    96.08%|   0:00:00.0| 5801.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.744|   -1.682| -29.961|  -63.056|    96.07%|   0:00:00.0| 6083.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -1.684| -29.614|  -62.671|    96.08%|   0:00:05.0| 6185.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.712|   -1.684| -29.571|  -62.628|    96.08%|   0:00:00.0| 6185.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -1.684| -29.571|  -62.628|    96.08%|   0:00:02.0| 6212.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:07.0 mem=6212.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.700|   -1.684| -26.959|  -62.628|    96.08%|   0:00:00.0| 6212.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.697|   -1.684| -26.852|  -62.521|    96.10%|   0:00:03.0| 6212.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_13_/Q                      |
|  -0.697|   -1.684| -26.852|  -62.521|    96.10%|   0:00:00.0| 6212.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:03.0 mem=6212.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.1 real=0:00:10.0 mem=6212.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.684|-33.057|
|reg2cgate |-0.712| -2.612|
|reg2reg   |-0.697|-26.852|
|HEPG      |-0.712|-29.464|
|All Paths |-1.684|-62.521|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.684 TNS Slack -62.521 Density 96.10
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 42 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.684|-33.057|
|reg2cgate |-0.712| -2.612|
|reg2reg   |-0.697|-26.865|
|HEPG      |-0.712|-29.477|
|All Paths |-1.684|-62.534|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 559 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:25.3 real=0:00:11.0 mem=6212.2M) ***
(I,S,L,T): WC_VIEW: 45.9886, 29.5733, 1.8543, 77.4162
*** SetupOpt [finish] : cpu/real = 0:00:38.0/0:00:23.9 (1.6), totSession cpu/real = 2:40:10.7/0:57:52.0 (2.8), mem = 6002.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:40:11 mem=6002.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 6002.8MB
Summary Report:
Instances move: 0 (out of 37578 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 6002.8MB
*** Finished refinePlace (2:40:14 mem=6002.8M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 559 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:40:14.6/0:57:54.6 (2.8), mem = 5615.8M
(I,S,L,T): WC_VIEW: 45.9886, 29.5733, 1.8543, 77.4162
*info: 559 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.684 TNS Slack -62.534 Density 96.10
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.684|-33.057|
|reg2cgate |-0.712| -2.612|
|reg2reg   |-0.697|-26.865|
|HEPG      |-0.712|-29.477|
|All Paths |-1.684|-62.534|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -1.684| -29.477|  -62.534|    96.10%|   0:00:00.0| 5829.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.712|   -1.684| -29.477|  -62.534|    96.10%|   0:00:01.0| 6120.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.712|   -1.684| -29.455|  -62.512|    96.10%|   0:00:00.0| 6120.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -1.684| -29.455|  -62.512|    96.10%|   0:00:03.0| 6181.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -0.712|   -1.684| -29.454|  -62.510|    96.10%|   0:00:00.0| 6219.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.712|   -1.684| -29.452|  -62.508|    96.10%|   0:00:00.0| 6219.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.712|   -1.684| -29.449|  -62.506|    96.11%|   0:00:01.0| 6219.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.712|   -1.684| -29.444|  -62.501|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.712|   -1.684| -29.397|  -62.453|    96.11%|   0:00:01.0| 6238.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.712|   -1.684| -29.359|  -62.416|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.712|   -1.684| -29.337|  -62.394|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -1.684| -29.242|  -62.299|    96.11%|   0:00:03.0| 6238.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.712|   -1.684| -29.241|  -62.298|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.712|   -1.684| -29.192|  -62.249|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_state_reg/latch/E         |
|  -0.712|   -1.684| -29.189|  -62.246|    96.11%|   0:00:01.0| 6238.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.712|   -1.684| -29.185|  -62.241|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.712|   -1.684| -29.179|  -62.235|    96.11%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.712|   -1.684| -29.179|  -62.235|    96.11%|   0:00:01.0| 6238.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.712|   -1.684| -29.074|  -62.131|    96.12%|   0:00:00.0| 6238.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.712|   -1.684| -29.024|  -62.081|    96.12%|   0:00:00.0| 6257.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__9_/D               |
|  -0.712|   -1.684| -28.990|  -62.046|    96.12%|   0:00:01.0| 6257.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__5_/D               |
|  -0.712|   -1.684| -28.981|  -62.038|    96.12%|   0:00:00.0| 6257.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.712|   -1.684| -28.978|  -62.035|    96.12%|   0:00:00.0| 6257.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.712|   -1.684| -28.978|  -62.035|    96.12%|   0:00:00.0| 6257.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.7 real=0:00:12.0 mem=6257.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.7 real=0:00:12.0 mem=6257.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.684|-33.057|
|reg2cgate |-0.712| -2.612|
|reg2reg   |-0.697|-26.366|
|HEPG      |-0.712|-28.978|
|All Paths |-1.684|-62.035|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.684 TNS Slack -62.035 Density 96.12
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 34 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.684|-33.057|
|reg2cgate |-0.712| -2.612|
|reg2reg   |-0.697|-26.370|
|HEPG      |-0.712|-28.982|
|All Paths |-1.684|-62.039|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 559 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:25.6 real=0:00:13.0 mem=6257.8M) ***
(I,S,L,T): WC_VIEW: 46.012, 29.5984, 1.85494, 77.4653
*** SetupOpt [finish] : cpu/real = 0:00:36.5/0:00:23.6 (1.5), totSession cpu/real = 2:40:51.1/0:58:18.2 (2.8), mem = 6048.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:40:51 mem=6048.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 6048.4MB
Summary Report:
Instances move: 0 (out of 37583 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 6048.4MB
*** Finished refinePlace (2:40:55 mem=6048.4M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.712 ns

Start Layer Assignment ...
WNS(-0.712ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 18 cadidates out of 39949.
Total Assign Layers on 0 Nets (cpu 0:00:00.6).
GigaOpt: setting up router preferences
        design wns: -0.7123
        slack threshold: 0.7377
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1181 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.684 ns

Start Layer Assignment ...
WNS(-1.684ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 18 cadidates out of 39949.
Total Assign Layers on 0 Nets (cpu 0:00:00.6).
GigaOpt: setting up router preferences
        design wns: -1.6843
        slack threshold: -0.2343
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1181 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5726.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5726.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5726.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5726.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.684  | -0.697  | -0.712  | -1.684  |
|           TNS (ns):| -62.038 | -26.370 | -2.612  | -33.057 |
|    Violating Paths:|   467   |   439   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.156%
       (96.116% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5726.3M
**optDesign ... cpu = 0:02:40, real = 0:01:28, mem = 4821.9M, totSessionCpu=2:40:59 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 41
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 41

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 18:41:57 2023
#
#num needed restored net=0
#need_extraction net=0 (total=39949)
#Processed 175 dirty instances, 66 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(156 insts marked dirty, reset pre-exisiting dirty flag on 161 insts, 412 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 18:41:58 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 39943 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4722.01 (MB), peak = 5196.73 (MB)
#Merging special wires: starts on Thu Mar 23 18:42:01 2023 with memory = 4722.72 (MB), peak = 5196.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:5.1 GB --0.82 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 293.35500 280.91500 ) on M1 for NET normalizer_inst/FE_OFN12197_FE_DBTN88_sum_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 329.90000 313.19500 ) on M1 for NET normalizer_inst/FE_OFN12409_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 255.04000 277.30000 ) on M1 for NET normalizer_inst/FE_OFN12409_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 345.40000 111.80000 ) on M1 for NET normalizer_inst/FE_OFN68_sum_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 340.90000 113.71000 ) on M1 for NET normalizer_inst/FE_OCPN12531_sum_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 378.56000 91.90000 ) on M1 for NET normalizer_inst/net4032. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 273.13500 309.84000 ) on M1 for NET normalizer_inst/n1381. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 288.10000 305.99500 ) on M1 for NET normalizer_inst/FE_OFN12390_FE_DBTN90_n9905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 294.45000 286.30000 ) on M1 for NET normalizer_inst/FE_RN_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 486.90000 298.68500 ) on M1 for NET normalizer_inst/FE_OCPN12572_n12212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 366.30000 331.19500 ) on M1 for NET normalizer_inst/FE_OFN12464_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 306.90000 286.30000 ) on M1 for NET normalizer_inst/FE_RN_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 334.43000 163.60000 ) on M1 for NET normalizer_inst/n4001. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 415.70000 306.23000 ) on M1 for NET normalizer_inst/FE_RN_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 303.80000 324.20000 ) on M1 for NET normalizer_inst/n2671. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 451.80000 322.20000 ) on M1 for NET normalizer_inst/n2630. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 431.40000 317.00000 ) on M1 for NET normalizer_inst/n2012. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 379.60000 167.40000 ) on M1 for NET normalizer_inst/FE_RN_208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 467.50000 223.30000 ) on M1 for NET normalizer_inst/FE_RN_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 304.77000 237.70000 ) on M1 for NET normalizer_inst/FE_OFN324_sum_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#406 routed nets are extracted.
#    225 (0.56%) extracted nets are partially routed.
#39420 routed net(s) are imported.
#4 (0.01%) nets are without wires.
#119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 39949.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 18:42:01 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.88 (MB)
#Total memory = 4723.27 (MB)
#Peak memory = 5196.73 (MB)
#
#
#Start global routing on Thu Mar 23 18:42:01 2023
#
#
#Start global routing initialization on Thu Mar 23 18:42:01 2023
#
#Number of eco nets is 228
#
#Start global routing data preparation on Thu Mar 23 18:42:01 2023
#
#Start routing resource analysis on Thu Mar 23 18:42:01 2023
#
#Routing resource analysis is done on Thu Mar 23 18:42:02 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1882          80       33536    93.34%
#  M2             V        3763          84       33536     0.42%
#  M3             H        1962           0       33536     0.18%
#  M4             V        3273         574       33536     0.77%
#  M5             H        1962           0       33536     0.00%
#  M6             V        3847           0       33536     0.00%
#  M7             H         491           0       33536     0.00%
#  M8             V         962           0       33536     0.00%
#  --------------------------------------------------------------
#  Total                  18143       2.64%      268288    11.84%
#
#  578 nets (1.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 18:42:02 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4730.61 (MB), peak = 5196.73 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 18:42:02 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4730.61 (MB), peak = 5196.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4732.49 (MB), peak = 5196.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4732.50 (MB), peak = 5196.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 119 (skipped).
#Total number of routable nets = 39830.
#Total number of nets in the design = 39949.
#
#232 routable nets have only global wires.
#39598 routable nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#594 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  9            3                 3             220  
#-------------------------------------------------------------------------------
#        Total                  9            3                 3             220  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                578           28                28           39224  
#-------------------------------------------------------------------------------
#        Total                578           28                28           39224  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            6(0.02%)      2(0.01%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 578
#Total wire length = 701216 um.
#Total half perimeter of net bounding box = 628722 um.
#Total wire length on LAYER M1 = 2413 um.
#Total wire length on LAYER M2 = 186356 um.
#Total wire length on LAYER M3 = 261360 um.
#Total wire length on LAYER M4 = 177398 um.
#Total wire length on LAYER M5 = 51626 um.
#Total wire length on LAYER M6 = 20254 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1110 um.
#Total number of vias = 263553
#Total number of multi-cut vias = 160148 ( 60.8%)
#Total number of single cut vias = 103405 ( 39.2%)
#Up-Via Summary (total 263553):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82883 ( 67.5%)     39982 ( 32.5%)     122865
# M2             16561 ( 15.8%)     88185 ( 84.2%)     104746
# M3              3513 ( 12.1%)     25570 ( 87.9%)      29083
# M4               350 (  6.5%)      5013 ( 93.5%)       5363
# M5                75 (  5.7%)      1230 ( 94.3%)       1305
# M6                14 ( 12.0%)       103 ( 88.0%)        117
# M7                 9 ( 12.2%)        65 ( 87.8%)         74
#-----------------------------------------------------------
#               103405 ( 39.2%)    160148 ( 60.8%)     263553 
#
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 62.3
#Average of max src_to_sink distance for priority net 22.2
#Average of ave src_to_sink distance for priority net 19.8
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 15.18 (MB)
#Total memory = 4738.45 (MB)
#Peak memory = 5196.73 (MB)
#
#Finished global routing on Thu Mar 23 18:42:03 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4730.72 (MB), peak = 5196.73 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 1 hboxes and 29 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 578
#Total wire length = 701372 um.
#Total half perimeter of net bounding box = 628722 um.
#Total wire length on LAYER M1 = 2428 um.
#Total wire length on LAYER M2 = 186387 um.
#Total wire length on LAYER M3 = 261450 um.
#Total wire length on LAYER M4 = 177412 um.
#Total wire length on LAYER M5 = 51627 um.
#Total wire length on LAYER M6 = 20258 um.
#Total wire length on LAYER M7 = 700 um.
#Total wire length on LAYER M8 = 1110 um.
#Total number of vias = 263553
#Total number of multi-cut vias = 160148 ( 60.8%)
#Total number of single cut vias = 103405 ( 39.2%)
#Up-Via Summary (total 263553):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82883 ( 67.5%)     39982 ( 32.5%)     122865
# M2             16561 ( 15.8%)     88185 ( 84.2%)     104746
# M3              3513 ( 12.1%)     25570 ( 87.9%)      29083
# M4               350 (  6.5%)      5013 ( 93.5%)       5363
# M5                75 (  5.7%)      1230 ( 94.3%)       1305
# M6                14 ( 12.0%)       103 ( 88.0%)        117
# M7                 9 ( 12.2%)        65 ( 87.8%)         74
#-----------------------------------------------------------
#               103405 ( 39.2%)    160148 ( 60.8%)     263553 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 4841.52 (MB), peak = 5196.73 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M8        Total 
#	4         1         1         6         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:11
#Increased memory = 129.91 (MB)
#Total memory = 4842.29 (MB)
#Peak memory = 5196.73 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.8% of the total area was rechecked for DRC, and 7.7% required routing.
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            7        4        6        2        0       19
#	M2            6        6       16        0        1       29
#	Totals       13       10       22        2        1       48
#156 out of 71681 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            7        4        6        2        0       19
#	M2            6        6       16        0        1       29
#	Totals       13       10       22        2        1       48
#cpu time = 00:00:16, elapsed time = 00:00:03, memory = 5037.30 (MB), peak = 5196.73 (MB)
#start 1st optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        3        5
#	M2            1        1        1        3
#	Totals        2        2        4        8
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 5093.63 (MB), peak = 5196.73 (MB)
#start 2nd optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        3        5
#	M2            1        1        1        3
#	Totals        2        2        4        8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5094.23 (MB), peak = 5196.73 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5099.32 (MB), peak = 5196.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 578
#Total wire length = 701208 um.
#Total half perimeter of net bounding box = 628722 um.
#Total wire length on LAYER M1 = 2385 um.
#Total wire length on LAYER M2 = 186303 um.
#Total wire length on LAYER M3 = 261392 um.
#Total wire length on LAYER M4 = 177435 um.
#Total wire length on LAYER M5 = 51630 um.
#Total wire length on LAYER M6 = 20258 um.
#Total wire length on LAYER M7 = 699 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263809
#Total number of multi-cut vias = 159597 ( 60.5%)
#Total number of single cut vias = 104212 ( 39.5%)
#Up-Via Summary (total 263809):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             83121 ( 67.6%)     39778 ( 32.4%)     122899
# M2             16997 ( 16.2%)     87914 ( 83.8%)     104911
# M3              3624 ( 12.4%)     25515 ( 87.6%)      29139
# M4               371 (  6.9%)      4997 ( 93.1%)       5368
# M5                79 (  6.1%)      1226 ( 93.9%)       1305
# M6                13 ( 11.3%)       102 ( 88.7%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               104212 ( 39.5%)    159597 ( 60.5%)     263809 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:05
#Increased memory = -95.51 (MB)
#Total memory = 4746.93 (MB)
#Peak memory = 5196.73 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4748.48 (MB), peak = 5196.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 578
#Total wire length = 701208 um.
#Total half perimeter of net bounding box = 628722 um.
#Total wire length on LAYER M1 = 2385 um.
#Total wire length on LAYER M2 = 186303 um.
#Total wire length on LAYER M3 = 261392 um.
#Total wire length on LAYER M4 = 177435 um.
#Total wire length on LAYER M5 = 51630 um.
#Total wire length on LAYER M6 = 20258 um.
#Total wire length on LAYER M7 = 699 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263809
#Total number of multi-cut vias = 159597 ( 60.5%)
#Total number of single cut vias = 104212 ( 39.5%)
#Up-Via Summary (total 263809):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             83121 ( 67.6%)     39778 ( 32.4%)     122899
# M2             16997 ( 16.2%)     87914 ( 83.8%)     104911
# M3              3624 ( 12.4%)     25515 ( 87.6%)      29139
# M4               371 (  6.9%)      4997 ( 93.1%)       5368
# M5                79 (  6.1%)      1226 ( 93.9%)       1305
# M6                13 ( 11.3%)       102 ( 88.7%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               104212 ( 39.5%)    159597 ( 60.5%)     263809 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 578
#Total wire length = 701208 um.
#Total half perimeter of net bounding box = 628722 um.
#Total wire length on LAYER M1 = 2385 um.
#Total wire length on LAYER M2 = 186303 um.
#Total wire length on LAYER M3 = 261392 um.
#Total wire length on LAYER M4 = 177435 um.
#Total wire length on LAYER M5 = 51630 um.
#Total wire length on LAYER M6 = 20258 um.
#Total wire length on LAYER M7 = 699 um.
#Total wire length on LAYER M8 = 1107 um.
#Total number of vias = 263809
#Total number of multi-cut vias = 159597 ( 60.5%)
#Total number of single cut vias = 104212 ( 39.5%)
#Up-Via Summary (total 263809):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             83121 ( 67.6%)     39778 ( 32.4%)     122899
# M2             16997 ( 16.2%)     87914 ( 83.8%)     104911
# M3              3624 ( 12.4%)     25515 ( 87.6%)      29139
# M4               371 (  6.9%)      4997 ( 93.1%)       5368
# M5                79 (  6.1%)      1226 ( 93.9%)       1305
# M6                13 ( 11.3%)       102 ( 88.7%)        115
# M7                 7 (  9.7%)        65 ( 90.3%)         72
#-----------------------------------------------------------
#               104212 ( 39.5%)    159597 ( 60.5%)     263809 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:06
#Increased memory = -90.17 (MB)
#Total memory = 4752.27 (MB)
#Peak memory = 5196.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:20
#Increased memory = -133.80 (MB)
#Total memory = 4688.13 (MB)
#Peak memory = 5196.73 (MB)
#Number of warnings = 21
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 18:42:16 2023
#
**optDesign ... cpu = 0:03:27, real = 0:01:48, mem = 4516.1M, totSessionCpu=2:41:47 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71681 and nets=39949 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5481.5M)
Extracted 10.0004% (CPU Time= 0:00:01.6  MEM= 5539.7M)
Extracted 20.0006% (CPU Time= 0:00:01.9  MEM= 5539.7M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 5539.7M)
Extracted 40.0006% (CPU Time= 0:00:02.6  MEM= 5543.7M)
Extracted 50.0004% (CPU Time= 0:00:03.4  MEM= 5543.7M)
Extracted 60.0006% (CPU Time= 0:00:04.4  MEM= 5543.7M)
Extracted 70.0004% (CPU Time= 0:00:04.7  MEM= 5543.7M)
Extracted 80.0006% (CPU Time= 0:00:05.0  MEM= 5543.7M)
Extracted 90.0004% (CPU Time= 0:00:05.5  MEM= 5543.7M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 5543.7M)
Number of Extracted Resistors     : 653308
Number of Extracted Ground Cap.   : 646672
Number of Extracted Coupling Cap. : 1084224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5527.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.9  Real Time: 0:00:10.0  MEM: 5520.418M)
**optDesign ... cpu = 0:03:37, real = 0:01:58, mem = 4506.8M, totSessionCpu=2:41:56 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5553.47)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5927.55 CPU=0:00:11.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5927.55 CPU=0:00:13.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5895.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5927.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5572.67)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5845.92 CPU=0:00:04.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5845.92 CPU=0:00:05.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:07.0 totSessionCpu=2:42:25 mem=5845.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5845.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5845.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5853.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5876.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.679  | -0.698  | -0.716  | -1.679  |
|           TNS (ns):| -62.116 | -26.558 | -2.629  | -32.930 |
|    Violating Paths:|   469   |   441   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.156%
       (96.116% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5876.4M
**optDesign ... cpu = 0:04:08, real = 0:02:07, mem = 4740.8M, totSessionCpu=2:42:27 **
**optDesign ... cpu = 0:04:08, real = 0:02:07, mem = 4740.8M, totSessionCpu=2:42:27 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.679
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 559 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:42:27.2/0:59:02.1 (2.8), mem = 5572.4M
(I,S,L,T): WC_VIEW: 46.012, 29.5967, 1.85494, 77.4636
*info: 559 clock nets excluded
*info: 2 special nets excluded.
*info: 119 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.679 TNS Slack -62.117 Density 96.12
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.679|-32.930|
|reg2cgate |-0.716| -2.629|
|reg2reg   |-0.698|-26.559|
|HEPG      |-0.716|-29.187|
|All Paths |-1.679|-62.117|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.716|   -1.679| -29.187|  -62.117|    96.12%|   0:00:00.0| 5902.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -0.716|   -1.679| -29.187|  -62.117|    96.12%|   0:00:01.0| 6016.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.716|   -1.679| -29.187|  -62.117|    96.12%|   0:00:01.0| 6016.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.716|   -1.679| -29.187|  -62.117|    96.12%|   0:00:00.0| 6016.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:02.0 mem=6016.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:02.0 mem=6016.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.679|-32.930|
|reg2cgate |-0.716| -2.629|
|reg2reg   |-0.698|-26.559|
|HEPG      |-0.716|-29.187|
|All Paths |-1.679|-62.117|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.679|-32.930|
|reg2cgate |-0.716| -2.629|
|reg2reg   |-0.698|-26.559|
|HEPG      |-0.716|-29.187|
|All Paths |-1.679|-62.117|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 559 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.1 real=0:00:02.0 mem=6016.7M) ***
(I,S,L,T): WC_VIEW: 46.012, 29.5967, 1.85494, 77.4636
*** SetupOpt [finish] : cpu/real = 0:00:14.6/0:00:12.7 (1.1), totSession cpu/real = 2:42:41.8/0:59:14.9 (2.7), mem = 5808.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:22, real = 0:02:20, mem = 4896.0M, totSessionCpu=2:42:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5622.23M, totSessionCpu=2:42:43).
**optDesign ... cpu = 0:04:24, real = 0:02:20, mem = 4895.2M, totSessionCpu=2:42:43 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:27, real = 0:02:21, mem = 4880.7M, totSessionCpu=2:42:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=5591.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5591.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5702.7M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5603.7M
** Profile ** DRVs :  cpu=0:00:01.8, mem=5624.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.679  | -0.698  | -0.716  | -1.679  |
|           TNS (ns):| -62.116 | -26.558 | -2.629  | -32.930 |
|    Violating Paths:|   469   |   441   |    5    |   23    |
|          All Paths:|  10828  |  8255   |   218   |  2870   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.156%
       (96.116% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5624.2M
**optDesign ... cpu = 0:04:30, real = 0:02:25, mem = 4863.5M, totSessionCpu=2:42:49 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 18:42:53, mem=4782.1M)
% Begin Save ccopt configuration ... (date=03/23 18:42:53, mem=4782.1M)
% End Save ccopt configuration ... (date=03/23 18:42:53, total cpu=0:00:00.3, real=0:00:01.0, peak res=4782.3M, current mem=4782.3M)
% Begin Save netlist data ... (date=03/23 18:42:54, mem=4782.3M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 18:42:54, total cpu=0:00:00.2, real=0:00:00.0, peak res=4783.4M, current mem=4783.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 18:42:54, mem=4784.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 18:42:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=4784.3M, current mem=4784.3M)
Saving scheduling_file.cts.6730 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 18:42:54, mem=4791.8M)
% End Save clock tree data ... (date=03/23 18:42:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=4791.8M, current mem=4791.8M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
Saving property file route.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5630.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5622.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:00.0 mem=5606.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 18:42:57, mem=4792.1M)
% End Save power constraints data ... (date=03/23 18:42:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=4792.1M, current mem=4792.1M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/23 18:42:59, total cpu=0:00:05.1, real=0:00:06.0, peak res=4792.4M, current mem=4792.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5560.7) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 10
  Overlap     : 0
End Summary

  Verification Complete : 10 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:19.8  MEM: 570.5M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 18:43:03 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (769.4000, 392.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 18:43:05 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.2  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4945.00MB/6811.03MB/5163.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4945.00MB/6811.03MB/5163.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4945.00MB/6811.03MB/5163.41MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT)
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 10%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 20%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 30%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 40%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 50%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 60%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 70%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 80%
2023-Mar-23 18:43:06 (2023-Mar-24 01:43:06 GMT): 90%

Finished Levelizing
2023-Mar-23 18:43:07 (2023-Mar-24 01:43:07 GMT)

Starting Activity Propagation
2023-Mar-23 18:43:07 (2023-Mar-24 01:43:07 GMT)
2023-Mar-23 18:43:07 (2023-Mar-24 01:43:07 GMT): 10%
2023-Mar-23 18:43:07 (2023-Mar-24 01:43:07 GMT): 20%

Finished Activity Propagation
2023-Mar-23 18:43:08 (2023-Mar-24 01:43:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4944.98MB/6811.03MB/5163.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 18:43:08 (2023-Mar-24 01:43:08 GMT)
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 10%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 20%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 30%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 40%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 50%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 60%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 70%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 80%
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT): 90%

Finished Calculating power
2023-Mar-23 18:43:09 (2023-Mar-24 01:43:09 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4967.91MB/6909.37MB/5163.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4967.91MB/6909.37MB/5163.41MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=4967.91MB/6909.37MB/5163.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4967.91MB/6909.37MB/5163.41MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       47.51592922 	   57.7747%
Total Switching Power:      32.77563610 	   39.8520%
Total Leakage Power:         1.95187854 	    2.3733%
Total Power:                82.24344370
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5009.68MB/6961.87MB/5163.41MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          71681

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              388651
    metal layer M1                  4569
    metal layer M2                210466
    metal layer M3                126180
    metal layer M4                 38938
    metal layer M5                  6778
    metal layer M6                  1513
    metal layer M7                   161
    metal layer M8                    46

    Via Instances                 263809

Special Nets                         672
    metal layer M1                   628
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  13144

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               40137
    metal layer M1                  1294
    metal layer M2                 27857
    metal layer M3                  9652
    metal layer M4                  1121
    metal layer M5                   158
    metal layer M6                    49
    metal layer M7                     6


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Thu Mar 23 18:43:11 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Thu Mar 23 18:43:12 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.mmmc5JDUaK/modes/CON/CON.sdc' ...
Current (total cpu=2:43:31, real=0:59:45, peak res=5196.7M, current mem=4346.7M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4363.4M, current mem=4363.4M)
Current (total cpu=2:43:32, real=0:59:45, peak res=5196.7M, current mem=4363.4M)
Reading latency file '/tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.mmmc5JDUaK/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5380.26 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5510.38)
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5983.22 CPU=0:00:11.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5900.14 CPU=0:00:13.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5868.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5900.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5585.14)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  17.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5858.39 CPU=0:00:05.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5858.39 CPU=0:00:05.9 REAL=0:00:01.0)
TAMODEL Cpu User Time =   24.3 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5858.18)
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5909.47 CPU=0:00:10.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5909.47 CPU=0:00:12.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5877.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 5909.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5597.47)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  17.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5870.72 CPU=0:00:05.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5870.72 CPU=0:00:05.7 REAL=0:00:01.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.mmmc60Rz9c/modes/CON/CON.sdc' ...
Current (total cpu=2:44:50, real=1:00:26, peak res=5196.7M, current mem=4369.3M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4386.0M, current mem=4386.0M)
Current (total cpu=2:44:50, real=1:00:26, peak res=5196.7M, current mem=4386.0M)
Reading latency file '/tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/.mmmc60Rz9c/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5365.99 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=71681 and nets=39949 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6730_ieng6-ece-03.ucsd.edu_agnaneswaran_LGRdL5/dualcore_6730_VmM56q.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5362.0M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 5444.2M)
Extracted 20.0006% (CPU Time= 0:00:01.6  MEM= 5444.2M)
Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 5444.2M)
Extracted 40.0006% (CPU Time= 0:00:02.3  MEM= 5444.2M)
Extracted 50.0004% (CPU Time= 0:00:02.9  MEM= 5448.2M)
Extracted 60.0006% (CPU Time= 0:00:03.9  MEM= 5448.2M)
Extracted 70.0004% (CPU Time= 0:00:04.2  MEM= 5448.2M)
Extracted 80.0006% (CPU Time= 0:00:04.4  MEM= 5448.2M)
Extracted 90.0004% (CPU Time= 0:00:04.9  MEM= 5448.2M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 5448.2M)
Number of Extracted Resistors     : 653308
Number of Extracted Ground Cap.   : 646672
Number of Extracted Coupling Cap. : 1084208
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5432.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 5430.195M)
Start delay calculation (fullDC) (8 T). (MEM=5525.26)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5979.02 CPU=0:00:10.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5895.94 CPU=0:00:12.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5863.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5895.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5595.94)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  5.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5869.19 CPU=0:00:01.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5869.19 CPU=0:00:01.9 REAL=0:00:00.0)
TAMODEL Cpu User Time =   24.5 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5868.98)
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5920.27 CPU=0:00:09.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5920.27 CPU=0:00:10.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5888.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5920.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5608.27)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  5.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5881.52 CPU=0:00:01.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5881.52 CPU=0:00:01.9 REAL=0:00:01.0)
<CMD> zoomBox -1127.86950 -926.68150 1164.16100 1193.37250
<CMD> zoomBox -227.76550 -204.83550 636.67300 594.74200
<CMD> zoomBox -381.64750 -512.60050 1025.94650 789.37850
<CMD> zoomBox -85.12650 -294.77700 779.31300 504.80150
<CMD> zoomBox -351.43450 -574.43500 1056.16050 727.54500
<CMD> zoomBox 71.56600 -303.91100 936.00550 495.66750
<CMD> zoomBox -351.43500 -574.43550 1056.16050 727.54500
<CMD> zoomBox -117.45000 -309.53300 746.99000 490.04600
<CMD> zoomBox -77.31950 -126.56850 453.55550 364.47350
<CMD> zoomBox -37.53850 55.22750 162.68150 240.42450
<CMD> zoomBox -77.32150 -126.57050 453.55700 364.47500
<CMD> zoomBox -241.77900 -616.54050 1165.82850 685.45100
<CMD> zoomBox 21.72100 -337.58200 886.16800 462.00350
<CMD> zoomBox 183.54300 -166.26700 714.42150 324.77850
<CMD> zoomBox 21.72050 -337.58300 886.16850 462.00350
<CMD> zoomBox -241.78000 -616.54250 1165.83000 685.45100
<CMD> zoomBox 21.72000 -338.28700 886.16850 461.30000
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5945.35)
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6038.19 CPU=0:00:09.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6038.19 CPU=0:00:11.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6006.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6038.2M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5720.31)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40172. 
Total number of fetched objects 40172
AAE_INFO-618: Total number of nets in the design is 39949,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5974.55 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5974.55 CPU=0:00:01.6 REAL=0:00:00.0)
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
<CMD> zoomBox -432.20350 -550.49250 975.40700 751.50150
<CMD> zoomBox 70.57550 -102.27750 601.45600 388.77000
<CMD> zoomBox -144.75650 -299.48550 719.69450 500.10350
<CMD> zoomBox 54.60850 -75.52350 585.49000 415.52450
<CMD> zoomBox 189.76400 56.18700 515.79200 357.75250
<CMD> zoomBox 272.76600 137.07350 472.98850 322.27300
<CMD> zoomBox 189.76300 56.18600 515.79200 357.75250
<CMD> zoomBox 54.60500 -75.52600 585.49000 415.52550
<CMD> zoomBox -165.47550 -289.99650 698.98250 509.59900
<CMD> zoomBox -521.02900 -638.52350 886.59650 663.48450
<CMD> zoomBox -27.04900 -340.58950 837.40900 459.00600
<CMD> zoomBox 300.05050 -123.09850 830.93600 367.95350
<CMD> zoomBox 623.27750 91.47600 823.50100 276.67650
<CMD> zoomBox 500.56200 10.26250 826.59350 311.83100
<CMD> zoomBox 300.74050 -121.98000 831.62900 369.07450
<CMD> zoomBox -538.57500 -652.79000 869.05800 649.22500
<CMD> zoomBox -1385.27850 -1188.27250 906.81600 931.84100
<CMD> zoomBox -538.57500 -652.79000 869.05800 649.22500
<CMD> zoomBox 300.74000 -121.98050 831.62900 369.07450
<CMD> zoomBox -12.12150 -319.19150 852.34250 480.40950
