02:37:26 INFO  : Registering command handlers for SDK TCF services
02:37:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
02:37:32 INFO  : XSCT server has started successfully.
02:37:36 INFO  : Successfully done setting XSCT server connection channel  
02:37:36 INFO  : Successfully done setting SDK workspace  
02:37:36 INFO  : Processing command line option -hwspec C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
02:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
02:44:00 INFO  : 'jtag frequency' command is executed.
02:44:00 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
02:44:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
02:44:02 INFO  : Context for 'APU' is selected.
02:44:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
02:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:02 INFO  : Context for 'APU' is selected.
02:44:03 INFO  : 'stop' command is executed.
02:44:03 INFO  : 'ps7_init' command is executed.
02:44:03 INFO  : 'ps7_post_config' command is executed.
02:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:03 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:44:04 INFO  : Memory regions updated for context APU
02:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:04 INFO  : 'con' command is executed.
02:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

02:44:04 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:10:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637221986650,  Project:1637220919116
03:10:04 INFO  : Project Lab_4_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:10:07 INFO  : Copied contents of C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
03:10:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:10:16 INFO  : 
03:10:17 INFO  : Updating hardware inferred compiler options for Lab_4.
03:10:17 INFO  : Clearing existing target manager status.
03:10:17 INFO  : Closing and re-opening the MSS file of ther project Lab_4_bsp
03:10:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:10:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:11:11 INFO  : Disconnected from the channel tcfchan#1.
03:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:11:13 INFO  : 'jtag frequency' command is executed.
03:11:13 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:11:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:11:15 INFO  : Context for 'APU' is selected.
03:11:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
03:11:15 INFO  : Context for 'APU' is selected.
03:11:15 INFO  : 'stop' command is executed.
03:11:16 INFO  : 'ps7_init' command is executed.
03:11:16 INFO  : 'ps7_post_config' command is executed.
03:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:16 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
03:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:16 INFO  : Memory regions updated for context APU
03:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:16 INFO  : 'con' command is executed.
03:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:11:16 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:33:29 INFO  : Disconnected from the channel tcfchan#2.
03:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:33:30 INFO  : 'jtag frequency' command is executed.
03:33:30 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:33:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:33:33 INFO  : Context for 'APU' is selected.
03:33:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:33:36 INFO  : Context for 'APU' is selected.
03:33:36 INFO  : 'stop' command is executed.
03:33:36 INFO  : 'ps7_init' command is executed.
03:33:36 INFO  : 'ps7_post_config' command is executed.
03:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:37 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:33:37 INFO  : Memory regions updated for context APU
03:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:37 INFO  : 'con' command is executed.
03:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:33:37 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:34:55 INFO  : Disconnected from the channel tcfchan#3.
03:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:34:56 INFO  : 'jtag frequency' command is executed.
03:34:56 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:34:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:34:59 INFO  : Context for 'APU' is selected.
03:34:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:59 INFO  : Context for 'APU' is selected.
03:34:59 INFO  : 'stop' command is executed.
03:34:59 INFO  : 'ps7_init' command is executed.
03:34:59 INFO  : 'ps7_post_config' command is executed.
03:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:00 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:00 INFO  : Memory regions updated for context APU
03:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:00 INFO  : 'con' command is executed.
03:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:35:00 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:37:09 INFO  : Disconnected from the channel tcfchan#4.
03:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:37:11 INFO  : 'jtag frequency' command is executed.
03:37:11 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:37:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:37:13 INFO  : Context for 'APU' is selected.
03:37:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:37:13 INFO  : Context for 'APU' is selected.
03:37:13 INFO  : 'stop' command is executed.
03:37:14 INFO  : 'ps7_init' command is executed.
03:37:14 INFO  : 'ps7_post_config' command is executed.
03:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:14 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:37:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:37:14 INFO  : Memory regions updated for context APU
03:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:14 INFO  : 'con' command is executed.
03:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:37:14 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:37:31 INFO  : Disconnected from the channel tcfchan#5.
03:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:37:33 INFO  : 'jtag frequency' command is executed.
03:37:33 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:37:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:37:35 INFO  : Context for 'APU' is selected.
03:37:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:37:36 INFO  : Context for 'APU' is selected.
03:37:36 INFO  : 'stop' command is executed.
03:37:36 INFO  : 'ps7_init' command is executed.
03:37:36 INFO  : 'ps7_post_config' command is executed.
03:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:36 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:37:36 INFO  : Memory regions updated for context APU
03:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:37:36 INFO  : 'con' command is executed.
03:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:37:36 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
03:52:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637225515672,  Project:1637221986650
03:52:16 INFO  : Project Lab_4_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:52:19 INFO  : Copied contents of C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
03:52:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:52:27 INFO  : 
03:52:28 INFO  : Updating hardware inferred compiler options for Lab_4.
03:52:28 INFO  : Clearing existing target manager status.
03:52:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:52:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:53:26 INFO  : Disconnected from the channel tcfchan#6.
03:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:53:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
03:53:28 INFO  : 'jtag frequency' command is executed.
03:53:28 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
03:53:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
03:53:30 INFO  : Context for 'APU' is selected.
03:53:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
03:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:53:30 INFO  : Context for 'APU' is selected.
03:53:31 INFO  : 'stop' command is executed.
03:53:31 INFO  : 'ps7_init' command is executed.
03:53:31 INFO  : 'ps7_post_config' command is executed.
03:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:53:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:53:31 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

03:53:31 INFO  : Memory regions updated for context APU
03:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:53:31 INFO  : 'con' command is executed.
03:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

03:53:31 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
04:02:08 INFO  : Disconnected from the channel tcfchan#7.
04:07:22 INFO  : Registering command handlers for SDK TCF services
04:07:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Lab_4\Lab_4.sdk\temp_xsdb_launch_script.tcl
04:07:27 INFO  : XSCT server has started successfully.
04:07:27 INFO  : Successfully done setting XSCT server connection channel  
04:07:28 INFO  : Successfully done setting SDK workspace  
04:07:28 INFO  : Processing command line option -hwspec C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
04:07:28 INFO  : Checking for hwspec changes in the project Lab_4_wrapper_hw_platform_0.
04:07:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637226403231,  Project:1637225515672
04:07:33 INFO  : The hardware specification for project 'Lab_4_wrapper_hw_platform_0' is different from C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf.
04:07:34 INFO  : Copied contents of C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
04:07:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:07:44 INFO  : 
04:07:45 INFO  : Updating hardware inferred compiler options for Lab_4.
04:07:45 INFO  : Clearing existing target manager status.
04:07:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:07:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
04:08:30 INFO  : 'jtag frequency' command is executed.
04:08:30 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
04:08:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
04:08:32 INFO  : Context for 'APU' is selected.
04:08:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
04:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:32 INFO  : Context for 'APU' is selected.
04:08:33 INFO  : 'stop' command is executed.
04:08:33 INFO  : 'ps7_init' command is executed.
04:08:33 INFO  : 'ps7_post_config' command is executed.
04:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:33 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

04:08:33 INFO  : Memory regions updated for context APU
04:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:34 INFO  : 'con' command is executed.
04:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

04:08:34 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
04:17:06 INFO  : Disconnected from the channel tcfchan#1.
04:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:17:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
04:17:07 INFO  : 'jtag frequency' command is executed.
04:17:07 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
04:17:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
04:17:10 INFO  : Context for 'APU' is selected.
04:17:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
04:17:13 INFO  : 'configparams force-mem-access 1' command is executed.
04:17:13 INFO  : Context for 'APU' is selected.
04:17:13 INFO  : 'stop' command is executed.
04:17:13 INFO  : 'ps7_init' command is executed.
04:17:13 INFO  : 'ps7_post_config' command is executed.
04:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:13 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
04:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

04:17:13 INFO  : Memory regions updated for context APU
04:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:14 INFO  : 'con' command is executed.
04:17:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

04:17:14 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
11:06:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637251565682,  Project:1637226403231
11:06:24 INFO  : Project Lab_4_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:08:11 INFO  : Copied contents of C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper.hdf into \Lab_4_wrapper_hw_platform_0\system.hdf.
11:08:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:08:19 INFO  : 
11:08:20 INFO  : Updating hardware inferred compiler options for Lab_4.
11:08:20 INFO  : Clearing existing target manager status.
11:08:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:08:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:10:30 INFO  : Disconnected from the channel tcfchan#2.
11:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B9E9A' is selected.
11:10:31 INFO  : 'jtag frequency' command is executed.
11:10:31 INFO  : Sourcing of 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1' command is executed.
11:10:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit"
11:10:34 INFO  : Context for 'APU' is selected.
11:10:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf'.
11:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:34 INFO  : Context for 'APU' is selected.
11:10:34 INFO  : 'stop' command is executed.
11:10:34 INFO  : 'ps7_init' command is executed.
11:10:34 INFO  : 'ps7_post_config' command is executed.
11:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:35 INFO  : The application 'C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A" && level==0} -index 1
fpga -file C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/Lab_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
loadhw -hw C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
dow C:/Xilinx/Lab_4/Lab_4.sdk/Lab_4/Debug/Lab_4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:35 INFO  : Memory regions updated for context APU
11:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:35 INFO  : 'con' command is executed.
11:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B9E9A"} -index 0
con
----------------End of Script----------------

11:10:35 INFO  : Launch script is exported to file 'C:\Xilinx\Lab_4\Lab_4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_4.elf_on_local.tcl'
11:59:07 INFO  : Disconnected from the channel tcfchan#3.
