0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.1/lab5.1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.1/lab5.1.srcs/sim_1/new/tb_RCA.v,1510180981,verilog,,,,tb_RCA,,,,,,,,
C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.1/lab5.1.srcs/sources_1/new/RCA_4bits.v,1510192081,verilog,,,,RCA_4bits,,,,,,,,
C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.1/lab5.1.srcs/sources_1/new/full_adder.v,1510094846,verilog,,,,full_adder,,,,,,,,
C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.1/lab5.1.srcs/sources_1/new/register_logic.v,1510286790,verilog,,,,register_logic,,,,,,,,
