 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Sun Apr 30 20:46:31 2017
****************************************

Library(s) Used:

    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)

Number of ports:                           68
Number of nets:                           219
Number of cells:                           52
Number of combinational cells:             50
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         50
Number of references:                      10

Combinational area:       95694.621912
Buf/Inv area:             8111.514089
Noncombinational area:    242554.533211
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          338249.155122
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -------------------------------------------
dfe3Main                          338249.1551    100.0    178.1549       0.0000  0.0000  dfe3Main
ctrl                                 371.3044      0.1    272.9507      92.5084  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0      0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        337699.6958     99.8    701.9457       0.0000  0.0000  dpathtotal
dpathtotal/correlator             296102.6761     87.5  64787.4074  231309.4233  0.0000  correlator
dpathtotal/correlator/clk_gate_output_510_real_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            23.1271      0.0     23.1271       0.0000  0.0000  decision_device
dpathtotal/firFeedbackNoMulti      40871.9469     12.1  18741.8496   11123.3749  0.0000  firFeedbackNoMulti
dpathtotal/firFeedbackNoMulti/SimpMulti   3712.7897     1.1  3712.7897      0.0000 0.0000 SimpMulti_5
dpathtotal/firFeedbackNoMulti/SimpMulti_1   3596.3917     1.1  3596.3917      0.0000 0.0000 SimpMulti_4
dpathtotal/firFeedbackNoMulti/SimpMulti_2   3680.0051     1.1  3680.0051      0.0000 0.0000 SimpMulti_3
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_0_imag_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_2_3
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_1_imag_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_1_2
dpathtotal/firFeedbackNoMulti/clk_gate_buffer_complex_2_imag_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_firFeedbackNoMulti_0_1
--------------------------------  -----------  -------  ----------  -----------  ------  -------------------------------------------
Total                                                   95694.6219  242554.5332  0.0000

1
