Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 00:02:52 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------+
|      Characteristics      |                       Path #1                       |
+---------------------------+-----------------------------------------------------+
| Requirement               | 10.000                                              |
| Path Delay                | 1.894                                               |
| Logic Delay               | 1.487(79%)                                          |
| Net Delay                 | 0.407(21%)                                          |
| Clock Skew                | -0.059                                              |
| Slack                     | 7.547                                               |
| Clock Uncertainty         | 0.035                                               |
| Clock Relationship        | Timed                                               |
| Clock Delay Group         | Same Clock                                          |
| Logic Levels              | 1                                                   |
| Routes                    | NA                                                  |
| Logical Path              | RAMB18E2/CLKBWRCLK-(1)-LUT3-(1)-RAMB18E2/DINADIN[0] |
| Start Point Clock         | ap_clk                                              |
| End Point Clock           | ap_clk                                              |
| DSP Block                 | None                                                |
| RAM Registers             | DO_REG(0)-None                                      |
| IO Crossings              | 0                                                   |
| SLR Crossings             | 0                                                   |
| PBlocks                   | 0                                                   |
| High Fanout               | 1                                                   |
| Dont Touch                | 0                                                   |
| Mark Debug                | 0                                                   |
| Start Point Pin Primitive | RAMB18E2/CLKBWRCLK                                  |
| End Point Pin Primitive   | RAMB18E2/DINADIN[0]                                 |
| Start Point Pin           | ram_reg_bram_0/CLKBWRCLK                            |
| End Point Pin             | ram_reg_bram_0/DINADIN[0]                           |
+---------------------------+-----------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |
+-----------------+-------------+-----+-----+-----+----+
| ap_clk          | 10.000ns    | 134 | 232 | 102 | 76 |
+-----------------+-------------+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 544 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


