memory[0]=655363
memory[1]=6029317
memory[2]=3342343
memory[3]=10354694
memory[4]=15859719
memory[5]=25165824
memory[6]=3
memory[7]=4
8 memory words
	instruction memory:
		instrMem[ 0 ] add 1 2 3
		instrMem[ 1 ] nor 3 4 5
		instrMem[ 2 ] add 6 3 7
		instrMem[ 3 ] lw 3 6 6
		instrMem[ 4 ] sw 6 2 7
		instrMem[ 5 ] halt 0 0 0
		instrMem[ 6 ] add 0 0 3
		instrMem[ 7 ] add 0 0 4

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 3 4 5
		pcPlus1 2
	IDEX:
		instruction add 1 2 3
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 6 3 7
		pcPlus1 3
	IDEX:
		instruction nor 3 4 5
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 1 2 3
		branchTarget 4
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 3 6 6
		pcPlus1 4
	IDEX:
		instruction add 6 3 7
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction nor 3 4 5
		branchTarget 7
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 1 2 3
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 2 7
		pcPlus1 5
	IDEX:
		instruction lw 3 6 6
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 6
	EXMEM:
		instruction add 6 3 7
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction nor 3 4 5
		writeData -1
	WBEND:
		instruction add 1 2 3
		writeData 0

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 2 7
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction lw 3 6 6
		branchTarget 10
		aluResult 6
		readRegB 0
	MEMWB:
		instruction add 6 3 7
		writeData 0
	WBEND:
		instruction nor 3 4 5
		writeData -1

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 6
	IDEX:
		instruction sw 6 2 7
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction noop 0 0 0
		branchTarget 12
		aluResult 6
		readRegB 0
	MEMWB:
		instruction lw 3 6 6
		writeData 3
	WBEND:
		instruction add 6 3 7
		writeData 0

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 3
		pcPlus1 7
	IDEX:
		instruction halt 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 6 2 7
		branchTarget 12
		aluResult 10
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction lw 3 6 6
		writeData 3

@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 4
		pcPlus1 8
	IDEX:
		instruction add 0 0 3
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction halt 0 0 0
		branchTarget 6
		aluResult 10
		readRegB 0
	MEMWB:
		instruction sw 6 2 7
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 10 starts
	pc 9
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 6029317
		dataMem[ 2 ] 3342343
		dataMem[ 3 ] 10354694
		dataMem[ 4 ] 15859719
		dataMem[ 5 ] 25165824
		dataMem[ 6 ] 3
		dataMem[ 7 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 9
	IDEX:
		instruction add 0 0 4
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction add 0 0 3
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 10
	WBEND:
		instruction sw 6 2 7
		writeData 10
machine halted
total of 10 cycles executed
