// Seed: 1300245423
module module_0 #(
    parameter id_7 = 32'd95,
    parameter id_8 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
  genvar _id_7;
  logic [1 : 1] _id_8;
  wire [id_7 : id_8] id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd84,
    parameter id_15 = 32'd3
) (
    output tri0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    output tri0 _id_12,
    input wire id_13,
    output tri id_14,
    input tri _id_15,
    output wire id_16,
    output uwire id_17,
    input wor id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21
);
  wire id_23 = id_21;
  assign id_14 = -1'b0;
  tri0 id_24;
  module_0 modCall_1 (
      id_24,
      id_23,
      id_24,
      id_24,
      id_23,
      id_23
  );
  assign modCall_1.id_8 = 0;
  assign id_9 = -1;
  logic [1 'b0 : id_15  &  id_12] id_25;
  assign id_16 = -1'd0;
  logic id_26;
  assign id_2  = 1 - id_10;
  assign id_26 = 1 - -1;
  assign id_24 = -1;
  wire ['b0 : -1] id_27;
  assign id_26 = 1;
endmodule
