INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lscho/OneDrive/Documents/GitHub/mo6-digitaal-scherm/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/new/Universal_signal_delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Universal_signal_delay'
