Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 26 13:43:15 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.044    -1035.065                    461                 6436        0.021        0.000                      0                 6422        1.845        0.000                       0                  2460  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.044    -1035.065                    461                 2075        0.156        0.000                      0                 2061        3.500        0.000                       0                   872  
clk_fpga_0                                             1.167        0.000                      0                 4186        0.021        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.558       -1.159                      4                  775        0.183        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.296        0.000                      0                    4        0.824        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          461  Failing Endpoints,  Worst Slack       -5.044ns,  Total Violation    -1035.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.044ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.865ns  (logic 7.032ns (54.658%)  route 5.833ns (45.342%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.881    16.964    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4/O
                         net (fo=4, routed)           0.602    17.690    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-18]
    SLICE_X14Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_3/C
                         clock pessimism              0.364    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)       -0.092    12.646    system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -17.690    
  -------------------------------------------------------------------
                         slack                                 -5.044    

Slack (VIOLATED) :        -5.044ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 6.954ns (53.843%)  route 5.961ns (46.157%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.811    15.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.302    16.000 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.064    17.064    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.188 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20/O
                         net (fo=5, routed)           0.552    17.739    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-13]
    SLICE_X13Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/C
                         clock pessimism              0.364    12.778    
                         clock uncertainty           -0.035    12.743    
    SLICE_X13Y35         FDRE (Setup_fdre_C_D)       -0.047    12.696    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                 -5.044    

Slack (VIOLATED) :        -5.042ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.862ns  (logic 7.032ns (54.671%)  route 5.830ns (45.329%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.881    16.964    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4/O
                         net (fo=4, routed)           0.599    17.686    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-18]
    SLICE_X14Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_1/C
                         clock pessimism              0.364    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)       -0.093    12.645    system_i/biquadFilter/biquadFilter_0/inst/arg_i_4_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                 -5.042    

Slack (VIOLATED) :        -5.039ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 7.032ns (54.473%)  route 5.877ns (45.527%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.182    17.265    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.389 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9/O
                         net (fo=4, routed)           0.344    17.733    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-23]
    SLICE_X11Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_2/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.043    12.694    system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -17.733    
  -------------------------------------------------------------------
                         slack                                 -5.039    

Slack (VIOLATED) :        -5.038ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 6.954ns (53.814%)  route 5.968ns (46.186%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.811    15.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.302    16.000 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.107    17.107    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.231 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_12/O
                         net (fo=5, routed)           0.515    17.746    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-5]
    SLICE_X16Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.499    12.411    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X16Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp/C
                         clock pessimism              0.364    12.775    
                         clock uncertainty           -0.035    12.740    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)       -0.031    12.709    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -17.746    
  -------------------------------------------------------------------
                         slack                                 -5.038    

Slack (VIOLATED) :        -5.036ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.921ns  (logic 7.032ns (54.423%)  route 5.889ns (45.576%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.185    17.268    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.392 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21/O
                         net (fo=4, routed)           0.353    17.745    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-14]
    SLICE_X12Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.028    12.709    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 -5.036    

Slack (VIOLATED) :        -5.036ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.921ns  (logic 7.032ns (54.423%)  route 5.889ns (45.576%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.185    17.268    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.392 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21/O
                         net (fo=4, routed)           0.353    17.745    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-14]
    SLICE_X12Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_2/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.028    12.709    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                 -5.036    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.900ns  (logic 7.032ns (54.512%)  route 5.868ns (45.488%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.182    17.265    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.389 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9/O
                         net (fo=4, routed)           0.335    17.724    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-23]
    SLICE_X11Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.047    12.690    system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -17.724    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.022ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 7.032ns (54.447%)  route 5.883ns (45.552%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.185    17.268    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    17.392 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21/O
                         net (fo=4, routed)           0.347    17.739    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-14]
    SLICE_X12Y27         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y27         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.016    12.718    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                 -5.022    

Slack (VIOLATED) :        -5.021ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 7.032ns (54.547%)  route 5.860ns (45.453%))
  Logic Levels:           25  (CARRY4=19 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.663     4.824    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.626     5.906    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X8Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.426 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1/O[1]
                         net (fo=1, routed)           0.785     7.652    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-34]
    SLICE_X9Y30          LUT2 (Prop_lut2_I1_O)        0.306     7.958 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000     7.958    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_3__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.508 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[0]
                         net (fo=2, routed)           0.786     9.516    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_7
    SLICE_X10Y32         LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.191 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.191    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.514 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.581    11.095    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.306    11.401 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.401    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.934 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.153 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/O[0]
                         net (fo=2, routed)           0.756    12.909    system_i/biquadFilter/biquadFilter_0/inst/resize[33]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.295    13.204 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4/O
                         net (fo=1, routed)           0.000    13.204    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__3_i_4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.850 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.850    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.964    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.078 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.078    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.192 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.192    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.306    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.534    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.648 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.648    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.961 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=2, routed)           0.816    15.777    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.306    16.083 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.003    17.086    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.210 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19/O
                         net (fo=5, routed)           0.506    17.716    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-12]
    SLICE_X15Y43         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y43         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-12]/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)       -0.047    12.695    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-12]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                 -5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/signalSelector_CHA/signalSelector_0/inst/clk_i
    SLICE_X13Y61         FDRE                                         r  system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.099     1.858    system_i/SignalGenerator/outputCalibration_A/inst/input_i[8]
    SLICE_X11Y62         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.829     1.975    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X11Y62         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/C
                         clock pessimism             -0.344     1.631    
    SLICE_X11Y62         FDRE (Hold_fdre_C_D)         0.070     1.701    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.560     1.615    system_i/signalSelector_CHB/signalSelector_1/inst/clk_i
    SLICE_X29Y59         FDRE                                         r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.100     1.857    system_i/SignalGenerator/outputCalibration_b/inst/input_i[4]
    SLICE_X30Y60         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X30Y60         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.344     1.630    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.063     1.693    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X33Y42         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.110     1.868    system_i/biquadFilter/decimator_0/inst/input_i[8]
    SLICE_X33Y41         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.830     1.976    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X33Y41         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[8]/C
                         clock pessimism             -0.343     1.633    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.070     1.703    system_i/biquadFilter/decimator_0/inst/output_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.560     1.615    system_i/signalSelector_CHB/signalSelector_1/inst/clk_i
    SLICE_X29Y59         FDRE                                         r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.128     1.743 r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[1]/Q
                         net (fo=1, routed)           0.059     1.802    system_i/SignalGenerator/outputCalibration_b/inst/input_i[1]
    SLICE_X28Y59         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.829     1.975    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X28Y59         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/C
                         clock pessimism             -0.347     1.628    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.007     1.635    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X33Y40         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/Q
                         net (fo=1, routed)           0.112     1.870    system_i/biquadFilter/decimator_0/inst/input_i[1]
    SLICE_X33Y39         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.829     1.975    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X33Y39         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[1]/C
                         clock pessimism             -0.343     1.632    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.066     1.698    system_i/biquadFilter/decimator_0/inst/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.878%)  route 0.222ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/Q
                         net (fo=1, routed)           0.222     1.980    system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_n_1
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.919     2.064    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/CLK
                         clock pessimism             -0.324     1.741    
    DSP48_X0Y14          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.807    system_i/biquadFilter/biquadFilter_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.560     1.615    system_i/signalSelector_CHB/signalSelector_1/inst/clk_i
    SLICE_X30Y59         FDRE                                         r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  system_i/signalSelector_CHB/signalSelector_1/inst/output_o_reg[2]/Q
                         net (fo=1, routed)           0.083     1.862    system_i/SignalGenerator/outputCalibration_b/inst/input_i[2]
    SLICE_X31Y59         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.829     1.975    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X31Y59         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/C
                         clock pessimism             -0.347     1.628    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.055     1.683    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X34Y41         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDSE (Prop_fdse_C_Q)         0.164     1.781 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/Q
                         net (fo=1, routed)           0.117     1.898    system_i/biquadFilter/decimator_0/inst/input_i[5]
    SLICE_X33Y41         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.830     1.976    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X33Y41         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/C
                         clock pessimism             -0.324     1.652    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.066     1.718    system_i/biquadFilter/decimator_0/inst/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/PLL/numericallyControledOscillator/NCO_0/inst/sine_output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.184ns (33.400%)  route 0.367ns (66.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.557     1.612    system_i/PLL/numericallyControledOscillator/NCO_0/inst/clk_i
    SLICE_X22Y58         FDRE                                         r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/sine_output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/sine_output_reg[13]/Q
                         net (fo=1, routed)           0.367     2.120    system_i/signalSelector_CHA/signalSelector_0/inst/input_0[13]
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043     2.163 r  system_i/signalSelector_CHA/signalSelector_0/inst/output_o[13]_i_1/O
                         net (fo=1, routed)           0.000     2.163    system_i/signalSelector_CHA/signalSelector_0/inst/p_0_in[13]
    SLICE_X14Y62         FDRE                                         r  system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.826     1.972    system_i/signalSelector_CHA/signalSelector_0/inst/clk_i
    SLICE_X14Y62         FDRE                                         r  system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[13]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.107     1.984    system_i/signalSelector_CHA/signalSelector_0/inst/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.562     1.617    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X33Y40         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.140     1.898    system_i/biquadFilter/decimator_0/inst/input_i[4]
    SLICE_X32Y40         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.830     1.976    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X32Y40         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[4]/C
                         clock pessimism             -0.346     1.630    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.087     1.717    system_i/biquadFilter/decimator_0/inst/output_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y19    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y18    system_i/biquadFilter/biquadFilter_0/inst/arg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y12    system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y25    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y25    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y15    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y43   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp_3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y44   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y44   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y43   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y43   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y43   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y33   system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y33   system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y33   system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y34   system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y34   system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y34   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y34   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y34   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y33   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y33   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[24].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[24].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[24].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[25].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[26].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[27].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[27].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[27].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[28].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[29].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[29].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[29].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[29].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[30].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[30].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[30].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[30].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.578ns (26.126%)  route 4.462ns (73.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.797     8.296    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.664     9.113    system_i/axi_cfg_register_0/inst/CE0233_out
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X25Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[31].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[0].BITS[24].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.579ns (26.704%)  route 4.334ns (73.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.858     8.356    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X23Y35         LUT4 (Prop_lut4_I0_O)        0.153     8.509 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.476     8.986    system_i/axi_cfg_register_0/inst/CE0
    SLICE_X22Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[24].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.488    10.680    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X22Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[24].FDRE_inst/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.408    10.277    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[0].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.579ns (26.704%)  route 4.334ns (73.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=32, routed)          3.858     8.356    system_i/axi_cfg_register_0/inst/s_axi_wstrb[3]
    SLICE_X23Y35         LUT4 (Prop_lut4_I0_O)        0.153     8.509 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.476     8.986    system_i/axi_cfg_register_0/inst/CE0
    SLICE_X22Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.488    10.680    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X22Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[25].FDRE_inst/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.408    10.277    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  1.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.151%)  route 0.216ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.216     1.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.557%)  route 0.222ns (54.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.222     1.288    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.333    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.299%)  route 0.182ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.233    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X17Y39         FDRE                                         r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.112     1.155    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X16Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.830     1.200    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X17Y43         FDRE                                         r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.116     1.161    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X16Y43         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.831     1.201    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y43         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.547%)  route 0.284ns (60.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.284     1.333    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[3]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.045     1.378 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.378    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X8Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121     1.296    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.165    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.694%)  route 0.281ns (57.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y50         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.164     1.067 f  system_i/PS7/rst_ps7_0_125M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.281     1.347    system_i/PS7/rst_ps7_0_125M/U0/SEQ/Pr_out
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.392    system_i/PS7/rst_ps7_0_125M/U0/SEQ_n_4
    SLICE_X32Y49         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.832     1.202    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X32Y49         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.029     1.173    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.120     1.293    system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.661%)  route 0.351ns (71.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X21Y53         FDRE                                         r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_cfg_register_0/inst/int_rdata_reg_reg[30]/Q
                         net (fo=1, routed)           0.351     1.391    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X6Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.192%)  route 0.266ns (58.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=10, routed)          0.266     1.331    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[39]
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.376 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.376    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y30   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y34   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y34    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y29    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.558ns,  Total Violation       -1.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 6.010ns (61.529%)  route 3.758ns (38.471%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[42]
                         net (fo=1, routed)           2.204    12.743    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_1_psdsp_n
    SLICE_X7Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_1_psdsp/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)       -0.105    12.184    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 6.010ns (62.153%)  route 3.660ns (37.847%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 12.415 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[43])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[43]
                         net (fo=1, routed)           2.106    12.645    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp_n
    SLICE_X7Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.503    12.415    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp/C
                         clock pessimism              0.000    12.415    
                         clock uncertainty           -0.125    12.290    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.105    12.185    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 6.010ns (64.336%)  route 3.332ns (35.664%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[8]
                         net (fo=1, routed)           1.778    12.317    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_3_psdsp_n
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_3_psdsp/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.105    12.178    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 6.010ns (65.236%)  route 3.203ns (34.764%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[41]
                         net (fo=1, routed)           1.649    12.188    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp_n
    SLICE_X7Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y37          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)       -0.105    12.184    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[20].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 2.775ns (30.807%)  route 6.233ns (69.193%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[20].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/axi_cfg_register_0/inst/WORDS[20].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.609     5.045    system_i/axi_cfg_register_0/inst/cfg_data[640]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.153     5.198 r  system_i/axi_cfg_register_0/inst/cfg_data[640]_hold_fix/O
                         net (fo=2, routed)           1.407     6.604    system_i/PLL/numericallyControledOscillator/NCO_0/inst/cfg_data[640]_hold_fix_1_alias
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.327     6.931 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.931    system_i/PLL/numericallyControledOscillator/NCO_0/inst/i__carry_i_4_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.578    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__0_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.692 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.692    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.806 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.806    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.920    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__3_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.034    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.347 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.028     9.375    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase0[27]
    SLICE_X24Y53         LUT4 (Prop_lut4_I0_O)        0.306     9.681 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase[27]_i_1/O
                         net (fo=1, routed)           1.099    10.780    system_i/PLL/numericallyControledOscillator/NCO_0/inst/p_2_in[27]
    SLICE_X15Y53         LUT1 (Prop_lut1_I0_O)        0.118    10.898 r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/p_2_in[27]_hold_fix/O
                         net (fo=1, routed)           1.089    11.988    system_i/PLL/numericallyControledOscillator/NCO_0/inst/p_2_in[27]_hold_fix_1
    SLICE_X24Y53         FDRE                                         r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.485    12.397    system_i/PLL/numericallyControledOscillator/NCO_0/inst/clk_i
    SLICE_X24Y53         FDRE                                         r  system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase_reg[27]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)       -0.230    12.042    system_i/PLL/numericallyControledOscillator/NCO_0/inst/accumPhase_reg[27]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__7_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 5.887ns (64.252%)  route 3.275ns (35.748%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X24Y36         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/Q
                         net (fo=9, routed)           1.602     5.092    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[31]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     8.943 r  system_i/biquadFilter/biquadFilter_0/inst/arg/PCOUT[47]
                         net (fo=1, routed)           0.002     8.945    system_i/biquadFilter/biquadFilter_0/inst/arg_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.463 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[17]
                         net (fo=1, routed)           1.671    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__7_i_1_psdsp_n_1
    SLICE_X8Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__7_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.504    12.416    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y38          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__7_i_1_psdsp_1/C
                         clock pessimism              0.000    12.416    
                         clock uncertainty           -0.125    12.291    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)       -0.071    12.220    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__7_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 6.010ns (65.443%)  route 3.174ns (34.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[35]
                         net (fo=1, routed)           1.620    12.159    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_4_psdsp_n
    SLICE_X6Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y35          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_4_psdsp/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.043    12.245    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 6.010ns (66.547%)  route 3.021ns (33.453%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[38]
                         net (fo=1, routed)           1.468    12.006    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp_n
    SLICE_X7Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)       -0.103    12.185    system_i/biquadFilter/biquadFilter_0/inst/i__carry__8_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 6.010ns (66.144%)  route 3.076ns (33.856%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/Q
                         net (fo=3, routed)           1.552     4.983    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[12]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.019 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.021    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.539 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[27]
                         net (fo=1, routed)           1.523    12.061    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_n
    SLICE_X6Y33          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.499    12.411    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y33          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)       -0.045    12.241    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 5.887ns (64.908%)  route 3.183ns (35.092%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X24Y36         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[31].FDRE_inst/Q
                         net (fo=9, routed)           1.602     5.092    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[31]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     8.943 r  system_i/biquadFilter/biquadFilter_0/inst/arg/PCOUT[47]
                         net (fo=1, routed)           0.002     8.945    system_i/biquadFilter/biquadFilter_0/inst/arg_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.463 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[24]
                         net (fo=1, routed)           1.578    12.042    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_n_1
    SLICE_X10Y36         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y36         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_1/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.061    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[0]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_153
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[10]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_143
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[11]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_142
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[12]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_141
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[13]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_140
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[14]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_139
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[16]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_137
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[17]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_136
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.832ns (60.972%)  route 0.533ns (39.028%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y34          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.600    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[18])
                                                      0.684     2.284 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[18]
                         net (fo=1, routed)           0.002     2.286    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_135
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.925     2.070    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.125     2.195    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.103    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.732ns (13.571%)  route 4.662ns (86.429%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.773     4.202    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.326 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.983     6.309    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.152     6.461 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.906     8.367    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y28         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.483    12.395    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y28         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X22Y28         FDCE (Recov_fdce_C_CLR)     -0.607    11.663    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.732ns (13.643%)  route 4.634ns (86.357%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.773     4.202    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.326 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.983     6.309    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.152     6.461 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.878     8.339    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y28         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.483    12.395    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y28         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X24Y28         FDPE (Recov_fdpe_C_PRE)     -0.563    11.707    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.732ns (14.504%)  route 4.315ns (85.496%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.773     4.202    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.326 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.983     6.309    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.152     6.461 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.559     8.020    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y29         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y29         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X14Y29         FDCE (Recov_fdce_C_CLR)     -0.607    11.670    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.732ns (15.841%)  route 3.889ns (84.159%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.773     4.202    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.326 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.983     6.309    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.152     6.461 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.133     7.594    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y28         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y28         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.521    11.761    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.230ns (12.163%)  route 1.661ns (87.837%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.318    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.363 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.873     2.236    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.280 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.507     2.788    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y28         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.822     1.968    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y28         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.129     1.964    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.230ns (10.708%)  route 1.918ns (89.292%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.318    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.363 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.873     2.236    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.280 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.764     3.044    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y29         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.820     1.966    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y29         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X14Y29         FDCE (Remov_fdce_C_CLR)     -0.154     1.937    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.230ns (10.138%)  route 2.039ns (89.861%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.318    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.363 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.873     2.236    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.280 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.885     3.165    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y28         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.816     1.962    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y28         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X24Y28         FDPE (Remov_fdpe_C_PRE)     -0.133     1.954    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.230ns (10.074%)  route 2.053ns (89.926%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.318    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X16Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.363 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.873     2.236    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.280 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.899     3.180    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y28         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=881, routed)         0.816     1.962    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y28         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X22Y28         FDCE (Remov_fdce_C_CLR)     -0.154     1.933    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  1.247    





