#!/bin/bash 

make synth/rob.vg SOURCES=verilog/rob.sv DESIGN_NAME=rob
