,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/raysalemi/uvmprimer.git,2013-11-27 19:47:21+00:00,Contains the code examples from The UVM Primer Book sorted by chapters.,195,raysalemi/uvmprimer,14757330,SystemVerilog,uvmprimer,6045,433,2024-04-11 07:12:52+00:00,[],None
1,https://github.com/VerificationExcellence/SystemVerilogReference.git,2014-04-30 00:08:05+00:00,training labs and examples,171,VerificationExcellence/SystemVerilogReference,19295560,SystemVerilog,SystemVerilogReference,50,371,2024-04-08 18:57:42+00:00,[],None
2,https://github.com/VerificationExcellence/UVMReference.git,2014-07-18 15:29:45+00:00,Reference examples and short projects using UVM Methodology,148,VerificationExcellence/UVMReference,21985000,SystemVerilog,UVMReference,24,237,2024-04-01 16:34:48+00:00,[],None
3,https://github.com/veripool/verilog-mode.git,2013-02-24 16:06:42+00:00,"Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.",88,veripool/verilog-mode,8392762,SystemVerilog,verilog-mode,3186,237,2024-04-13 15:36:26+00:00,"['verilog', 'emacs-lisp', 'verilog-mode', 'systemverilog']",https://api.github.com/licenses/gpl-3.0
4,https://github.com/cluelogic/uvm-tutorial-for-candy-lovers.git,2014-04-03 16:43:26+00:00,Source code repo for UVM Tutorial for Candy Lovers,93,cluelogic/uvm-tutorial-for-candy-lovers,18410509,SystemVerilog,uvm-tutorial-for-candy-lovers,57,162,2024-03-20 01:07:13+00:00,[],None
5,https://github.com/VerificationExcellence/SystemVerilogAssertions.git,2014-06-22 05:24:17+00:00,Examples and reference for System Verilog Assertions,49,VerificationExcellence/SystemVerilogAssertions,21086331,SystemVerilog,SystemVerilogAssertions,5,81,2024-04-08 10:44:43+00:00,[],None
6,https://github.com/dovstamler/uvm_agents.git,2014-05-22 19:46:23+00:00,UVM agents,35,dovstamler/uvm_agents,20074609,SystemVerilog,uvm_agents,350,69,2024-03-12 19:10:53+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/swetland/zynq-sandbox.git,2014-05-12 04:40:46+00:00,a playground for xilinx zynq fpga experiments,9,swetland/zynq-sandbox,19686070,SystemVerilog,zynq-sandbox,123,47,2023-07-21 08:13:28+00:00,[],None
8,https://github.com/doswellf/combinator-uvm.git,2014-04-12 01:37:11+00:00,UVM Testbench For SystemVerilog Combinator Implementation,37,doswellf/combinator-uvm,18693562,SystemVerilog,combinator-uvm,18723,44,2024-03-13 04:54:39+00:00,[],None
9,https://github.com/unihd-cag/openhmc.git,2014-09-19 10:51:11+00:00,openHMC - an open source Hybrid Memory Cube Controller,11,unihd-cag/openhmc,24226543,SystemVerilog,openhmc,10156,43,2024-03-08 14:39:55+00:00,[],https://api.github.com/licenses/lgpl-3.0
10,https://github.com/luuvish/amba3-vip.git,2014-09-28 18:14:22+00:00,amba3 apb/axi vip,27,luuvish/amba3-vip,24566615,SystemVerilog,amba3-vip,314,42,2024-04-08 14:06:02+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/hjking/uvm_gen.git,2013-10-31 00:29:24+00:00,UVM Generator,21,hjking/uvm_gen,14003679,SystemVerilog,uvm_gen,47,38,2024-01-12 09:51:03+00:00,"['uvm', 'vim-script']",https://api.github.com/licenses/apache-2.0
12,https://github.com/mbgh/aes128-hdl.git,2014-11-17 12:06:03+00:00,A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.,13,mbgh/aes128-hdl,26754880,SystemVerilog,aes128-hdl,1348,35,2024-04-13 09:50:46+00:00,[],https://api.github.com/licenses/gpl-2.0
13,https://github.com/cjdrake/AES.git,2013-01-31 04:40:06+00:00,Advanced Encryption Standard (AES) SystemVerilog Core,16,cjdrake/AES,7930350,SystemVerilog,AES,42,32,2024-01-09 19:47:25+00:00,[],https://api.github.com/licenses/bsd-2-clause
14,https://github.com/bhunt2/DDR4Sim.git,2014-07-08 15:18:26+00:00,DDR4 Simulation Project in System Verilog,9,bhunt2/DDR4Sim,21617805,SystemVerilog,DDR4Sim,13328,30,2024-03-20 01:21:12+00:00,[],None
15,https://github.com/chiggs/UVM.git,2014-07-11 10:13:23+00:00,Mirror of the Universal Verification Methodology from sourceforge,12,chiggs/UVM,21731933,SystemVerilog,UVM,31096,28,2023-12-21 07:39:44+00:00,[],None
16,https://github.com/Poofjunior/HardwareModules.git,2014-09-28 01:35:37+00:00,A collection of portable hardware modules,10,Poofjunior/HardwareModules,24547056,SystemVerilog,HardwareModules,2041,25,2023-09-25 20:45:11+00:00,[],None
17,https://github.com/nosnhojn/uvm-utest.git,2013-04-29 18:19:53+00:00,,1,nosnhojn/uvm-utest,9754865,SystemVerilog,uvm-utest,676,18,2023-04-04 02:00:06+00:00,[],None
18,https://github.com/JulianKemmerer/Drexel-ECEC575.git,2014-06-17 18:50:55+00:00,,7,JulianKemmerer/Drexel-ECEC575,20935663,SystemVerilog,Drexel-ECEC575,136544,17,2024-02-19 03:56:18+00:00,[],None
19,https://github.com/freecores/aes_decrypt_fpga.git,2014-07-16 20:57:26+00:00,AES Decryption Core for FPGA,5,freecores/aes_decrypt_fpga,21916916,SystemVerilog,aes_decrypt_fpga,1332,10,2023-10-26 08:43:29+00:00,[],None
20,https://github.com/jkopanski/802.15.4.git,2014-10-28 11:05:42+00:00,Medium Access Control layer of 802.15.4,9,jkopanski/802.15.4,25865367,SystemVerilog,802.15.4,23456,9,2024-02-29 03:42:24+00:00,[],None
21,https://github.com/freecores/i2c_master_slave_core.git,2014-07-16 21:01:39+00:00,I2C master/slave Core,4,freecores/i2c_master_slave_core,21917426,SystemVerilog,i2c_master_slave_core,1096,8,2023-10-03 09:53:38+00:00,[],None
22,https://github.com/UCLONG/NetEmulation.git,2013-10-08 08:06:34+00:00,Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks,6,UCLONG/NetEmulation,13407258,SystemVerilog,NetEmulation,8201,7,2023-04-14 00:20:09+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/jmoles/keccak-verilog.git,2013-05-24 14:56:51+00:00,"A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.",9,jmoles/keccak-verilog,10268732,SystemVerilog,keccak-verilog,229,5,2024-01-05 07:44:30+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/sidharthms/asic-edge-detector.git,2014-03-29 03:29:22+00:00,Canny Edge Detector in Verilog,1,sidharthms/asic-edge-detector,18233565,SystemVerilog,asic-edge-detector,6400,5,2022-07-05 19:55:05+00:00,[],None
25,https://github.com/arunov/musk.git,2014-02-16 21:58:36+00:00,Computer Architecture course project (Stony Brook University CSE 502 Spring 2014),1,arunov/musk,16895161,SystemVerilog,musk,776,5,2024-04-03 18:25:21+00:00,[],None
26,https://github.com/freecores/ahb2wishbone.git,2014-07-16 20:57:34+00:00,AHB to Wishbone Bridge,3,freecores/ahb2wishbone,21916936,SystemVerilog,ahb2wishbone,2740,5,2023-04-22 08:32:26+00:00,[],None
27,https://github.com/Kchymet/Scrypt_FPGA.git,2014-11-10 23:17:52+00:00,FPGA implementation of the scrypt algorithm,3,Kchymet/Scrypt_FPGA,26460475,SystemVerilog,Scrypt_FPGA,2700,4,2023-07-11 15:54:14+00:00,[],None
28,https://github.com/jeras/riscv_asm_sv.git,2014-09-14 18:54:42+00:00,RISC-V assembler/dis-assembler written in SystemVerilog,0,jeras/riscv_asm_sv,24030254,SystemVerilog,riscv_asm_sv,16,4,2020-11-18 17:55:08+00:00,[],None
29,https://github.com/freecores/aes_beh_model.git,2014-07-16 20:57:23+00:00,AES SystemVerilog behavioral model,4,freecores/aes_beh_model,21916911,SystemVerilog,aes_beh_model,680,4,2023-06-19 08:13:48+00:00,[],None
30,https://github.com/ppnipuna/Network_Switch.git,2014-04-05 04:11:25+00:00,SystemVerilog based verification of a network router switch on the lines of VMM,0,ppnipuna/Network_Switch,18459742,SystemVerilog,Network_Switch,916,4,2023-07-20 01:34:47+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/amiq-consulting/amiq_sv_octave.git,2014-11-14 14:46:11+00:00,Examples of how to connect System Verilog with Octave,1,amiq-consulting/amiq_sv_octave,26642689,SystemVerilog,amiq_sv_octave,71,3,2022-02-18 01:37:35+00:00,[],https://api.github.com/licenses/apache-2.0
32,https://github.com/freecores/systemverilog-uart16550.git,2014-07-16 21:07:42+00:00,SystemVerilog uart16550,5,freecores/systemverilog-uart16550,21918150,SystemVerilog,systemverilog-uart16550,408,3,2023-11-25 05:55:38+00:00,[],None
33,https://github.com/taichi-ishitani/sv_hackathon_2014.git,2014-10-03 10:27:14+00:00,,0,taichi-ishitani/sv_hackathon_2014,24754625,SystemVerilog,sv_hackathon_2014,5,3,2022-02-17 22:12:12+00:00,['systemverilog'],https://api.github.com/licenses/mit
34,https://github.com/pbing/dcf77_receiver.git,2012-11-14 18:55:00+00:00,DCF77 Receiver with USB interface in written in SystemVerilog,1,pbing/dcf77_receiver,6692940,SystemVerilog,dcf77_receiver,134,3,2022-07-25 00:14:02+00:00,"['systemverilog', 'fpga', 'dcf77']",None
35,https://github.com/freecores/cic_core.git,2014-07-16 20:58:52+00:00,CIC-filter core,3,freecores/cic_core,21917095,SystemVerilog,cic_core,208,3,2024-01-15 07:46:57+00:00,[],None
36,https://github.com/bluecmd/sim-uart.git,2014-07-14 18:32:19+00:00,Verilog UART DPI module,0,bluecmd/sim-uart,21830738,SystemVerilog,sim-uart,136,3,2023-08-11 15:06:13+00:00,[],None
37,https://github.com/kouamano/SOC.git,2012-02-17 12:07:17+00:00,k-means,1,kouamano/SOC,3469591,SystemVerilog,SOC,283354,3,2022-12-30 06:54:22+00:00,[],None
38,https://github.com/Aceic/BLE-VER-1.git,2014-09-09 07:03:26+00:00,BLE-Version-1,2,Aceic/BLE-VER-1,23823013,SystemVerilog,BLE-VER-1,7036,3,2022-06-05 09:58:29+00:00,[],None
39,https://github.com/dlin303/MDP3.0.git,2014-04-29 21:07:28+00:00,MDP3.0 Ticker Plant Implemented for FPGAs,2,dlin303/MDP3.0,19291518,SystemVerilog,MDP3.0,288,3,2018-09-02 02:47:15+00:00,[],None
40,https://github.com/freecores/qrisc32.git,2014-07-16 21:05:32+00:00,qrisc32 wishbone compatible risc core,1,freecores/qrisc32,21917887,SystemVerilog,qrisc32,224,3,2021-11-27 01:12:45+00:00,[],None
41,https://github.com/wicker/Image-Processing-Pipeline.git,2013-06-08 16:40:55+00:00,Image processing operations in System Verilog and C. Functional.,4,wicker/Image-Processing-Pipeline,10571250,SystemVerilog,Image-Processing-Pipeline,14006,3,2022-07-18 08:20:54+00:00,[],None
42,https://github.com/mballance/socblox.git,2013-12-06 22:35:19+00:00,Packaged open-source IP blocks and tools for easily assembling system-on-chip designs,3,mballance/socblox,14995190,SystemVerilog,socblox,4907,3,2023-01-28 19:44:28+00:00,[],None
43,https://github.com/tenthousandfailures/uniquecoverage.git,2014-08-18 02:33:06+00:00,unique coverage classes,1,tenthousandfailures/uniquecoverage,23056206,SystemVerilog,uniquecoverage,1137,3,2022-10-27 10:37:51+00:00,[],https://api.github.com/licenses/gpl-2.0
44,https://github.com/nawb/MIPS-multicore-processor.git,2014-03-03 23:04:12+00:00,For Computer Architecture project.,0,nawb/MIPS-multicore-processor,17383298,SystemVerilog,MIPS-multicore-processor,955,3,2019-08-06 23:24:44+00:00,[],None
45,https://github.com/freecores/wisbone_2_ahb.git,2014-07-16 21:09:32+00:00,Wishbone to AHB Bridge,5,freecores/wisbone_2_ahb,21918370,SystemVerilog,wisbone_2_ahb,2928,2,2023-07-13 08:08:46+00:00,[],None
46,https://github.com/cambridgehackers/atomicc-examples.git,2014-08-15 14:57:08+00:00,,0,cambridgehackers/atomicc-examples,22993036,SystemVerilog,atomicc-examples,4187,2,2022-01-14 23:15:15+00:00,[],https://api.github.com/licenses/mit
47,https://github.com/gkaratziolas/D1_Shift_Multiplier.git,2014-11-22 10:18:52+00:00,SystemVerilog for a shift and add multiplier,0,gkaratziolas/D1_Shift_Multiplier,26995521,SystemVerilog,D1_Shift_Multiplier,6,2,2021-11-07 09:07:43+00:00,[],None
48,https://github.com/ljepson74/gitplay.git,2013-10-16 04:07:17+00:00,playing with git,1,ljepson74/gitplay,13609384,SystemVerilog,gitplay,190,2,2019-06-25 12:33:45+00:00,[],None
49,https://github.com/johan92/fpga-risc-16.git,2014-06-19 17:31:55+00:00,Making RISC-16 for academic purposes,0,johan92/fpga-risc-16,21009400,SystemVerilog,fpga-risc-16,172,2,2021-02-26 11:18:55+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/freecores/pipelined_fixed_point_elementary_functions.git,2014-07-16 21:05:08+00:00,"Pipelined fixed point elementary functions (div, sin, cos, exp, atan2, sqrt)",1,freecores/pipelined_fixed_point_elementary_functions,21917840,SystemVerilog,pipelined_fixed_point_elementary_functions,204,2,2023-02-13 08:02:23+00:00,[],None
51,https://github.com/mjftw/coursework.git,2014-10-09 14:45:11+00:00,General files,0,mjftw/coursework,24993566,SystemVerilog,coursework,235498,1,2020-04-20 22:43:46+00:00,[],None
52,https://github.com/bluecmd/mexiko.git,2014-03-17 11:08:51+00:00,A high-speed network processing platform powered by OpenRISC,1,bluecmd/mexiko,17825329,SystemVerilog,mexiko,834,1,2022-01-29 23:57:46+00:00,[],
53,https://github.com/damnsavage/interconnect.git,2014-11-26 18:21:53+00:00,interconnect rtl,0,damnsavage/interconnect,27190150,SystemVerilog,interconnect,1644,1,2022-06-28 09:12:46+00:00,[],None
54,https://github.com/rohitban/project3USB.git,2014-10-07 19:02:21+00:00,,0,rohitban/project3USB,24906711,SystemVerilog,project3USB,12721,1,2022-02-07 12:04:31+00:00,[],None
55,https://github.com/ChidambaramR/SBTEL-X86_64.git,2014-02-08 05:02:47+00:00,Functional core for reduced X86_64,2,ChidambaramR/SBTEL-X86_64,16636428,SystemVerilog,SBTEL-X86_64,30619,1,2016-05-04 11:46:42+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/cpulabs/hdl_floating_mul.git,2014-05-19 04:05:52+00:00,,1,cpulabs/hdl_floating_mul,19928777,SystemVerilog,hdl_floating_mul,192,1,2021-05-13 23:34:00+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/sidharthms/pipelined-processor.git,2014-10-19 20:12:55+00:00,,0,sidharthms/pipelined-processor,25438777,SystemVerilog,pipelined-processor,177,1,2022-07-05 19:55:37+00:00,[],None
58,https://github.com/JakeStevens/Quicksilver.git,2014-10-24 03:03:56+00:00,A simple 2D accelerator designed for use as an APB peripheral,0,JakeStevens/Quicksilver,25669069,SystemVerilog,Quicksilver,1944,1,2016-12-01 09:44:24+00:00,[],None
59,https://github.com/freecores/cdc_ufifo.git,2014-07-16 20:58:42+00:00,CDC micro FIFO,1,freecores/cdc_ufifo,21917076,SystemVerilog,cdc_ufifo,124,1,2021-11-27 03:01:05+00:00,[],None
60,https://github.com/richallanb/9Bit-Pipelined-CPU.git,2014-09-23 22:06:29+00:00,A Pipelined 9-Bit CPU Simulation in System Verilog.,1,richallanb/9Bit-Pipelined-CPU,24391174,SystemVerilog,9Bit-Pipelined-CPU,10708,1,2019-04-05 07:07:33+00:00,[],None
61,https://github.com/earvc/shader.git,2014-04-15 03:46:01+00:00,3D accelerator shader,0,earvc/shader,18786591,SystemVerilog,shader,196,1,2022-03-06 16:59:17+00:00,[],None
62,https://github.com/udit-gupta/cse502.git,2014-05-12 04:29:21+00:00,In Order pipelined x86_64 emulator,2,udit-gupta/cse502,19685882,SystemVerilog,cse502,380,1,2015-02-01 11:53:32+00:00,[],None
63,https://github.com/ppnipuna/Asynchronous_FIFO.git,2014-04-05 03:44:17+00:00,Design and Verification of Asynchronous FIFO,1,ppnipuna/Asynchronous_FIFO,18459367,SystemVerilog,Asynchronous_FIFO,408,1,2022-06-22 19:56:39+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/dcblack/uvm_objections.git,2014-06-26 14:31:13+00:00,UVM Objection performance,0,dcblack/uvm_objections,21243568,SystemVerilog,uvm_objections,132,1,2019-05-02 16:56:44+00:00,[],
65,https://github.com/chiggs/support_tickets.git,2013-12-09 17:13:36+00:00,Cut-down testcases for various EDA vendor support tickets,0,chiggs/support_tickets,15053689,SystemVerilog,support_tickets,46,1,2016-03-03 23:21:22+00:00,[],None
66,https://github.com/freecores/ds1621.git,2014-07-16 20:59:52+00:00,DS1621 model,1,freecores/ds1621,21917223,SystemVerilog,ds1621,140,1,2021-11-27 02:42:09+00:00,[],None
67,https://github.com/tyxuanyuanlx/UVM.git,2014-11-15 16:37:11+00:00,,2,tyxuanyuanlx/UVM,26685963,SystemVerilog,UVM,280,1,2017-08-01 17:03:33+00:00,[],https://api.github.com/licenses/lgpl-3.0
68,https://github.com/blyste/Bomberman.git,2014-05-12 19:59:53+00:00,Bomberman on FPGA,0,blyste/Bomberman,19713250,SystemVerilog,Bomberman,2016,1,2019-04-05 20:14:52+00:00,[],None
69,https://github.com/nsdeo12/axi_vip.git,2014-07-19 05:26:43+00:00,Axi VIP,0,nsdeo12/axi_vip,22002688,SystemVerilog,axi_vip,200,1,2019-02-27 06:17:47+00:00,[],None
70,https://github.com/TM90/VerilogModules.git,2014-01-23 18:53:53+00:00,generic Verilog modules for reuse...,1,TM90/VerilogModules,16182063,SystemVerilog,VerilogModules,26,1,2019-11-11 15:04:23+00:00,"['generic-verilog-modules', 'verilog', 'systemverilog']",None
71,https://github.com/drloggers/xbar8x8.git,2014-06-12 00:33:14+00:00,Design & Verification of 8x8 Time Space Crossbar Switch,1,drloggers/xbar8x8,20749099,SystemVerilog,xbar8x8,222,1,2020-11-15 17:47:30+00:00,[],None
72,https://github.com/BenjaminSmith-cpe/Vic-1.git,2014-04-12 00:03:30+00:00,A verilog implementation of Tennenbaum's MIC-1 cpu in his textbook Advanced Computer Organization. ,0,BenjaminSmith-cpe/Vic-1,18692207,SystemVerilog,Vic-1,132,1,2022-07-05 01:04:31+00:00,[],None
73,https://github.com/rcls/terpine.git,2012-10-21 22:58:31+00:00,Good when mixed with codeine,0,rcls/terpine,6326645,SystemVerilog,terpine,271,1,2020-06-17 07:10:03+00:00,[],None
74,https://github.com/drloggers/xbar_Switch.git,2014-05-19 03:09:09+00:00,,0,drloggers/xbar_Switch,19927732,SystemVerilog,xbar_Switch,424,1,2022-02-18 16:48:59+00:00,[],None
75,https://github.com/mmanmath/Nexys3Display.git,2014-07-13 06:35:55+00:00,VmodTFT integration with a Nexys3 FPGA board,0,mmanmath/Nexys3Display,21784569,SystemVerilog,Nexys3Display,884,1,2018-12-16 00:38:25+00:00,[],None
76,https://github.com/freecores/pit.git,2014-07-16 21:05:11+00:00,Programmable Interval Timer,3,freecores/pit,21917848,SystemVerilog,pit,1540,1,2021-11-27 01:17:21+00:00,[],None
77,https://github.com/jgrossmann/4340_FinalProject.git,2014-11-03 15:46:54+00:00,Computer hardware design 4x4 network on chip,0,jgrossmann/4340_FinalProject,26125781,SystemVerilog,4340_FinalProject,5892,1,2022-05-12 15:35:29+00:00,[],None
78,https://github.com/freecores/gost28147.git,2014-07-16 21:01:03+00:00,GOST 28147-89 ,2,freecores/gost28147,21917357,SystemVerilog,gost28147,128,1,2021-11-27 02:27:04+00:00,[],None
79,https://github.com/Gorchakov1/Mips_flag.git,2014-08-19 17:37:49+00:00,,0,Gorchakov1/Mips_flag,23119492,SystemVerilog,Mips_flag,140,0,2014-08-19 17:45:24+00:00,[],None
80,https://github.com/suavesav/group_processors.git,2014-09-23 19:05:48+00:00,,0,suavesav/group_processors,24385422,SystemVerilog,group_processors,760,0,2017-12-22 20:56:54+00:00,[],None
81,https://github.com/ionave/project_5.git,2014-09-29 18:51:56+00:00,project_5,0,ionave/project_5,24608376,SystemVerilog,project_5,3456,0,2014-09-30 00:52:15+00:00,[],None
82,https://github.com/MacroBull/10189020-FPGA_Application_Work.git,2014-07-15 16:29:51+00:00,Work for 10189020-FPGA Application System Design,0,MacroBull/10189020-FPGA_Application_Work,21867242,SystemVerilog,10189020-FPGA_Application_Work,22704,0,2014-09-03 15:23:30+00:00,[],None
83,https://github.com/Gorchakov1/Mips_sv.git,2014-08-18 17:45:21+00:00,,0,Gorchakov1/Mips_sv,23080550,SystemVerilog,Mips_sv,168,0,2014-08-18 17:47:29+00:00,[],None
84,https://github.com/cms-gem-daq-project/GLIB.git,2014-10-28 12:52:44+00:00,GLIB firmware,2,cms-gem-daq-project/GLIB,25869124,SystemVerilog,GLIB,1144616,0,2023-01-28 03:32:08+00:00,[],None
85,https://github.com/arsene2007/551.git,2014-11-18 21:06:31+00:00,,0,arsene2007/551,26829951,SystemVerilog,551,140,0,2014-11-18 21:15:06+00:00,[],None
86,https://github.com/eozsahin/ASIC_Design.git,2014-05-19 15:33:18+00:00,ECE337 at Purdue University,1,eozsahin/ASIC_Design,19947365,SystemVerilog,ASIC_Design,1336,0,2014-05-29 04:11:37+00:00,[],None
87,https://github.com/dtzeng/ldv-f14.git,2014-09-20 23:21:16+00:00,"Logic Design and Verification (18-341), Fall 2014",0,dtzeng/ldv-f14,24276992,SystemVerilog,ldv-f14,3492,0,2014-10-03 04:41:59+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/Sanya2007/Clock.git,2014-08-27 16:58:19+00:00,,0,Sanya2007/Clock,23397934,SystemVerilog,Clock,148,0,2014-12-27 13:38:59+00:00,[],None
89,https://github.com/jamesdi1993/arm-microprocessor.git,2014-05-02 17:21:46+00:00,A stimulation of ARM microprocessor written in System Verilog,0,jamesdi1993/arm-microprocessor,19382540,SystemVerilog,arm-microprocessor,128,0,2019-09-19 17:42:16+00:00,[],None
90,https://github.com/klm2193/E155_Final_Project.git,2014-10-27 23:42:28+00:00,Microprocessor-Based Systems Final Project,0,klm2193/E155_Final_Project,25844434,SystemVerilog,E155_Final_Project,27384,0,2014-12-09 20:14:59+00:00,[],None
91,https://github.com/ayeohmy/VerilogBattleship.git,2014-09-26 15:24:38+00:00,Verilog Battleship for Lab 2b (240),1,ayeohmy/VerilogBattleship,24504640,SystemVerilog,VerilogBattleship,368,0,2015-11-05 03:04:47+00:00,[],None
92,https://github.com/ashuka24/e155-f2014-digital_keyboard.git,2014-10-26 22:54:40+00:00,,0,ashuka24/e155-f2014-digital_keyboard,25794436,SystemVerilog,e155-f2014-digital_keyboard,4968,0,2014-12-07 04:39:29+00:00,[],None
93,https://github.com/redmanduck/narrowwell-processor.git,2014-11-01 01:11:11+00:00,The latest generation core NW Processor,0,redmanduck/narrowwell-processor,26038371,SystemVerilog,narrowwell-processor,14209,0,2017-09-08 17:53:36+00:00,[],None
94,https://github.com/zakdam/enigma.git,2014-07-18 21:26:27+00:00,Enigma cryptographic machine,0,zakdam/enigma,21994945,SystemVerilog,enigma,480,0,2014-09-28 17:24:22+00:00,[],None
95,https://github.com/CicyCui/Kalman-Filter.git,2014-05-28 18:24:14+00:00,Asic Kalman Filter Designed for quadcopter orientation,1,CicyCui/Kalman-Filter,20267815,SystemVerilog,Kalman-Filter,388,0,2014-05-31 04:29:59+00:00,[],None
96,https://github.com/vaiganmann/conveyor.git,2014-11-22 19:41:48+00:00,,0,vaiganmann/conveyor,27010183,SystemVerilog,conveyor,524,0,2014-11-23 16:07:14+00:00,[],None
97,https://github.com/redmanduck/A0-processor.git,2014-08-31 15:43:51+00:00,Processors Project for ECE437 at Purdue,0,redmanduck/A0-processor,23516846,SystemVerilog,A0-processor,8468,0,2015-09-18 11:07:25+00:00,[],None
98,https://github.com/sternlabs/pulsar-fpga.git,2014-09-23 12:02:24+00:00,,0,sternlabs/pulsar-fpga,24369606,SystemVerilog,pulsar-fpga,152,0,2015-06-20 19:07:51+00:00,[],None
99,https://github.com/CodaP/ECE551_Project.git,2014-11-03 16:05:11+00:00,Group Project for ECE 551,0,CodaP/ECE551_Project,26126589,SystemVerilog,ECE551_Project,544,0,2014-12-12 21:12:19+00:00,[],None
100,https://github.com/pfynan/hw-svm.git,2014-11-03 16:45:39+00:00,,1,pfynan/hw-svm,26128341,SystemVerilog,hw-svm,464,0,2014-12-01 19:45:04+00:00,[],None
101,https://github.com/eclark/eclib.git,2014-06-26 21:29:47+00:00,Library of components for RTL digital design,0,eclark/eclib,21255643,SystemVerilog,eclib,130,0,2014-09-04 05:54:33+00:00,[],None
102,https://github.com/Kocha/systemverilog-report-package.git,2013-12-23 21:00:08+00:00,SystemVerilog Report Package,0,Kocha/systemverilog-report-package,15404515,SystemVerilog,systemverilog-report-package,2,0,2015-11-30 09:42:07+00:00,[],https://api.github.com/licenses/mit
103,https://github.com/auzyze/Vera-Learning-v1.0.git,2013-06-10 06:38:38+00:00,,0,auzyze/Vera-Learning-v1.0,10594814,SystemVerilog,Vera-Learning-v1.0,4,0,2018-04-13 06:52:39+00:00,[],None
104,https://github.com/JamesHyunKim/myhdl.git,2014-11-06 19:17:28+00:00,,0,JamesHyunKim/myhdl,26285632,SystemVerilog,myhdl,2836,0,2014-11-14 00:20:31+00:00,[],https://api.github.com/licenses/gpl-3.0
105,https://github.com/melt-umn/python-silver-grammar.git,2014-03-25 14:42:11+00:00,Silver implementation for Python,0,melt-umn/python-silver-grammar,18103622,SystemVerilog,python-silver-grammar,15,0,2023-02-13 05:59:24+00:00,[],None
106,https://github.com/freecores/synchronous_reset_fifo.git,2014-07-16 21:07:34+00:00,synchronous_reset_fifo with testbench,0,freecores/synchronous_reset_fifo,21918129,SystemVerilog,synchronous_reset_fifo,124,0,2014-07-17 13:49:29+00:00,[],None
107,https://github.com/mtao15/iClock.git,2014-11-13 23:34:38+00:00,Not dealing with this for now,0,mtao15/iClock,26613197,SystemVerilog,iClock,1244,0,2014-12-07 12:20:38+00:00,[],None
108,https://github.com/vaiganmann/traffic_light.git,2014-10-29 16:11:02+00:00,задание 2,0,vaiganmann/traffic_light,25929432,SystemVerilog,traffic_light,820,0,2014-10-29 16:11:39+00:00,[],None
109,https://github.com/HanCheng/Digital_Verification_of_LC3_Mircoprocessor.git,2014-07-26 04:11:39+00:00,Using SystemVerilog to build up testbench environment to verify the functionality of LC3 mircoprocessor,0,HanCheng/Digital_Verification_of_LC3_Mircoprocessor,22278185,SystemVerilog,Digital_Verification_of_LC3_Mircoprocessor,120,0,2014-12-11 22:32:37+00:00,[],None
110,https://github.com/Yanqing-He/Matrix_Vector_Multiplier.git,2014-06-27 14:01:58+00:00,,0,Yanqing-He/Matrix_Vector_Multiplier,21277638,SystemVerilog,Matrix_Vector_Multiplier,136,0,2014-12-14 21:49:27+00:00,[],None
111,https://github.com/nsdeo12/eth_new.sv.git,2014-07-16 08:19:14+00:00,,0,nsdeo12/eth_new.sv,21892572,SystemVerilog,eth_new.sv,164,0,2014-07-17 01:05:04+00:00,[],https://api.github.com/licenses/mpl-2.0
112,https://github.com/johan92/fpga-quadtree.git,2014-08-27 17:38:13+00:00,,0,johan92/fpga-quadtree,23399174,SystemVerilog,fpga-quadtree,89,0,2018-04-07 20:52:02+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/eldesh/uvm_study.git,2014-08-27 05:15:19+00:00,study UVM and SystemVerilog,0,eldesh/uvm_study,23377673,SystemVerilog,uvm_study,136,0,2014-08-27 05:16:12+00:00,[],None
114,https://github.com/163club/cache.git,2014-05-07 21:13:11+00:00,,1,163club/cache,19550555,SystemVerilog,cache,166,0,2014-06-12 16:19:22+00:00,[],None
115,https://github.com/grantgumina/337-Final-Project.git,2014-04-16 16:39:01+00:00,,0,grantgumina/337-Final-Project,18847380,SystemVerilog,337-Final-Project,1481,0,2014-06-23 15:33:14+00:00,[],None
116,https://github.com/Tenchumaru/Flurbie.git,2013-12-05 01:55:49+00:00,FPGA,0,Tenchumaru/Flurbie,14941307,SystemVerilog,Flurbie,340,0,2023-01-21 19:29:40+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/cbo1618/coen207_p1_tinyALU.git,2014-10-17 21:18:41+00:00,,0,cbo1618/coen207_p1_tinyALU,25377614,SystemVerilog,coen207_p1_tinyALU,348,0,2014-11-26 00:20:08+00:00,[],None
118,https://github.com/jza00425/ethernet.git,2014-10-14 18:00:39+00:00,,0,jza00425/ethernet,25219401,SystemVerilog,ethernet,672,0,2014-10-14 20:12:55+00:00,[],None
119,https://github.com/BenjaminSmith-cpe/cpe142TermProject.git,2014-11-22 20:19:34+00:00,Three stage pipelined MIPS CPU in System Verilog,0,BenjaminSmith-cpe/cpe142TermProject,27011232,SystemVerilog,cpe142TermProject,4020,0,2021-01-27 21:22:03+00:00,[],None
120,https://github.com/seblovett/ELEC6016.git,2014-02-15 09:31:44+00:00,,0,seblovett/ELEC6016,16859930,SystemVerilog,ELEC6016,2156,0,2015-09-29 13:06:47+00:00,[],None
121,https://github.com/rfukatani/easy_uvm.git,2014-09-22 08:28:51+00:00,,0,rfukatani/easy_uvm,24320522,SystemVerilog,easy_uvm,176,0,2016-08-12 08:41:32+00:00,[],None
122,https://github.com/88Fuzz/ee337project.git,2013-11-16 21:41:26+00:00,,0,88Fuzz/ee337project,14455557,SystemVerilog,ee337project,556,0,2016-12-21 06:18:45+00:00,[],None
123,https://github.com/vaiganmann/serializer.git,2014-10-29 16:11:15+00:00,задание 1,0,vaiganmann/serializer,25929442,SystemVerilog,serializer,736,0,2014-10-29 16:11:35+00:00,[],None
124,https://github.com/jsmonson/Homework9.git,2014-11-07 19:54:43+00:00,,0,jsmonson/Homework9,26335448,SystemVerilog,Homework9,392,0,2014-11-07 22:33:03+00:00,[],None
125,https://github.com/ayeohmy/VerilogBreakout.git,2014-11-03 13:46:42+00:00,Breakout in Verilog for Lab 3b,0,ayeohmy/VerilogBreakout,26120336,SystemVerilog,VerilogBreakout,172,0,2014-11-04 21:30:40+00:00,[],None
126,https://github.com/tenthousandfailures/vffmacros.git,2014-09-01 03:52:49+00:00,Verilog flip-flop macros suggestion by Chris Drake,0,tenthousandfailures/vffmacros,23530005,SystemVerilog,vffmacros,124,0,2014-09-01 03:55:12+00:00,[],None
127,https://github.com/jza00425/SingleCycleARM.git,2014-10-15 21:10:58+00:00,,0,jza00425/SingleCycleARM,25273729,SystemVerilog,SingleCycleARM,700,0,2014-10-23 20:20:50+00:00,[],https://api.github.com/licenses/unlicense
128,https://github.com/pbrit/course_work32.git,2014-10-26 15:12:29+00:00,,0,pbrit/course_work32,25777571,SystemVerilog,course_work32,160,0,2014-10-26 15:13:16+00:00,[],None
129,https://github.com/grantgumina/ece-437-fall-2014.git,2014-09-22 21:38:27+00:00,Purdue ECE 437 processors class,0,grantgumina/ece-437-fall-2014,24346553,SystemVerilog,ece-437-fall-2014,44384,0,2017-02-06 10:42:47+00:00,[],None
130,https://github.com/zakdam/drr_scheduler.git,2014-11-03 10:02:33+00:00,,0,zakdam/drr_scheduler,26113053,SystemVerilog,drr_scheduler,132,0,2014-11-03 10:04:03+00:00,[],None
131,https://github.com/ysscoding1/given.git,2014-10-24 19:03:59+00:00,Given files for ECE 411,2,ysscoding1/given,25703536,,given,128,0,2014-10-23 18:03:09+00:00,[],None
132,https://github.com/davide-baldo/verilog.git,2014-08-03 17:37:01+00:00,"verilog experiments, simple CPU",0,davide-baldo/verilog,22579926,SystemVerilog,verilog,90,0,2021-11-08 07:05:43+00:00,[],None
133,https://github.com/jza00425/ARM_Pipelining.git,2014-11-15 21:10:13+00:00,,0,jza00425/ARM_Pipelining,26694071,SystemVerilog,ARM_Pipelining,1000,0,2014-12-06 21:11:36+00:00,[],https://api.github.com/licenses/unlicense
134,https://github.com/aaronferrucci/dcpu16-model-SystemVerilog.git,2012-04-21 21:07:48+00:00,"Behavioral model of the DCPU-16, in SystemVerilog.",0,aaronferrucci/dcpu16-model-SystemVerilog,4099564,SystemVerilog,dcpu16-model-SystemVerilog,116,0,2018-01-31 21:49:01+00:00,[],None
135,https://github.com/eclark/daedalus.git,2014-05-14 19:16:35+00:00,,0,eclark/daedalus,19792822,SystemVerilog,daedalus,176,0,2015-04-22 15:15:55+00:00,[],None
136,https://github.com/oddball/genericSwitch.git,2014-01-02 19:28:42+00:00,,0,oddball/genericSwitch,15591761,SystemVerilog,genericSwitch,29,0,2017-03-23 23:00:47+00:00,[],https://api.github.com/licenses/gpl-3.0
137,https://github.com/mnicol/DigitalOscilloscope.git,2014-11-22 04:38:19+00:00,Digital Oscilloscope created for ECE 551 Digital Synthesis and Design,1,mnicol/DigitalOscilloscope,26988766,SystemVerilog,DigitalOscilloscope,571,0,2014-12-12 22:31:06+00:00,[],None
138,https://github.com/vaiganmann/stat.git,2014-11-11 10:33:05+00:00,,0,vaiganmann/stat,26480352,SystemVerilog,stat,21060,0,2014-11-17 23:56:18+00:00,[],None
139,https://github.com/jilikuang/CHD-lab2.git,2014-11-07 04:03:42+00:00,Lab 2 of Computer Hardware Design,0,jilikuang/CHD-lab2,26303166,SystemVerilog,CHD-lab2,136,0,2015-04-11 06:30:25+00:00,[],None
140,https://github.com/lixf/341-p3.git,2014-10-08 19:59:35+00:00,USB lab,0,lixf/341-p3,24958180,SystemVerilog,341-p3,912,0,2015-08-31 02:49:00+00:00,[],None
