{
  "creator": "Yosys 0.9+4081 (open-tool-forge build) (git sha1 862e84eb, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$2673": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$2674": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2675": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2676": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2677": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2678": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2679": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2680": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2681": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2682": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2683": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2684": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$2685": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$2686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2691": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2692": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2693": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2694": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2695": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2696": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2697": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2698": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2699": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2700": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2701": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2702": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2703": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2704": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2705": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2706": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2707": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$2792": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$2793": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$2794": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$2795": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2637": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2638": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2639": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2640": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2643": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2645": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$2792_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$2793_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$2794_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$2795_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$2796": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$2797": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$2798": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$2799": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2649": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2650": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2651": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2652": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2653": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2654": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$2796_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$2797_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$2798_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$2799_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$2804": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$2805": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$2806": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$2807": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2664": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2665": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2666": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2667": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2668": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2669": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2670": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2671": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2672": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$2804_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$2805_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$2806_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$2807_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$2800": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$2801": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$2802": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$2803": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2655": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2656": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2657": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2658": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2659": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2660": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2661": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2662": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2663": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$2800_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$2801_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$2802_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$2803_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "neorv32_hx4k_top": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "uart_rxd_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "uart_txd_o": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "gpio_o": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8 ]
        }
      },
      "cells": {
        "neorv32_inst.clk_div_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 9 ],
            "CO": [ 10 ],
            "I0": [ "0" ],
            "I1": [ 11 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 12 ],
            "CO": [ 13 ],
            "I0": [ "0" ],
            "I1": [ 14 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 15 ],
            "CO": [ 12 ],
            "I0": [ "0" ],
            "I1": [ 16 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 17 ],
            "CO": [ 15 ],
            "I0": [ "0" ],
            "I1": [ 18 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 19 ],
            "CO": [ 17 ],
            "I0": [ "0" ],
            "I1": [ 20 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 19 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 23 ],
            "CO": [ 21 ],
            "I0": [ "0" ],
            "I1": [ 24 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 25 ],
            "CO": [ 23 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 10 ],
            "CO": [ 25 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "neorv32_inst.clk_div_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 28 ],
            "I0": [ "0" ],
            "I1": [ 29 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 31 ],
            "E": [ 32 ],
            "Q": [ 33 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 35 ],
            "E": [ 32 ],
            "Q": [ 29 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 36 ],
            "E": [ 32 ],
            "Q": [ 11 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 37 ],
            "E": [ 32 ],
            "Q": [ 9 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 38 ],
            "E": [ 32 ],
            "Q": [ 14 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 39 ],
            "E": [ 32 ],
            "Q": [ 16 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 40 ],
            "E": [ 32 ],
            "Q": [ 18 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 41 ],
            "E": [ 32 ],
            "Q": [ 20 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 42 ],
            "E": [ 32 ],
            "Q": [ 22 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 43 ],
            "E": [ 32 ],
            "Q": [ 24 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 44 ],
            "E": [ 32 ],
            "Q": [ 26 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 45 ],
            "E": [ 32 ],
            "Q": [ 27 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 12 ],
            "O": [ 38 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 16 ],
            "I3": [ 15 ],
            "O": [ 39 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 13 ],
            "O": [ 35 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 9 ],
            "O": [ 37 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 18 ],
            "I3": [ 17 ],
            "O": [ 40 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 19 ],
            "O": [ 41 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 21 ],
            "O": [ 42 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 23 ],
            "O": [ 43 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 25 ],
            "O": [ 44 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 10 ],
            "O": [ 45 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 9 ],
            "O": [ 36 ]
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 28 ],
            "O": [ 31 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 33 ],
            "Q": [ 46 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 29 ],
            "Q": [ 47 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 14 ],
            "Q": [ 48 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 20 ],
            "Q": [ 49 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 22 ],
            "Q": [ 50 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 27 ],
            "Q": [ 51 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 11 ],
            "Q": [ 52 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_div_ff_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 9 ],
            "Q": [ 53 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 54 ],
            "Q": [ 55 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 56 ],
            "Q": [ 57 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 29 ],
            "O": [ 56 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 58 ],
            "Q": [ 59 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 14 ],
            "O": [ 58 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 60 ],
            "Q": [ 61 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 49 ],
            "I3": [ 20 ],
            "O": [ 60 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 62 ],
            "Q": [ 63 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 50 ],
            "I3": [ 22 ],
            "O": [ 62 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 64 ],
            "Q": [ 65 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 27 ],
            "O": [ 64 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 66 ],
            "Q": [ 67 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 52 ],
            "I3": [ 11 ],
            "O": [ 66 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 68 ],
            "Q": [ 69 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 53 ],
            "I3": [ 9 ],
            "O": [ 68 ]
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 33 ],
            "O": [ 54 ]
          }
        },
        "neorv32_inst.clk_gen_en_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 70 ],
            "Q": [ 71 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_en_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 72 ],
            "Q": [ 73 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.clk_gen_en_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 71 ],
            "O": [ 32 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100110011101110000000001110111000000000111011100000100011101110010001001110111000000000111011100000000011101110000000101110111010001000111011100000000011101110001000101110111000000000111011100010001011101110001000101110111000000000111011100000000011101110",
            "INIT_1": "0000001011101110000000001110111001001100111011100000011011101110000000001110111011001100111011100100010011101110000000101110111010001000111011100100010011101110010001001110111000000000111011101100110011101110000001001110111000000000111011100000000011101110",
            "INIT_2": "0000000011101110100010001110111000000000111011100010001011101110000000001110111000000000111011100000000011101110000010001110111000000100111011101000100011101110111011101110111000000100111011100010001011101110010011001110111010001100111011100000000011101110",
            "INIT_3": "0000000011101110000000001110111000000000111011101000110011101110100010001110111001000100111011100100010011101110000000001110111000000000111011100000000011101110100010001110111010001010111011101000100011101110000000001110111010001010111011100000100011101110",
            "INIT_4": "0000000011101110100010001110111000000000111011101000100011101110000000101110111000001000111011100100110011101110100010001110111000000010111011101000100011101110100010001110111000000000111011100000000011101110000000001110111010001010111011101000100011101110",
            "INIT_5": "0100111011101110000100001111111010111011111011110101010011111110001100101111111000011000111111101011101011101111000100011110111010001100111111110000000011101110001010111110111010111010111011101000100011111111000000001110111010001000111011101000100011101110",
            "INIT_6": "0000101011101110000010001111111010001001111111110010101011101110010101001111111010011010111111100001000011111110000010001110111100010000111111101000100111101110010101001111111010001000111111110101010011111110000100011110111101000100111011101010101111101111",
            "INIT_7": "0001000111111111111011101110111000011010111111100000000011111111100010011111111101100110111011101001100011111110000110111110111000010001111111111000101011111110000100011111111110001000111011110100111011101110000100001111111010001011111111100110011111101111",
            "INIT_8": "0111011111111110000100101110111011001101111011100010001111101111000000101110111100100010111111100100011011101110000000011111111100101011111011110010001011101110100010011110111100110111111111111001100011101111000010001110111100100010111011101101110111111111",
            "INIT_9": "0000000011101110010101101111111000000000111111111001100111101111010011001110111100000001111011100000000011101110000000001111111010011001111111111001110111111110000100011111111000100010111011101001101111101110000100001110111101110111111111100001000111111111",
            "INIT_A": "0100010011111111001100111110111001010101111111110000010111111110000000001110111001100110111111110000000111101111000100101110111001000101111011100000000011111110000100001110111100010001111111100000000011101110010011011111111100000000111111100100010011101110",
            "INIT_B": "0000000011101111000100011110111001000101111011110000000111101110010001101110111000010000111011100001010011111110000000001110111001000101111011100011001011111110010001001110111000110011111111110100010011101110001000101111111101000101111011110010101011101110",
            "INIT_C": "0000000011111111000000011111111110001000111111110000000011111111000000001111111110001000111111110000000011111111000000001111111100000000111111111000100011111111000000011111111100000000111111110000000011111111001000101111111100000000111111110000000111111111",
            "INIT_D": "0100110011111111001000101111111101000100111111110010001011111111000000001111111100100010111111111000100011111111001010101111111101000100111111110010101111111111000000001111111100001000111111110000000011111111000000001111111100100010111111110000000011111111",
            "INIT_E": "0000000011111111000000101111111100000000111111110010001011111111000000001111111100000000111111110000000011111111000000001111111100100011111111110000100011111111000000001111111100001000111111110000000111111111000001001111111100000000111111110010001011111111",
            "INIT_F": "0100111011111111000010011111111100100010111111110000100011111111000000001111111100001010111111110000000011111111000000001111111100000100111111110000000011111111000000001111111100000000111111110000000111111111000000001111111100000000111111110000000011111111",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RADDR_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 79 ],
            "I3": [ 80 ],
            "O": [ 101 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 104 ],
            "O": [ 80 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RADDR_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 104 ],
            "O": [ 79 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100010011001010010000101010010001100000000011001000000010001100011001001100000000000000100000000000000010000110010000100010110010001010101001001100000000001110111000100010110011000000110011101010011001101000110000101110110000000000000001000100010001001010",
            "INIT_1": "0000011011100000000000000000110000000100110010100000001001101100000000001000010011101110111000000100010001001010000001100110100010001000100001100100110011101000010001000110100001000100011010000000110011100000010000000100111001000000100001100010000000001100",
            "INIT_2": "0010000001001010000010001110001000100000010010100000001010100100000010001100101000000000000011100000001000101100001001001100101000000000010011101000100010000110110011101110000011101000110001101000001000100100011011001100000001101010111001000100000000101100",
            "INIT_3": "1110000000001010000010101010000000000000000011101010110011000010001010001100011011000100010010100010110011100010101000000000011000001000110000100010000001101010111010001010011000001000111000101010100011100010000000000110100000001010111000000010000011001010",
            "INIT_4": "0010000000001100110010001000010001100000000011001000100010000110000010101010010010000100110010000100110011000010000010001100001000001010101001001100100010100100010011001100000001000000000010100010100010000010000010101010000011101000101000100000100010000010",
            "INIT_5": "0100010011101010000000000000111010001011101001000100010001000010011000100011100100000000101011101000101110100000001000010001110010101101110000100000000000110111101000101111100110001010111100011010100111010000000000000100100010101000110000001000100011000000",
            "INIT_6": "0000000010111111101000001001101111001001100000110010001010111100000001000100100010101000101101110000000001000010001000011000111010000000000011101010100111000011010001000110101010101001101001100100011001100000000000010000111011100100011110101010101110110100",
            "INIT_7": "0000000000010110111011101110000001000000101010100000000100011111101010011001011000101110111110001010100010000110000000001111101100100001000011101000100010110111001010011001111010001011111100000110010011111010001000000000111010001001101001110110011101110001",
            "INIT_8": "1110011111101000100000011011111111001101110100111010001100111100000010011011111000101011101111000100010001101010010001010100101101100011101110000010001000111000101010011001011000101111111110001010100110000110000000111011110000100011011010001100111011110001",
            "INIT_9": "0000001000111101110001000110101000000001000011101000100110000101011001011100100001100001000110011000000000011100001000010001100110001001100001011010110011010000100000000001111000001010111000001000100111100010100000010001011011100110011110000000000110001110",
            "INIT_A": "1100010101011011001001111111010001000101110100000010000111010100000000001001011001000111111100010000000110010110001001011111011100000101111100010000000110000100000000011011010000000000111100000000000011100000110001001110100010000001001011010100110011101000",
            "INIT_B": "1000010101000000101000010001110001000101010110000000110111001110010001100111100000001101110000100000100011101100000000000011110001001101110110110010001000100100110001000101001000100011001111000100110011011010001000110010110101000101110100101010001010111100",
            "INIT_C": "1100000000111000000000010011100001001000101000010001000000101000111000000000101110011000101000010101100010011011000110001000101101111000100110110010100010110010011000010001100000000000101101100001010011000110011110111011110000101110111000000110100110011000",
            "INIT_D": "1100010001001011101001100110100101000100010110110111101010100001010100001000011110100010011111010100100011010110111000100110110111000100010110100010001100111000010000000000100111110000000010001011000000001001010010001000001101000010001100010000000010010011",
            "INIT_E": "0001100011001011000010101110100110000000010110100010001001101000101000000111101000100000011010101000000001111000000000000100101110000011011110000000000001001010000000000110100110000000011010011100010101111100010000001100011101100000000011111011111011100001",
            "INIT_F": "0100010011101011010001010101101001100010001010011011000000001000110000000000100000110000001010100101000100111000000010001011110000101100110110000000100010001100001110001100100000001000110010011010000101011000000010001100100100101000110110000000100011011000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000101000001000111000101110000000001100000011000000111000000100100010100000000001101100100000101100100011000110010010000100010001000010001001000000111000000010110000000000110000001110100011100100110010001000000011001000100000001110000011100000111000000010",
            "INIT_1": "0100100001000000000011100000011000001010000010100000110000001100000011101000011000100010001000000000101000001010000011000100100000000100000001100000001000000000000000000000000000000010001000000000000000100000010000100000110010100100000001101000011000001100",
            "INIT_2": "0100101000101010000001100110001000000110001010100000110011000100000000100000001000000110000000100110000001100000010010100010101000001110001011100000011000100110000000000000000010001110101001100000110010001100000000100010001000100110011001000000010001101100",
            "INIT_3": "0100101010101100110000100110000000001010001011000000001000000010000001100010011000001010101010001000101010100010000010101000111011000110001000100000111000101010000001100110011000000110011000100000001001100010000010000000100001000100010000000100101001101010",
            "INIT_4": "0110100000000110011000000010010000101100001010000000010000000010110000000100000001000110110000100000001000000010000000100000001000001100100000000000010000000000000001100110001000001010000010101000111010100010000011101000010000000110001000000100001000100110",
            "INIT_5": "0000101000001010000011110000101000010100000101000000101000011011100110010001000010100100000011100001010100010000000110100000111100010011000000010010100000001111100011010000000100010000010000010000000100000000010011100100100001000110000000000010010001000010",
            "INIT_6": "0000111000000110100001100000101100000011000100100000100000001100001010000011100100100000000001100001111100001001100101101001000010110100100101100011010001110000000010100000101000010110001101100001101000101001100101101001111010000010100110100000010000010101",
            "INIT_7": "0001111100011110000000000000000000001011000110100001111000001110000100110001010000001000000010000001001000010100001011000000101000101100000110100010010000100100000011110000110000000101010000000001101100011010000011100001111000010110000101100000100100011001",
            "INIT_8": "0001100110011001000011110000111100000010000000110000110010001000000101100000001100010101000001000000001000000010010001100001001000001000000010000000110000011000000000100001010100001000000010000000001000100110001011100011110100001100010010000000001000100000",
            "INIT_9": "0011110010000100000110100001101100001110000010100001011000010100000010010001100100011010100000010011110100011110001011010001101000100001001001010010000000110000000110010001011010000100110000000001011100010011000111111001111000011001100110000001111000011111",
            "INIT_A": "0001101010001010000111001001010000001010000000010000010000010100100011011001011010011000000000001001010010010010100000110010001100101011100000010001101100010101001101111011010000110101011100000010010010000000000110101011100000011111100111010000000000100000",
            "INIT_B": "0000111101010000000011100000010100101000000000100000010000010011000110000000000010000001010000110000111000100100000011100001010000000010000000010000110000000100000010110000001100000100000011010000001000010011000001010000110000000010100000100000110100010100",
            "INIT_C": "0010111000001100001011001110000000100101010100010010111101111100000011110100110101000011001100010100001100010001011001010101001101000111011100110100011001100110010001100100111000000011000101100000001110010001000111010101010001001011110000010000110001000100",
            "INIT_D": "0000101100001011000010010001100000001011100000111000010101000101000001110101011100001101000011010000011001000110000011010000110100001010000010100000110010000000000010111001000100001001110100000000101111010101100010010100011100001101100010010000010100000111",
            "INIT_E": "0100000101010011010000010001000100000110010000100000010110010001000100111111001000000011100110010100010011001000011011001000101101001000110010000100100100000011000011110110000100001111000000010000110000100000000001110100010100001111010101001100110100000001",
            "INIT_F": "0000001100000011000001100000101000000000000010010000010100011001000001110001100101001011001111100101100000011100000000000000010000000010000100000010000100000111001001010100001100100100001000010010100001101000001000000010001101100100011000100110011000010000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100010001001100001000001000001001000000001000000000000000101000010001001110010000000000111000000000000010000000011001000100010000100000000000101000000000000000011000100010001000101000000010001110101010101110111000100010001010001000001000000100001000000110",
            "INIT_1": "0010000010000000000000000010000000000010000010100010000000000100000000001010000000000010000000100000001000100010001010001000110000000000000000000100110011101100010001000110010000000000001001000100010001100100000000000000000001000000100000000000001000000000",
            "INIT_2": "0010000001000010000000000100000000100010010000100010001010100010010010001100100000000010001000100100000000000010001000100000111000000000000001000000001000100010001000100010001000100010000010100010001010100010110001000110010001100110000001000100000000100000",
            "INIT_3": "0010000001000000001000100110100000000010001000100110001000100010111010001000100001000100010001100110011001101100101000001000001010000000010010101010001001100000011000100010000010001000110010000010001001100000000000000110000010101000110010000010000001001000",
            "INIT_4": "0000000000100000010000000010000000000000001000000000000000000000001000000000100000000000001001001000001000000010110010101010101000100000000010000100000000100000100010001010110000000000010000100000000001000000000000100110101000000000010000101000100011001000",
            "INIT_5": "0000000000001010000000010000000000100010001100110000000110000000001000100111001100000100010011000010001101110010001000010011000001100001000000000000000010010001001000100111101100100010011100110000000101110000100000000110000000000000011000000000000001100000",
            "INIT_6": "0000010001011100000000000101100100000001010000010010001000101010000000010010000000000000000100000000001111100010000000000001100100000001000000010010000001010001001000010000000100000000000100010010000110000010001000000001000101000101010101000010001100110011",
            "INIT_7": "0000000110010000001000100010001000000001010010100000000100010000000000100001001000000000100000000010000000000000000000000101100000000001000000010000010000010100001001011101010100100001010100100010001000011011001001010000010000000100010101010010001110110010",
            "INIT_8": "0010001110111010100000010001001000000001000100000000000000010000100001010101110000101011101100100000000000000010000000010001010100000000010110000000000101010000000000010001000101000000100100000000000000010000001000010001101100100010011100100000000000010010",
            "INIT_9": "0000000100010011000000010000001100000000000100000000000000100000000010010011100100000001011100000000010101110100000000010111000100000001001100000100000100110000100000000001000000000000010000000000000101010010000000011001000010001000000110001000000100000000",
            "INIT_A": "1000000100010000000000001101000101000101111101000000000110110101000000011001000000100011101100100000000010010001000000011001010001000101111101000010000110110000000000011011000010000000111100001000000011100000000000000010000010000001001000001000000000101000",
            "INIT_B": "0100000100111001100010011011100001000100011101000000000101011001001000010001000000000001000110000000000010110100000000010010000100000001000110000110001010110010010001011100010100000001000100000000000100010001000000010001000101000100110101000010001100110010",
            "INIT_C": "1000000001110000000100000110000010001000111010000000000001110000000000010101000100000000011000000001000001001001000110011100100000010001010100011010100011011000001100100100000000100000100100000000000010010000001100111010001001001000000101100101000011100000",
            "INIT_D": "0000000000000001100000000000000110000001000100001001100001001001111001000000010011100011001100101001100011011100010000010001100010010000000100000001000001000000000000000110000000000000011100001000000101110001000010000100100010100010011000110000000101010000",
            "INIT_E": "0000000001001000001000000100100000010000010100000010001001110010000000000101000000100000010100000011000001110000000000000100000000110010011000100000000001010000000000010110000100000001011100011001000001100000001000011001000101000001000100010111001100111111",
            "INIT_F": "0000000100010011000100000000010000000000010000000000000001110000100000000111000000000000010100000011000001100001000000000011100001000000001110000000000000111000000000000111100000000000011010000001000001100000100000000110100000000000011110000000000001111000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100111011001100000001100000110001001000000011101000110010001010010001000100111000000000000010100000010000001110010000000100000000000010000000000000100000000000011000100010011011000010000011000110101011101110001011100010001000001000100010000000111000000010",
            "INIT_1": "0000010000001100000010000000100010001010100010100100110001001100000001000000110000000010000000100000101000000010000011000000110000000000000000100100110001000110010001000100011000000100000001100100010001000110000000100000101001000000000011000000111000001000",
            "INIT_2": "0000101000101110000000100010011000000010001011100010001000101010000011100110011000000110000001100000001000000110100011101010111001001110011011100000011000100110001000100010001000001010001010100010011000100010010011001100110001000010001000100000010001001100",
            "INIT_3": "0000001000100100000010100010010000000010001001000000001000000010110010101010111001000110011001000100111001100110000010100000011000001010101011101000101000100110000000100010011010001000100011000000001000100110100000000000110010001000100011001000101010101110",
            "INIT_4": "0000110000001110000001000000011010000000100001100000000000000010000010000000000011001000100011000000001010000010100011101000101000001100000000000000010000000000100011001000100000000010000001100000100000000100000010100010011000000000000001001000100010001100",
            "INIT_5": "1010101010101010000111110000111100100010001000100011000100000011001000100010011010101100100010100010001100110110000010110010011000000011000000000010000000010110101010111011111000100010001001110000000100000111100000000000111000000000000001100000000000000110",
            "INIT_6": "1000110010011000100110101001110000010010000101101010101010101110000110010000100000000000000001000001001000000101100011001000110000000001000000010010000000000110000010100001000000100000001000000001001100000001001001000000001001010100010001010010001000100010",
            "INIT_7": "0001000000000001001000100010001010111011101011100001101000001011000100110001010000000000000000000001001000010100100110011001110000001101000111000000010000010110000101110000010000000011000001011011100110011000000111110000101000000100000001000010001000100010",
            "INIT_8": "0010101000101010001010101011101100000010000100100000010000000101000111011000100000101011001000110010001000100010000101100000001110001000100011000001100000001101000000100000011000000000000100010000000100010100100110101000100000101010001011100001001000000010",
            "INIT_9": "0000001000000000001000110010001100000110000001100000000000000010000000000000001100010001000101100000010100000011000010000001111100010000000001100001000000000011000110010001011000001000000011000010001000100111000000110001001100001000100010000000101010001000",
            "INIT_A": "0001100000010000000000000000100001000101010011100101010101011111000101010000111000110010001110100000010000001010000001000001100101000100010011100001001100111111000000010001101100011000100111100000000000001110100010011000101100001000100110100000100010001010",
            "INIT_B": "0000110001000111000010000001001001001100010101110001100000010010000100000001000000011101000001100100010001010110000011010000011100001010000100100010011100101011010001000100110000000001000010000001000000010000000101010001100101000111010011000011001100100010",
            "INIT_C": "0000100100011111000010001000011010001000100011100000000100010111000000110000011100000000000001100000100100011101000010010001010100000001000101111000101110111111000000100010111000000010000011000000001000001000001000110011001100001110000000000000000000000110",
            "INIT_D": "0000000100001001000011010001110000000001000010010000100100001001000011100100110000101111011011111000111110011101000001010100010100001001000110010000000000001100000010001000011000000001000111110000100110000111000010001000011000101011001011110000100110000111",
            "INIT_E": "0000000000000110000000000000010000000011000101010010001000100111001000100000010000000010000001010000001100110111001000000000011100100010001001100000000000001110000010010000011100000001000011110000100000000010000010110000001100001111010101100010111100100011",
            "INIT_F": "0010001100100011000001100000101000000000000011010000000000001110000000000000111000000000000001000000101100111111001010000010110100001000000010110000000000000111000000000000011100000000000001110000000000000110000010000000111100000000000001110000000000000111",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1000110010001110100000000000100001100010000000001010100010001000100001100000010000000000100010000000000000001000110011000000000000000000001000000010101000000010111011100000001010000000010001001000101011001010101011001100101000100000010000001000100000000010",
            "INIT_1": "1100010001000100000000000000000011101110101010100100110001000100000000100000100011001100000010000110011000100010100010001000100000001000010001000110000000000100010001000010010000000000000000100010000000000110000000000000000000100100101000000000000000000000",
            "INIT_2": "0000010001000000101011000110110001000000000000000010000000001110011001100110000000100010000000100000010000000000100010001010101001001100010001101010101000101010111010100000101000000000000000100000000000000010000000000000010001000000000000000110010001100000",
            "INIT_3": "1110111000100000111010101010101000000000001010100000000000100010011010100010101000001010000011001010111010001100000000100010000000100100000000000110000000100010101001100010100010000000000011001110001000100100101000100110001000000000010011001000110010001110",
            "INIT_4": "0010001000000000001000000000100001001110000000000000100000001000000011000000100010101000100010000100000000100000110000000100101000001000100001001000000000000100100011000000100001000100000000100100100010001000111001000010000000000100000000001000000000001000",
            "INIT_5": "1110111010101010001010110000000010000010000110101100110100000000010001101001101011001110110011001100100100010011100000010001000000000011000010000010100000110011110010101001101111100011000101101010101101010000101010000100010010000110000010000000100000001100",
            "INIT_6": "1100110011011101110010001000100011001110000100011000100010001010010001010000000010001000000110001110001100000000100010001001100000000001100000000010001000010100100000110000001100101000010111100110010100000000101000000001000000001001001111011000000000010010",
            "INIT_7": "0000010001110010011000000000001011101111101110101010000100010000000000000001100000100110000010001000100000000010110010011000100000100011001000111000100100001000011001110111011010000001001101101110110010011001111000110010000011000100010111001000000000010010",
            "INIT_8": "1100111010011010101000111011101010001111000110000000001100010000000010010001010000000001000100100010001000100010001000110001000011001100100010001110001100010001100000000001100000100001100010010010100100010010101010111011101000100010000001100100110000011000",
            "INIT_9": "0000000000000000011000110010001000000000100000001010000000001000011000110001000001000111000100000100010101010100011000100001000100101001000110010000101100011000000000000001000000000010000001001110001100111010001000110001000000100000100100001000010010000100",
            "INIT_A": "0000010000000000000000100101110011100101000101000110011111010100010001011001100001001110000000100000110000011000000010011001010000101100100011001000000100010000100000010001101000100000000001100100000000100000100011011010101001001111010000010000101000001010",
            "INIT_B": "0010000100010000000000111001110000000101100001000000000000011101000001001001100110000001000110000100010101011111001001011001000000000001000110010010001100010011010011010001010110100011000100000010010010010001001000010001000011000101000111010010001100010010",
            "INIT_C": "0011000000011000011001000000101011011000001010000000010000000010000000010001000101100100001000110101000000010000000101110001000100111011000010011111110100011001110000000000000010110000000100001001000001001010000001001100011001010101011001000010011000001000",
            "INIT_D": "0101000000010000000100110000000110010001001000001001100000000001000100000100000001010010010110110100110001001100010000000100010010010100000100000100011000000000111111000000000001100010000000000000111100010001100010000000100101010001000100111001110110000001",
            "INIT_E": "0101000011000000010100011101010101010101000100000110010100000110010101010111000001100100011001000011000100110000000000100000010001100110000000100101010000000100110011000101001101100100010001010010100001000010000000010001000100001100010101011100011001001111",
            "INIT_F": "0010011000100011001000100100010011100100000000000110001100000000001011000000000000000001000000000101111100000011000110010001100000010011000110010000000000000000001010110000010000101100100001001000011011000000000001000100010001110010000100000111000000010101",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100110011001000000000000000000010000000000000001000100010001000010001000000010001000100010011000000000000000010010001000100110010001000000000101000000010000000101010001000100000000000000001000010010000000100001000100000010000100010001000001100100011001010",
            "INIT_1": "0000000001000000001000000010000010001000100011100100110011001100011000000110010000100010001000000110011010101010100010001000100010101010001010100100010000000100010000000100011001000100000000000100010001000100110010001000000000000000000010000000000000000000",
            "INIT_2": "0000000000000110000010000000110010001000100011100010000000100000001000100010001000100010001000100000000000000000100010001100100001001100110001000110001010101110001000000100111011001000100000001010101010101010001000000110010000100110011001001110110011101100",
            "INIT_3": "0010101010100110000000100000010000000000010001000000000000001000101000101010001000001100100000100100010000000000010001000000011000000000000001101000100001000000000010001000100010000000010000000000000001001000101000000110110010001000100011001000100010001100",
            "INIT_4": "0000000000000000100000001000100010000000000010001000100000101000000000000000100010101010111010000100000001000110100010000000100000000000000010000010100000101000111011100110010000000000010000000000000001001000000000100000100000001000110000001000000011001000",
            "INIT_5": "1010111011101010101000010010001100000000000010001000100111001100001010001000100011001100110011100010000000001011000010001000110000000000000000001100110010011101100010011101101100100000011100101000000101010110100000000000011010001000100001101000100001001010",
            "INIT_6": "1110110011001100100110001000100000001000100000001000101010101110011110101011111101101100010001001010101010111011100010001000100000011000100010000000100000001000000111011001101100000000100010001000110111101101000010001000000001001001110010100000001010001000",
            "INIT_7": "1000100010000000110001101110101010101010101010110001100100011000100100010001111001100000010001001101010101001100101010011000100100101010101100110001100110011101111111110111011110000010001100101101101011111110001010111010001001101100110001011110100011000101",
            "INIT_8": "0010001101100011001000110010001100111011111000001010001100010010001000000000000100110011001100000110011001100110011001110010001010101010100010000010000100101000100000011000110000100000000010001101111101100110101010001010100000001010001010001101000011000001",
            "INIT_9": "0000000000100000001101100110001000100010000000001000100010000010000100000100011100000001000100110101010101010111000000000001000000001001000001010001100100011000010001000110010000100010101000100010101100101010101110111001001001100110011001000000000000000000",
            "INIT_A": "0000000001000100001101011000000000000100110000000101010111001101010000000000101100000110000010100010001100101001000001010000100100000100000010000100010101001100000100010001100000010000000100000000000000000010100010001101111001010001100101110000010001000110",
            "INIT_B": "0001000000000011000100010000001000010101010001110001110000110000010001000000000000100110001000100101110001010100010000000001000101001001000000000011001000010000010100010000000000010010011100100010011000000010101010000011101000010101110101010010001001000011",
            "INIT_C": "0000000001000100000000000100000010011000110100100000000001000000000000000100000000001000100001000000100000000100000100010001010100000000000001001000100010001000100010001000100000010100000101000001000000010000000110110011001000110010101100100000100000000010",
            "INIT_D": "0000010001000100100000000110000001000000000000000100011001100000000100000001000000100000000000001000100010001000000000100000001001000000000011000000000001100100000111000001100000000100000000000000110000001000000001000000001000100010011001100010001001100100",
            "INIT_E": "0001000001100011100100010101000100000000010000000000001001000010000100000100001000000000010000000000000000000100000000000000010100100000000001000011001100110110100000000000110100000000000001001000010000001000000000000000000000000000000000001000111011100010",
            "INIT_F": "0010011001100110011001000110011010111001100111110001000000100101100110001010110100010000000001011001100100011010000000000100000000001000001000000100000001100100000001000000001000000100000000111000110010001010000101011001001100000000010000001000000001000000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100110011001000000000000000000010001000000010001000100010001000010001000100000001000100010001000000000000000000010001000100010000001000100010001000100010000000101010101010101000000000000000000010001000100010001000100010001000100010001000101100110011001100",
            "INIT_1": "0000000000000000001000100010001010001000100010001100110001001100011001100010011000100110001000100000010000000000000000000000000000101010101010100100000011001100010001000000010001000100010001000100010001000100100010001000100000000000000000000000000000000000",
            "INIT_2": "1000100000001000000000100000000010001000100010000010001000100010001000101010101000000000000000000100000000000000100010001000100011001100010011000100010000000100001001100010001010001000100010001010101010101010011001100110011000100110001000101110101011101010",
            "INIT_3": "0010001000100010000000000000000000000000000000000000100000000000101010101010101001000100010001000100010001000100010001000100010000000000000000001000100000001000010000000000000010001000100010100000000000000000101010101010001010001000100010001000100010001000",
            "INIT_4": "0000000000000000000000000000000010001000100000000000000000000000000000000000000010101010101010100000010000000000100010001000100000000000000000000010001000100010111011101110111000000000000000000000000000000000000000000000000000001000100000001000100010001000",
            "INIT_5": "1010111011101010101010111000001000100010001010101000110111001000001000100010000010001000100010000010001100111010100010001001000000000000000010001100110011011101101010101011100100100011001110100000000100010000100010001000000000000000000000000000000000000000",
            "INIT_6": "1000100010011001100010011000100000000000000110001010101010101000101011111110001001000100010011001010101110101011100010001000100000000001000000010000000000001000100011011100000000000000000010001000110111001000000000000000000001000111010101010010001100101000",
            "INIT_7": "1000100010011000001001000100101010101011101110101010101110110000000000000001100000000100110010100100010001011101100010011000100010101010101100110000000100011000101010111011101000000001000110011000111011001000101010011010000000000001000010001010111011111001",
            "INIT_8": "0010010101010110001000110011001100100111110101100000000100010011000000011001100000100000100110100010011001100010011001110101011110001000100010101000100110010011000000010001100110001001100010110100010101011100100010001001100010101000101000100000010101011001",
            "INIT_9": "0000000000000000001001110110011100100010000000100000000010000000000001010101010000000001000100000000000100010000100000001001100100000001000110000000000110010000010001000101010000000000000000100010001110110010101010101001101000000100010000100000000000000000",
            "INIT_A": "0000010001010000000000010110011001000100010100000100010101010100010001010001010000100110010100000010001100100010001000010101010101000100010001000100010101010101000000000001000000000000000000001000000000000000100011011100110100001001000000010000010011001100",
            "INIT_B": "0000000100010000000000010001000001000101010000000000000011001100000001000001010000100011001100110100010011011101010001010001010100000101110110010010001000010001010001010101000000000000001000100000010011011000100010011011101101000101010100001010001100010000",
            "INIT_C": "0000000000000000000000000000000010011001100110010000000000000000000000000000000000000000000000000000000010001000000100011001100100000000000010001000100010001000100010001000100000010001000100010001000101010101001100111011101100110011001100110100000010001000",
            "INIT_D": "1000010001000100100010101000100010000100010001000100011001000100000100010001000100100010000000101000100010001000000000100000000110001100110001001000001000000000100110011001100110000000000000001000100010001000000000000000000000100010000000000010001000100010",
            "INIT_E": "1001000110011001100100011001100100000000000000000010001000100000000100010001000100000000000000000000000000000000000000000000000000100010001000100011001100110011100010000000100000000000000000001000100011001100010000000000000000000000000000001010101010001010",
            "INIT_F": "0010011001100110111001100100011000010001001110111001000100010001000110011001100100110001000100010001000100010001000000001000100000000000100010000100010011001100000000001000100000000000100010001000100010001000000100011001100110000000100010001000000010001000",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 84 ],
            "RDATA": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x", "x", "0", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.acc_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 219 ],
            "I3": [ 220 ],
            "O": [ 84 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 74 ],
            "O": [ 221 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 76 ],
            "O": [ 222 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 77 ],
            "O": [ 223 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 80 ],
            "O": [ 224 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 78 ],
            "O": [ 225 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 79 ],
            "O": [ 226 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 81 ],
            "O": [ 227 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 82 ],
            "O": [ 228 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 83 ],
            "O": [ 229 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 75 ],
            "O": [ 230 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.rden_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 231 ],
            "Q": [ 232 ]
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.rden_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 84 ],
            "O": [ 231 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 234 ],
            "Q": [ 235 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 236 ],
            "Q": [ 237 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 237 ],
            "I2": [ "1" ],
            "I3": [ 239 ],
            "O": [ 236 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 240 ],
            "Q": [ 241 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 241 ],
            "I2": [ "1" ],
            "I3": [ 242 ],
            "O": [ 240 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 243 ],
            "Q": [ 242 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 238 ],
            "I3": [ 242 ],
            "O": [ 243 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 244 ],
            "Q": [ 238 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 245 ],
            "I1": [ 246 ],
            "I2": [ 247 ],
            "I3": [ 238 ],
            "O": [ 244 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 235 ],
            "I2": [ "1" ],
            "I3": [ 248 ],
            "O": [ 234 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 239 ],
            "CO": [ 248 ],
            "I0": [ 237 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 242 ],
            "CO": [ 239 ],
            "I0": [ 241 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 249 ],
            "Q": [ 250 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 245 ],
            "I3": [ 238 ],
            "O": [ 249 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 241 ],
            "I2": [ 237 ],
            "I3": [ 235 ],
            "O": [ 245 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 104 ],
            "I3": [ 251 ],
            "O": [ 252 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 104 ],
            "I3": [ 253 ],
            "O": [ 254 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 255 ],
            "I3": [ 256 ],
            "O": [ 257 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 256 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 260 ],
            "I3": [ 261 ],
            "O": [ 262 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 264 ],
            "I2": [ 265 ],
            "I3": [ 266 ],
            "O": [ 267 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 266 ],
            "O": [ 258 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 250 ],
            "I3": [ 268 ],
            "O": [ 246 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 104 ],
            "I3": [ 268 ],
            "O": [ 269 ]
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 270 ],
            "Q": [ 271 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 272 ],
            "I3": [ 273 ],
            "O": [ 274 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 275 ],
            "I2": [ 276 ],
            "I3": [ 277 ],
            "O": [ 278 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 275 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 277 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 282 ],
            "I2": [ 283 ],
            "I3": [ 281 ],
            "O": [ 284 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 275 ],
            "I1": [ 272 ],
            "I2": [ 285 ],
            "I3": [ 279 ],
            "O": [ 283 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 286 ],
            "I2": [ 287 ],
            "I3": [ 288 ],
            "O": [ 279 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 289 ],
            "I2": [ 273 ],
            "I3": [ 290 ],
            "O": [ 291 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 281 ],
            "I2": [ 282 ],
            "I3": [ 246 ],
            "O": [ 290 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 274 ],
            "E": [ 291 ],
            "Q": [ 281 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 278 ],
            "E": [ 291 ],
            "Q": [ 285 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 284 ],
            "E": [ 291 ],
            "Q": [ 282 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 282 ],
            "O": [ 280 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 276 ],
            "I3": [ 275 ],
            "O": [ 273 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 292 ],
            "E": [ 293 ],
            "Q": [ 294 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 275 ],
            "I3": [ 286 ],
            "O": [ 292 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 104 ],
            "I3": [ 275 ],
            "O": [ 293 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 282 ],
            "I1": [ 281 ],
            "I2": [ 285 ],
            "I3": [ 294 ],
            "O": [ 295 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 281 ],
            "I2": [ 297 ],
            "I3": [ 295 ],
            "O": [ 233 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 298 ],
            "I2": [ 219 ],
            "I3": [ 299 ],
            "O": [ 300 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 104 ],
            "O": [ 74 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 303 ],
            "I2": [ 76 ],
            "I3": [ 75 ],
            "O": [ 304 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 220 ],
            "I2": [ 81 ],
            "I3": [ 305 ],
            "O": [ 299 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 306 ],
            "I3": [ 307 ],
            "O": [ 298 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 308 ],
            "I1": [ 309 ],
            "I2": [ 310 ],
            "I3": [ 311 ],
            "O": [ 219 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 312 ],
            "I1": [ 313 ],
            "I2": [ 314 ],
            "I3": [ 315 ],
            "O": [ 311 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 317 ],
            "I2": [ 318 ],
            "I3": [ 319 ],
            "O": [ 310 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 320 ],
            "I2": [ 321 ],
            "I3": [ 104 ],
            "O": [ 319 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 323 ],
            "I3": [ 104 ],
            "O": [ 318 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 104 ],
            "O": [ 317 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 326 ],
            "I2": [ 327 ],
            "I3": [ 104 ],
            "O": [ 316 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 328 ],
            "I1": [ 329 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 309 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "I2": [ 334 ],
            "I3": [ 335 ],
            "O": [ 308 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 337 ],
            "I3": [ 104 ],
            "O": [ 335 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 338 ],
            "I2": [ 339 ],
            "I3": [ 104 ],
            "O": [ 334 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 340 ],
            "I2": [ 341 ],
            "I3": [ 104 ],
            "O": [ 333 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 342 ],
            "I2": [ 343 ],
            "I3": [ 104 ],
            "O": [ 332 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 345 ],
            "I3": [ 104 ],
            "O": [ 315 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 347 ],
            "I3": [ 104 ],
            "O": [ 314 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 348 ],
            "I2": [ 349 ],
            "I3": [ 104 ],
            "O": [ 313 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 350 ],
            "I2": [ 351 ],
            "I3": [ 104 ],
            "O": [ 312 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 288 ],
            "I1": [ 286 ],
            "I2": [ 272 ],
            "I3": [ 104 ],
            "O": [ 297 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 352 ],
            "E": [ 293 ],
            "Q": [ 353 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 275 ],
            "I3": [ 287 ],
            "O": [ 352 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 353 ],
            "I3": [ 294 ],
            "O": [ 275 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 276 ],
            "I2": [ 275 ],
            "I3": [ 305 ],
            "O": [ 104 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 354 ],
            "I2": [ 355 ],
            "I3": [ 104 ],
            "O": [ 81 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 357 ],
            "I3": [ 104 ],
            "O": [ 220 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 104 ],
            "O": [ 82 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 361 ],
            "I3": [ 104 ],
            "O": [ 75 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 363 ],
            "I3": [ 104 ],
            "O": [ 76 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_4_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 77 ],
            "I2": [ 78 ],
            "I3": [ 101 ],
            "O": [ 303 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 364 ],
            "I2": [ 365 ],
            "I3": [ 104 ],
            "O": [ 77 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 367 ],
            "I3": [ 104 ],
            "O": [ 78 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 286 ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 368 ],
            "O": [ 276 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 370 ],
            "I2": [ 371 ],
            "I3": [ 296 ],
            "O": [ 289 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 373 ],
            "I2": [ 374 ],
            "I3": [ 375 ],
            "O": [ 369 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 305 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 377 ],
            "I2": [ 378 ],
            "I3": [ 379 ],
            "O": [ 288 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 282 ],
            "I3": [ 281 ],
            "O": [ 368 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 285 ],
            "I2": [ 282 ],
            "I3": [ 353 ],
            "O": [ 380 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 288 ],
            "I1": [ 104 ],
            "I2": [ 287 ],
            "I3": [ 380 ],
            "O": [ 381 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 381 ],
            "I3": [ 382 ],
            "O": [ 383 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 381 ],
            "I3": [ 384 ],
            "O": [ 385 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 381 ],
            "I3": [ 386 ],
            "O": [ 387 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 379 ],
            "I2": [ 377 ],
            "I3": [ 378 ],
            "O": [ 386 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 381 ],
            "I3": [ 378 ],
            "O": [ 388 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 388 ],
            "O": [ 389 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 379 ],
            "I2": [ 377 ],
            "I3": [ 378 ],
            "O": [ 382 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 381 ],
            "O": [ 247 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 378 ],
            "I2": [ 390 ],
            "I3": [ 381 ],
            "O": [ 391 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 392 ],
            "I1": [ 393 ],
            "I2": [ 394 ],
            "I3": [ 329 ],
            "O": [ 395 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 393 ],
            "I2": [ 394 ],
            "I3": [ 392 ],
            "O": [ 396 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 328 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 394 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 334 ],
            "I2": [ 335 ],
            "I3": [ 317 ],
            "O": [ 393 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "I2": [ 399 ],
            "I3": [ 306 ],
            "O": [ 392 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 318 ],
            "I2": [ 319 ],
            "I3": [ 313 ],
            "O": [ 399 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 312 ],
            "I1": [ 314 ],
            "I2": [ 315 ],
            "I3": [ 220 ],
            "O": [ 398 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "I2": [ 104 ],
            "I3": [ 402 ],
            "O": [ 397 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "I2": [ 402 ],
            "I3": [ 104 ],
            "O": [ 307 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 404 ],
            "I3": [ 104 ],
            "O": [ 306 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 405 ],
            "I2": [ 406 ],
            "I3": [ 104 ],
            "O": [ 83 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 407 ],
            "I2": [ 408 ],
            "I3": [ 104 ],
            "O": [ 402 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 409 ],
            "I2": [ 410 ],
            "I3": [ 104 ],
            "O": [ 331 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 411 ],
            "I2": [ 412 ],
            "I3": [ 104 ],
            "O": [ 330 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 413 ],
            "I2": [ 414 ],
            "I3": [ 104 ],
            "O": [ 329 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 416 ],
            "I3": [ 104 ],
            "O": [ 328 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 301 ],
            "CO": [ 417 ],
            "I0": [ "0" ],
            "I1": [ 360 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 418 ],
            "CO": [ 419 ],
            "I0": [ "0" ],
            "I1": [ 405 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 420 ],
            "CO": [ 418 ],
            "I0": [ "0" ],
            "I1": [ 358 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 421 ],
            "CO": [ 422 ],
            "I0": [ "0" ],
            "I1": [ 340 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 423 ],
            "CO": [ 421 ],
            "I0": [ "0" ],
            "I1": [ 336 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 424 ],
            "CO": [ 423 ],
            "I0": [ "0" ],
            "I1": [ 348 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 425 ],
            "CO": [ 424 ],
            "I0": [ "0" ],
            "I1": [ 411 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 426 ],
            "CO": [ 425 ],
            "I0": [ "0" ],
            "I1": [ 346 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 427 ],
            "CO": [ 426 ],
            "I0": [ "0" ],
            "I1": [ 344 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 427 ],
            "I0": [ "0" ],
            "I1": [ 320 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 428 ],
            "I0": [ "0" ],
            "I1": [ 326 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 429 ],
            "I0": [ "0" ],
            "I1": [ 324 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 431 ],
            "CO": [ 430 ],
            "I0": [ "0" ],
            "I1": [ 322 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 432 ],
            "CO": [ 420 ],
            "I0": [ "0" ],
            "I1": [ 354 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 431 ],
            "I0": [ "0" ],
            "I1": [ 415 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 433 ],
            "I0": [ "0" ],
            "I1": [ 350 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 435 ],
            "CO": [ 434 ],
            "I0": [ "0" ],
            "I1": [ 409 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 436 ],
            "CO": [ 435 ],
            "I0": [ "0" ],
            "I1": [ 356 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 437 ],
            "CO": [ 436 ],
            "I0": [ "0" ],
            "I1": [ 400 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 438 ],
            "CO": [ 437 ],
            "I0": [ "0" ],
            "I1": [ 407 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 419 ],
            "CO": [ 438 ],
            "I0": [ "0" ],
            "I1": [ 403 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 439 ],
            "CO": [ 432 ],
            "I0": [ "0" ],
            "I1": [ 102 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 439 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 441 ],
            "CO": [ 440 ],
            "I0": [ "0" ],
            "I1": [ 366 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 442 ],
            "CO": [ 441 ],
            "I0": [ "0" ],
            "I1": [ 364 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 442 ],
            "I0": [ "0" ],
            "I1": [ 362 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 443 ],
            "CO": [ 444 ],
            "I0": [ "0" ],
            "I1": [ 342 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 422 ],
            "CO": [ 443 ],
            "I0": [ "0" ],
            "I1": [ 338 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 445 ],
            "E": [ 446 ],
            "Q": [ 413 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 447 ],
            "E": [ 446 ],
            "Q": [ 342 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 448 ],
            "E": [ 446 ],
            "Q": [ 326 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 449 ],
            "I1": [ 450 ],
            "I2": [ 326 ],
            "I3": [ 429 ],
            "O": [ 448 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 451 ],
            "E": [ 446 ],
            "Q": [ 324 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 450 ],
            "I2": [ 324 ],
            "I3": [ 430 ],
            "O": [ 451 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 453 ],
            "E": [ 446 ],
            "Q": [ 322 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 450 ],
            "I2": [ 322 ],
            "I3": [ 431 ],
            "O": [ 453 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 455 ],
            "E": [ 446 ],
            "Q": [ 415 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 450 ],
            "I2": [ 415 ],
            "I3": [ 433 ],
            "O": [ 455 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 457 ],
            "E": [ 446 ],
            "Q": [ 350 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 458 ],
            "I1": [ 450 ],
            "I2": [ 350 ],
            "I3": [ 434 ],
            "O": [ 457 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 459 ],
            "E": [ 446 ],
            "Q": [ 409 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 450 ],
            "I2": [ 409 ],
            "I3": [ 435 ],
            "O": [ 459 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 461 ],
            "E": [ 446 ],
            "Q": [ 356 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 450 ],
            "I2": [ 356 ],
            "I3": [ 436 ],
            "O": [ 461 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 463 ],
            "E": [ 446 ],
            "Q": [ 400 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 450 ],
            "I2": [ 400 ],
            "I3": [ 437 ],
            "O": [ 463 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 465 ],
            "E": [ 446 ],
            "Q": [ 407 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 450 ],
            "I2": [ 407 ],
            "I3": [ 438 ],
            "O": [ 465 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 467 ],
            "E": [ 446 ],
            "Q": [ 403 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 468 ],
            "I1": [ 450 ],
            "I2": [ 403 ],
            "I3": [ 419 ],
            "O": [ 467 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 450 ],
            "I2": [ 342 ],
            "I3": [ 443 ],
            "O": [ 447 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 470 ],
            "E": [ 446 ],
            "Q": [ 338 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 471 ],
            "E": [ 446 ],
            "Q": [ 405 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 450 ],
            "I2": [ 405 ],
            "I3": [ 418 ],
            "O": [ 471 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 473 ],
            "E": [ 446 ],
            "Q": [ 358 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 450 ],
            "I2": [ 358 ],
            "I3": [ 420 ],
            "O": [ 473 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 475 ],
            "E": [ 446 ],
            "Q": [ 354 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 450 ],
            "I2": [ 354 ],
            "I3": [ 432 ],
            "O": [ 475 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 477 ],
            "E": [ 446 ],
            "Q": [ 102 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 478 ],
            "I1": [ 450 ],
            "I2": [ 102 ],
            "I3": [ 439 ],
            "O": [ 477 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 479 ],
            "E": [ 446 ],
            "Q": [ 105 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 450 ],
            "I2": [ 105 ],
            "I3": [ 440 ],
            "O": [ 479 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 481 ],
            "E": [ 446 ],
            "Q": [ 366 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 450 ],
            "I2": [ 366 ],
            "I3": [ 441 ],
            "O": [ 481 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 483 ],
            "E": [ 446 ],
            "Q": [ 364 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 450 ],
            "I2": [ 364 ],
            "I3": [ 442 ],
            "O": [ 483 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 485 ],
            "E": [ 446 ],
            "Q": [ 362 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 450 ],
            "I2": [ 362 ],
            "I3": [ 417 ],
            "O": [ 485 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 487 ],
            "E": [ 446 ],
            "Q": [ 360 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 450 ],
            "I2": [ 360 ],
            "I3": [ 301 ],
            "O": [ 487 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 489 ],
            "E": [ 446 ],
            "Q": [ 301 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 490 ],
            "I3": [ 450 ],
            "O": [ 489 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 450 ],
            "I2": [ 338 ],
            "I3": [ 422 ],
            "O": [ 470 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 492 ],
            "E": [ 446 ],
            "Q": [ 340 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 450 ],
            "I2": [ 340 ],
            "I3": [ 421 ],
            "O": [ 492 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 494 ],
            "E": [ 446 ],
            "Q": [ 336 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 450 ],
            "I2": [ 336 ],
            "I3": [ 423 ],
            "O": [ 494 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 496 ],
            "E": [ 446 ],
            "Q": [ 348 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 450 ],
            "I2": [ 348 ],
            "I3": [ 424 ],
            "O": [ 496 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 498 ],
            "E": [ 446 ],
            "Q": [ 411 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 450 ],
            "I2": [ 411 ],
            "I3": [ 425 ],
            "O": [ 498 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 500 ],
            "E": [ 446 ],
            "Q": [ 346 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 450 ],
            "I2": [ 346 ],
            "I3": [ 426 ],
            "O": [ 500 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 502 ],
            "E": [ 446 ],
            "Q": [ 344 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 450 ],
            "I2": [ 344 ],
            "I3": [ 427 ],
            "O": [ 502 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 504 ],
            "E": [ 446 ],
            "Q": [ 320 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 505 ],
            "I1": [ 450 ],
            "I2": [ 320 ],
            "I3": [ 428 ],
            "O": [ 504 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 450 ],
            "I2": [ 413 ],
            "I3": [ 444 ],
            "O": [ 445 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 507 ],
            "E": [ 508 ],
            "Q": [ 296 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 272 ],
            "O": [ 507 ]
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 104 ],
            "I3": [ 296 ],
            "O": [ 508 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 509 ],
            "Q": [ 510 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 511 ],
            "I2": [ 509 ],
            "I3": [ 512 ],
            "O": [ 513 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 514 ],
            "E": [ 515 ],
            "Q": [ 511 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_I1_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 514 ],
            "I3": [ 516 ],
            "O": [ 515 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 511 ],
            "Q": [ 512 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 517 ],
            "E": [ 518 ],
            "Q": [ 519 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 520 ],
            "I2": [ 521 ],
            "I3": [ 514 ],
            "O": [ 517 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 522 ],
            "I2": [ 523 ],
            "I3": [ 524 ],
            "O": [ 520 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 525 ],
            "E": [ 518 ],
            "Q": [ 522 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 529 ],
            "O": [ 530 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 531 ],
            "E": [ 518 ],
            "Q": [ 523 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 532 ],
            "I2": [ 533 ],
            "I3": [ 514 ],
            "O": [ 531 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 523 ],
            "I2": [ 534 ],
            "I3": [ 524 ],
            "O": [ 535 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 536 ],
            "E": [ 518 ],
            "Q": [ 534 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 537 ],
            "I2": [ 513 ],
            "I3": [ 534 ],
            "O": [ 538 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 539 ],
            "I2": [ 513 ],
            "I3": [ 523 ],
            "O": [ 540 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 527 ],
            "I2": [ 542 ],
            "I3": [ 540 ],
            "O": [ 543 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 544 ],
            "I1": [ 545 ],
            "I2": [ 546 ],
            "I3": [ 542 ],
            "O": [ 547 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 544 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 550 ],
            "I2": [ 384 ],
            "I3": [ 551 ],
            "O": [ 546 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 552 ],
            "I3": [ 553 ],
            "O": [ 528 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 509 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 557 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 558 ],
            "I2": [ 559 ],
            "I3": [ 560 ],
            "O": [ 561 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 562 ],
            "I2": [ 563 ],
            "I3": [ 564 ],
            "O": [ 526 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 565 ],
            "I2": [ 566 ],
            "I3": [ 567 ],
            "O": [ 568 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 569 ],
            "I2": [ 570 ],
            "I3": [ 571 ],
            "O": [ 572 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 574 ],
            "I3": [ 575 ],
            "O": [ 576 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 578 ],
            "I3": [ 579 ],
            "O": [ 580 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 582 ],
            "I3": [ 583 ],
            "O": [ 584 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 585 ],
            "I2": [ 586 ],
            "I3": [ 587 ],
            "O": [ 588 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 589 ],
            "I2": [ 590 ],
            "I3": [ 591 ],
            "O": [ 592 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 593 ],
            "I2": [ 594 ],
            "I3": [ 595 ],
            "O": [ 596 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 597 ],
            "I2": [ 598 ],
            "I3": [ 599 ],
            "O": [ 600 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 601 ],
            "I2": [ 602 ],
            "I3": [ 603 ],
            "O": [ 604 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 605 ],
            "I2": [ 606 ],
            "I3": [ 607 ],
            "O": [ 608 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 609 ],
            "I2": [ 610 ],
            "I3": [ 611 ],
            "O": [ 612 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 613 ],
            "I2": [ 614 ],
            "I3": [ 615 ],
            "O": [ 616 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 617 ],
            "I2": [ 618 ],
            "I3": [ 619 ],
            "O": [ 620 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 623 ],
            "O": [ 624 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 625 ],
            "I2": [ 626 ],
            "I3": [ 627 ],
            "O": [ 628 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 629 ],
            "I2": [ 630 ],
            "I3": [ 631 ],
            "O": [ 632 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 633 ],
            "I2": [ 634 ],
            "I3": [ 635 ],
            "O": [ 636 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 637 ],
            "I2": [ 638 ],
            "I3": [ 639 ],
            "O": [ 640 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 641 ],
            "I2": [ 642 ],
            "I3": [ 643 ],
            "O": [ 644 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 645 ],
            "I2": [ 646 ],
            "I3": [ 647 ],
            "O": [ 648 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 649 ],
            "I2": [ 650 ],
            "I3": [ 651 ],
            "O": [ 652 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ 654 ],
            "I3": [ 655 ],
            "O": [ 656 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_32": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 657 ],
            "I2": [ 658 ],
            "I3": [ 659 ],
            "O": [ 660 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 661 ],
            "I2": [ 662 ],
            "I3": [ 663 ],
            "O": [ 664 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 667 ],
            "O": [ 541 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 668 ],
            "I2": [ 669 ],
            "I3": [ 670 ],
            "O": [ 671 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110001110011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 673 ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 676 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 677 ],
            "I2": [ 674 ],
            "I3": [ 678 ],
            "O": [ 679 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 680 ],
            "I2": [ 681 ],
            "I3": [ 682 ],
            "O": [ 683 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 684 ],
            "Q": [ 685 ],
            "R": [ 686 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 687 ],
            "Q": [ 688 ],
            "R": [ 689 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 690 ],
            "Q": [ 691 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 693 ],
            "Q": [ 694 ],
            "R": [ 695 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_11_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 696 ],
            "I2": [ 697 ],
            "I3": [ 698 ],
            "O": [ 695 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 699 ],
            "Q": [ 700 ],
            "R": [ 701 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_12_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 702 ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 701 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 704 ],
            "Q": [ 705 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 706 ],
            "Q": [ 707 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 708 ],
            "Q": [ 709 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 710 ],
            "Q": [ 711 ],
            "R": [ 712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 713 ],
            "Q": [ 714 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 716 ],
            "Q": [ 717 ],
            "R": [ 712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 718 ],
            "Q": [ 719 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 720 ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 698 ],
            "O": [ 689 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 720 ],
            "I3": [ 723 ],
            "O": [ 724 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 725 ],
            "I3": [ 726 ],
            "O": [ 727 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 726 ],
            "I3": [ 728 ],
            "O": [ 729 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 731 ],
            "I2": [ 732 ],
            "I3": [ 733 ],
            "O": [ 726 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 720 ],
            "O": [ 736 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 737 ],
            "I3": [ 732 ],
            "O": [ 738 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 740 ],
            "I3": [ 723 ],
            "O": [ 737 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 743 ],
            "I3": [ 744 ],
            "O": [ 732 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 745 ],
            "I3": [ 746 ],
            "O": [ 720 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 733 ],
            "I2": [ 730 ],
            "I3": [ 732 ],
            "O": [ 745 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 747 ],
            "Q": [ 529 ],
            "R": [ 748 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 749 ],
            "Q": [ 750 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 751 ],
            "Q": [ 752 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 753 ],
            "Q": [ 754 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 755 ],
            "Q": [ 756 ],
            "R": [ 757 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 758 ],
            "Q": [ 759 ],
            "R": [ 712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_24_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 696 ],
            "I3": [ 715 ],
            "O": [ 712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 760 ],
            "Q": [ 761 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 762 ],
            "Q": [ 763 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 764 ],
            "Q": [ 765 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 766 ],
            "Q": [ 767 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 768 ],
            "Q": [ 769 ],
            "R": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_2_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 748 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 771 ],
            "Q": [ 772 ],
            "R": [ 773 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 774 ],
            "Q": [ 775 ],
            "R": [ 757 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_30_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 776 ],
            "I2": [ 777 ],
            "I3": [ 698 ],
            "O": [ 757 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_30_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 727 ],
            "I3": [ 778 ],
            "O": [ 777 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 779 ],
            "Q": [ 780 ],
            "R": [ 781 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ 783 ],
            "I3": [ 698 ],
            "O": [ 781 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 782 ],
            "I3": [ 735 ],
            "O": [ 784 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 745 ],
            "I3": [ 725 ],
            "O": [ 785 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 786 ],
            "I3": [ 787 ],
            "O": [ 788 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 730 ],
            "I2": [ 731 ],
            "I3": [ 790 ],
            "O": [ 787 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 728 ],
            "I3": [ 786 ],
            "O": [ 791 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 735 ],
            "I3": [ 782 ],
            "O": [ 792 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 793 ],
            "I2": [ 789 ],
            "I3": [ 794 ],
            "O": [ 795 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 741 ],
            "I2": [ 742 ],
            "I3": [ 793 ],
            "O": [ 796 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 545 ],
            "O": [ 797 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 730 ],
            "I3": [ 790 ],
            "O": [ 793 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 732 ],
            "I3": [ 798 ],
            "O": [ 794 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 745 ],
            "I3": [ 799 ],
            "O": [ 782 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 783 ],
            "I3": [ 698 ],
            "O": [ 715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 727 ],
            "I2": [ 776 ],
            "I3": [ 778 ],
            "O": [ 783 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_3_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ 697 ],
            "I3": [ 698 ],
            "O": [ 773 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 800 ],
            "Q": [ 539 ],
            "R": [ 801 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_4_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 721 ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 801 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 802 ],
            "Q": [ 803 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 804 ],
            "Q": [ 537 ],
            "R": [ 805 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_6_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 806 ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 805 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 807 ],
            "Q": [ 808 ],
            "R": [ 809 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_7_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 697 ],
            "I3": [ 698 ],
            "O": [ 809 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 810 ],
            "Q": [ 811 ],
            "R": [ 812 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 729 ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 812 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 813 ],
            "I3": [ 776 ],
            "O": [ 703 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 784 ],
            "I2": [ 791 ],
            "I3": [ 788 ],
            "O": [ 813 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 814 ],
            "Q": [ 815 ],
            "R": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_9_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 703 ],
            "I3": [ 698 ],
            "O": [ 692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 816 ],
            "I2": [ 722 ],
            "I3": [ 698 ],
            "O": [ 686 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 784 ],
            "I2": [ 770 ],
            "I3": [ 817 ],
            "O": [ 816 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 788 ],
            "I2": [ 818 ],
            "I3": [ 819 ],
            "O": [ 722 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 820 ],
            "E": [ 821 ],
            "Q": [ 743 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 822 ],
            "E": [ 821 ],
            "Q": [ 744 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 823 ],
            "E": [ 821 ],
            "Q": [ 824 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 825 ],
            "E": [ 821 ],
            "Q": [ 826 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 827 ],
            "E": [ 821 ],
            "Q": [ 790 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 828 ],
            "E": [ 821 ],
            "Q": [ 730 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 829 ],
            "E": [ 821 ],
            "Q": [ 789 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 830 ],
            "E": [ 821 ],
            "Q": [ 831 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 832 ],
            "E": [ 821 ],
            "Q": [ 833 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 834 ],
            "E": [ 821 ],
            "Q": [ 835 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 836 ],
            "E": [ 821 ],
            "Q": [ 837 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 838 ],
            "E": [ 821 ],
            "Q": [ 839 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 840 ],
            "Q": [ 841 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 842 ],
            "Q": [ 843 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 844 ],
            "Q": [ 845 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 847 ],
            "O": [ 844 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 734 ],
            "I2": [ 849 ],
            "I3": [ 850 ],
            "O": [ 847 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 851 ],
            "Q": [ 852 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 853 ],
            "O": [ 851 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 735 ],
            "I2": [ 854 ],
            "I3": [ 850 ],
            "O": [ 853 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 855 ],
            "Q": [ 856 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 857 ],
            "I2": [ 850 ],
            "I3": [ 858 ],
            "O": [ 855 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 859 ],
            "E": [ 860 ],
            "Q": [ 857 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 858 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 864 ],
            "Q": [ 865 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 866 ],
            "I2": [ 850 ],
            "I3": [ 867 ],
            "O": [ 864 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 868 ],
            "E": [ 860 ],
            "Q": [ 866 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 869 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 867 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 870 ],
            "Q": [ 871 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 872 ],
            "I2": [ 850 ],
            "I3": [ 873 ],
            "O": [ 870 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 874 ],
            "E": [ 860 ],
            "Q": [ 872 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 875 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 873 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 876 ],
            "Q": [ 877 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 878 ],
            "I2": [ 850 ],
            "I3": [ 879 ],
            "O": [ 876 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 880 ],
            "E": [ 860 ],
            "Q": [ 878 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 881 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 879 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 882 ],
            "Q": [ 883 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 850 ],
            "I3": [ 885 ],
            "O": [ 882 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 886 ],
            "Q": [ 887 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 888 ],
            "I2": [ 850 ],
            "I3": [ 889 ],
            "O": [ 886 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 524 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 889 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 890 ],
            "Q": [ 891 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 892 ],
            "I2": [ 850 ],
            "I3": [ 893 ],
            "O": [ 890 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 378 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 893 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 894 ],
            "Q": [ 895 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 896 ],
            "I2": [ 850 ],
            "I3": [ 897 ],
            "O": [ 894 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 898 ],
            "O": [ 842 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 742 ],
            "I2": [ 899 ],
            "I3": [ 850 ],
            "O": [ 898 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 900 ],
            "Q": [ 901 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 902 ],
            "Q": [ 903 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 904 ],
            "I2": [ 905 ],
            "I3": [ 850 ],
            "O": [ 902 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 907 ],
            "I2": [ 908 ],
            "I3": [ 909 ],
            "O": [ 905 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 910 ],
            "I3": [ 735 ],
            "O": [ 908 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 911 ],
            "Q": [ 912 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 913 ],
            "I2": [ 914 ],
            "I3": [ 850 ],
            "O": [ 911 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 915 ],
            "Q": [ 916 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 743 ],
            "I1": [ 913 ],
            "I2": [ 917 ],
            "I3": [ 850 ],
            "O": [ 915 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 918 ],
            "Q": [ 919 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 744 ],
            "I1": [ 913 ],
            "I2": [ 920 ],
            "I3": [ 850 ],
            "O": [ 918 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 921 ],
            "Q": [ 922 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 790 ],
            "I1": [ 913 ],
            "I2": [ 923 ],
            "I3": [ 850 ],
            "O": [ 921 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 924 ],
            "Q": [ 925 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 913 ],
            "I2": [ 926 ],
            "I3": [ 850 ],
            "O": [ 924 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 927 ],
            "Q": [ 928 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 913 ],
            "I2": [ 929 ],
            "I3": [ 850 ],
            "O": [ 927 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_26_D_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 930 ],
            "E": [ 860 ],
            "Q": [ 929 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 931 ],
            "Q": [ 932 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 933 ],
            "I2": [ 934 ],
            "I3": [ 850 ],
            "O": [ 931 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 935 ],
            "E": [ 860 ],
            "Q": [ 933 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 913 ],
            "I2": [ 936 ],
            "I3": [ 937 ],
            "O": [ 934 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 938 ],
            "Q": [ 939 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ 941 ],
            "I3": [ 850 ],
            "O": [ 938 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 942 ],
            "E": [ 860 ],
            "Q": [ 940 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 913 ],
            "I2": [ 944 ],
            "I3": [ 937 ],
            "O": [ 941 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 945 ],
            "Q": [ 946 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 947 ],
            "I2": [ 948 ],
            "I3": [ 850 ],
            "O": [ 945 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 949 ],
            "E": [ 860 ],
            "Q": [ 947 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 913 ],
            "I2": [ 951 ],
            "I3": [ 937 ],
            "O": [ 948 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 952 ],
            "O": [ 900 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 743 ],
            "I2": [ 953 ],
            "I3": [ 850 ],
            "O": [ 952 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 954 ],
            "Q": [ 955 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 956 ],
            "Q": [ 957 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 959 ],
            "I3": [ 850 ],
            "O": [ 956 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 960 ],
            "E": [ 860 ],
            "Q": [ 958 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 734 ],
            "I1": [ 913 ],
            "I2": [ 961 ],
            "I3": [ 937 ],
            "O": [ 959 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 962 ],
            "Q": [ 963 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 735 ],
            "I2": [ 965 ],
            "I3": [ 850 ],
            "O": [ 962 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 937 ],
            "I2": [ 966 ],
            "I3": [ 848 ],
            "O": [ 964 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 937 ],
            "I3": [ 907 ],
            "O": [ 965 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 967 ],
            "O": [ 954 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 744 ],
            "I2": [ 968 ],
            "I3": [ 850 ],
            "O": [ 967 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 969 ],
            "Q": [ 970 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 971 ],
            "O": [ 969 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 790 ],
            "I2": [ 972 ],
            "I3": [ 850 ],
            "O": [ 971 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 973 ],
            "Q": [ 974 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 975 ],
            "O": [ 973 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 730 ],
            "I2": [ 976 ],
            "I3": [ 850 ],
            "O": [ 975 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 977 ],
            "Q": [ 978 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 979 ],
            "O": [ 977 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 789 ],
            "I2": [ 980 ],
            "I3": [ 850 ],
            "O": [ 979 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 981 ],
            "Q": [ 982 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 983 ],
            "O": [ 981 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 731 ],
            "I2": [ 984 ],
            "I3": [ 850 ],
            "O": [ 983 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 985 ],
            "Q": [ 986 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 987 ],
            "O": [ 985 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 943 ],
            "I2": [ 988 ],
            "I3": [ 850 ],
            "O": [ 987 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 989 ],
            "Q": [ 990 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 991 ],
            "O": [ 989 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 992 ],
            "I1": [ 741 ],
            "I2": [ 993 ],
            "I3": [ 850 ],
            "O": [ 840 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 992 ],
            "I3": [ 848 ],
            "O": [ 913 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 835 ],
            "I3": [ 994 ],
            "O": [ 937 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 831 ],
            "I3": [ 966 ],
            "O": [ 992 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 966 ],
            "I2": [ 848 ],
            "I3": [ 741 ],
            "O": [ 906 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 995 ],
            "I3": [ 263 ],
            "O": [ 850 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 966 ],
            "I3": [ 831 ],
            "O": [ 910 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 837 ],
            "I2": [ 835 ],
            "I3": [ 839 ],
            "O": [ 848 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 996 ],
            "I2": [ 837 ],
            "I3": [ 839 ],
            "O": [ 966 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 997 ],
            "E": [ 860 ],
            "Q": [ 993 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 998 ],
            "I3": [ 266 ],
            "O": [ 860 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 999 ],
            "E": [ 821 ],
            "Q": [ 742 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.start_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 510 ],
            "I3": [ 509 ],
            "O": [ 514 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 556 ],
            "CO": [ 655 ],
            "I0": [ 554 ],
            "I1": [ 555 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 560 ],
            "CO": [ 556 ],
            "I0": [ 558 ],
            "I1": [ 559 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 567 ],
            "CO": [ 682 ],
            "I0": [ 565 ],
            "I1": [ 566 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 571 ],
            "CO": [ 567 ],
            "I0": [ 569 ],
            "I1": [ 570 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 575 ],
            "CO": [ 571 ],
            "I0": [ 573 ],
            "I1": [ 574 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 579 ],
            "CO": [ 575 ],
            "I0": [ 577 ],
            "I1": [ 578 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 583 ],
            "CO": [ 579 ],
            "I0": [ 581 ],
            "I1": [ 582 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 587 ],
            "CO": [ 583 ],
            "I0": [ 585 ],
            "I1": [ 586 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 591 ],
            "CO": [ 587 ],
            "I0": [ 589 ],
            "I1": [ 590 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 595 ],
            "CO": [ 591 ],
            "I0": [ 593 ],
            "I1": [ 594 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 599 ],
            "CO": [ 595 ],
            "I0": [ 597 ],
            "I1": [ 598 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 607 ],
            "CO": [ 599 ],
            "I0": [ 605 ],
            "I1": [ 606 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 603 ],
            "CO": [ 560 ],
            "I0": [ 601 ],
            "I1": [ 602 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 611 ],
            "CO": [ 564 ],
            "I0": [ 609 ],
            "I1": [ 610 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 607 ],
            "I0": [ 613 ],
            "I1": [ 614 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 619 ],
            "CO": [ 615 ],
            "I0": [ 617 ],
            "I1": [ 618 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 623 ],
            "CO": [ 619 ],
            "I0": [ 621 ],
            "I1": [ 622 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 627 ],
            "CO": [ 623 ],
            "I0": [ 625 ],
            "I1": [ 626 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 631 ],
            "CO": [ 627 ],
            "I0": [ 629 ],
            "I1": [ 630 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 635 ],
            "CO": [ 631 ],
            "I0": [ 633 ],
            "I1": [ 634 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 639 ],
            "CO": [ 635 ],
            "I0": [ 637 ],
            "I1": [ 638 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 643 ],
            "CO": [ 639 ],
            "I0": [ 641 ],
            "I1": [ 642 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 643 ],
            "I0": [ 649 ],
            "I1": [ 650 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 647 ],
            "CO": [ 603 ],
            "I0": [ 645 ],
            "I1": [ 646 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 655 ],
            "CO": [ 651 ],
            "I0": [ 653 ],
            "I1": [ 654 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_31": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 659 ],
            "CO": [ 611 ],
            "I0": [ 657 ],
            "I1": [ 658 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 663 ],
            "CO": [ 647 ],
            "I0": [ 661 ],
            "I1": [ 662 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 667 ],
            "CO": [ 663 ],
            "I0": [ 665 ],
            "I1": [ 666 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 670 ],
            "CO": [ 667 ],
            "I0": [ 668 ],
            "I1": [ 669 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 678 ],
            "CO": [ 675 ],
            "I0": [ 677 ],
            "I1": [ 674 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 682 ],
            "CO": [ 678 ],
            "I0": [ 680 ],
            "I1": [ 681 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 564 ],
            "CO": [ 670 ],
            "I0": [ 562 ],
            "I1": [ 563 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1000 ],
            "I2": [ 506 ],
            "I3": [ 1001 ],
            "O": [ 674 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1002 ],
            "I2": [ 469 ],
            "I3": [ 1001 ],
            "O": [ 681 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 449 ],
            "I3": [ 1001 ],
            "O": [ 598 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 452 ],
            "I3": [ 1001 ],
            "O": [ 606 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1005 ],
            "I2": [ 454 ],
            "I3": [ 1001 ],
            "O": [ 614 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1006 ],
            "I2": [ 456 ],
            "I3": [ 1001 ],
            "O": [ 618 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1007 ],
            "I2": [ 458 ],
            "I3": [ 1001 ],
            "O": [ 622 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1008 ],
            "I2": [ 460 ],
            "I3": [ 1001 ],
            "O": [ 626 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1009 ],
            "I2": [ 462 ],
            "I3": [ 1001 ],
            "O": [ 630 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1010 ],
            "I2": [ 464 ],
            "I3": [ 1001 ],
            "O": [ 634 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1011 ],
            "I2": [ 466 ],
            "I3": [ 1001 ],
            "O": [ 638 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1012 ],
            "I2": [ 468 ],
            "I3": [ 1001 ],
            "O": [ 642 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 491 ],
            "I3": [ 1001 ],
            "O": [ 566 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1014 ],
            "I2": [ 472 ],
            "I3": [ 1001 ],
            "O": [ 650 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1015 ],
            "I2": [ 474 ],
            "I3": [ 1001 ],
            "O": [ 654 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1016 ],
            "I2": [ 476 ],
            "I3": [ 1001 ],
            "O": [ 555 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1017 ],
            "I2": [ 478 ],
            "I3": [ 1001 ],
            "O": [ 559 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1018 ],
            "I2": [ 480 ],
            "I3": [ 1001 ],
            "O": [ 602 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1019 ],
            "I2": [ 482 ],
            "I3": [ 1001 ],
            "O": [ 646 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1020 ],
            "I2": [ 484 ],
            "I3": [ 1001 ],
            "O": [ 662 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 486 ],
            "I3": [ 1001 ],
            "O": [ 666 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 521 ],
            "I2": [ 488 ],
            "I3": [ 1001 ],
            "O": [ 669 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1021 ],
            "I2": [ 490 ],
            "I3": [ 1001 ],
            "O": [ 563 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1022 ],
            "I2": [ 493 ],
            "I3": [ 1001 ],
            "O": [ 570 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1023 ],
            "I2": [ 1024 ],
            "I3": [ 1001 ],
            "O": [ 610 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1001 ],
            "I3": [ 1025 ],
            "O": [ 658 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1026 ],
            "I2": [ 495 ],
            "I3": [ 1001 ],
            "O": [ 574 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1027 ],
            "I2": [ 497 ],
            "I3": [ 1001 ],
            "O": [ 578 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1028 ],
            "I2": [ 499 ],
            "I3": [ 1001 ],
            "O": [ 582 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1029 ],
            "I2": [ 501 ],
            "I3": [ 1001 ],
            "O": [ 586 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1030 ],
            "I2": [ 503 ],
            "I3": [ 1001 ],
            "O": [ 590 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1031 ],
            "I2": [ 505 ],
            "I3": [ 1001 ],
            "O": [ 594 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1032 ],
            "E": [ 1033 ],
            "Q": [ 462 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1034 ],
            "E": [ 1033 ],
            "Q": [ 464 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1035 ],
            "E": [ 1033 ],
            "Q": [ 484 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 929 ],
            "I2": [ 664 ],
            "I3": [ 850 ],
            "O": [ 1035 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1036 ],
            "E": [ 1033 ],
            "Q": [ 486 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 933 ],
            "I2": [ 541 ],
            "I3": [ 850 ],
            "O": [ 1036 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1037 ],
            "E": [ 1033 ],
            "Q": [ 488 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ 671 ],
            "I3": [ 850 ],
            "O": [ 1037 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1038 ],
            "E": [ 1033 ],
            "Q": [ 490 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 947 ],
            "I2": [ 526 ],
            "I3": [ 850 ],
            "O": [ 1038 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1039 ],
            "E": [ 1033 ],
            "Q": [ 1024 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 612 ],
            "I3": [ 850 ],
            "O": [ 1039 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 888 ],
            "I2": [ 636 ],
            "I3": [ 850 ],
            "O": [ 1034 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1040 ],
            "E": [ 860 ],
            "Q": [ 888 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1041 ],
            "E": [ 1033 ],
            "Q": [ 466 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 892 ],
            "I2": [ 640 ],
            "I3": [ 850 ],
            "O": [ 1041 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1042 ],
            "E": [ 860 ],
            "Q": [ 892 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1043 ],
            "E": [ 1033 ],
            "Q": [ 468 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 896 ],
            "I2": [ 644 ],
            "I3": [ 850 ],
            "O": [ 1043 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1044 ],
            "E": [ 860 ],
            "Q": [ 896 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 376 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 897 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1045 ],
            "E": [ 1033 ],
            "Q": [ 472 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 904 ],
            "I2": [ 652 ],
            "I3": [ 850 ],
            "O": [ 1045 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_4_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1046 ],
            "E": [ 860 ],
            "Q": [ 904 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1047 ],
            "E": [ 1033 ],
            "Q": [ 474 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 656 ],
            "I3": [ 850 ],
            "O": [ 1047 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1048 ],
            "E": [ 860 ],
            "Q": [ 914 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1049 ],
            "E": [ 1033 ],
            "Q": [ 476 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 917 ],
            "I2": [ 557 ],
            "I3": [ 850 ],
            "O": [ 1049 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_6_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1050 ],
            "E": [ 860 ],
            "Q": [ 917 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1051 ],
            "E": [ 1033 ],
            "Q": [ 478 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 920 ],
            "I2": [ 561 ],
            "I3": [ 850 ],
            "O": [ 1051 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_7_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1052 ],
            "E": [ 860 ],
            "Q": [ 920 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1053 ],
            "E": [ 1033 ],
            "Q": [ 480 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 604 ],
            "I3": [ 850 ],
            "O": [ 1053 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1054 ],
            "E": [ 860 ],
            "Q": [ 923 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1055 ],
            "E": [ 1033 ],
            "Q": [ 482 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 926 ],
            "I2": [ 648 ],
            "I3": [ 850 ],
            "O": [ 1055 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1056 ],
            "E": [ 860 ],
            "Q": [ 926 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 884 ],
            "I2": [ 632 ],
            "I3": [ 850 ],
            "O": [ 1032 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1057 ],
            "E": [ 860 ],
            "Q": [ 884 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1058 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 885 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1059 ],
            "E": [ 1033 ],
            "Q": [ 506 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1060 ],
            "E": [ 1033 ],
            "Q": [ 469 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1061 ],
            "E": [ 1033 ],
            "Q": [ 449 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 849 ],
            "I2": [ 600 ],
            "I3": [ 850 ],
            "O": [ 1061 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_10_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1062 ],
            "E": [ 860 ],
            "Q": [ 849 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1063 ],
            "E": [ 1033 ],
            "Q": [ 452 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 854 ],
            "I2": [ 608 ],
            "I3": [ 850 ],
            "O": [ 1063 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_11_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1064 ],
            "E": [ 860 ],
            "Q": [ 854 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1065 ],
            "E": [ 1033 ],
            "Q": [ 454 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 857 ],
            "I2": [ 616 ],
            "I3": [ 850 ],
            "O": [ 1065 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1066 ],
            "E": [ 1033 ],
            "Q": [ 456 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 866 ],
            "I2": [ 620 ],
            "I3": [ 850 ],
            "O": [ 1066 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1067 ],
            "E": [ 1033 ],
            "Q": [ 458 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 872 ],
            "I2": [ 624 ],
            "I3": [ 850 ],
            "O": [ 1067 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1068 ],
            "E": [ 1033 ],
            "Q": [ 460 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 878 ],
            "I2": [ 628 ],
            "I3": [ 850 ],
            "O": [ 1068 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 899 ],
            "I2": [ 683 ],
            "I3": [ 850 ],
            "O": [ 1060 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1069 ],
            "E": [ 860 ],
            "Q": [ 899 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1070 ],
            "E": [ 1033 ],
            "Q": [ 491 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 953 ],
            "I2": [ 568 ],
            "I3": [ 850 ],
            "O": [ 1070 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1071 ],
            "E": [ 860 ],
            "Q": [ 953 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1072 ],
            "E": [ 1033 ],
            "Q": [ 493 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 572 ],
            "I3": [ 850 ],
            "O": [ 1072 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_3_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1073 ],
            "E": [ 860 ],
            "Q": [ 968 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1074 ],
            "E": [ 1033 ],
            "Q": [ 495 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 972 ],
            "I2": [ 576 ],
            "I3": [ 850 ],
            "O": [ 1074 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_4_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1075 ],
            "E": [ 860 ],
            "Q": [ 972 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1076 ],
            "E": [ 1033 ],
            "Q": [ 497 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 976 ],
            "I2": [ 580 ],
            "I3": [ 850 ],
            "O": [ 1076 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1077 ],
            "E": [ 860 ],
            "Q": [ 976 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1078 ],
            "E": [ 1033 ],
            "Q": [ 499 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 980 ],
            "I2": [ 584 ],
            "I3": [ 850 ],
            "O": [ 1078 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_6_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1079 ],
            "E": [ 860 ],
            "Q": [ 980 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1080 ],
            "E": [ 1033 ],
            "Q": [ 501 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 984 ],
            "I2": [ 588 ],
            "I3": [ 850 ],
            "O": [ 1080 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_7_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1081 ],
            "E": [ 860 ],
            "Q": [ 984 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1082 ],
            "E": [ 1033 ],
            "Q": [ 503 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 988 ],
            "I2": [ 592 ],
            "I3": [ 850 ],
            "O": [ 1082 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_8_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1083 ],
            "E": [ 860 ],
            "Q": [ 988 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1084 ],
            "E": [ 1033 ],
            "Q": [ 505 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1085 ],
            "I2": [ 596 ],
            "I3": [ 850 ],
            "O": [ 1084 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1086 ],
            "E": [ 860 ],
            "Q": [ 1085 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 950 ],
            "I2": [ 1085 ],
            "I3": [ 850 ],
            "O": [ 991 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 850 ],
            "I2": [ 913 ],
            "I3": [ 741 ],
            "O": [ 846 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 993 ],
            "I2": [ 679 ],
            "I3": [ 850 ],
            "O": [ 1059 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1087 ],
            "E": [ 821 ],
            "Q": [ 524 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1088 ],
            "E": [ 821 ],
            "Q": [ 378 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1089 ],
            "E": [ 821 ],
            "Q": [ 376 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1090 ],
            "E": [ 1091 ],
            "Q": [ 261 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1092 ],
            "E": [ 1091 ],
            "Q": [ 260 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 262 ],
            "I3": [ 286 ],
            "O": [ 1092 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 262 ],
            "I3": [ 287 ],
            "O": [ 1090 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 256 ],
            "I3": [ 1093 ],
            "O": [ 1091 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1094 ],
            "Q": [ 251 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1095 ],
            "Q": [ 1096 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 288 ],
            "I2": [ 256 ],
            "I3": [ 262 ],
            "O": [ 1095 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 256 ],
            "I3": [ 262 ],
            "O": [ 1094 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1097 ],
            "I1": [ 1098 ],
            "I2": [ 1099 ],
            "I3": [ 1100 ],
            "O": [ 1101 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1102 ],
            "I1": [ 1098 ],
            "I2": [ 1103 ],
            "I3": [ 1104 ],
            "O": [ 1105 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1107 ],
            "I2": [ 1108 ],
            "I3": [ 1109 ],
            "O": [ 1110 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1111 ],
            "I2": [ 232 ],
            "I3": [ 90 ],
            "O": [ 1109 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1112 ],
            "I1": [ 1113 ],
            "I2": [ 1114 ],
            "I3": [ 1115 ],
            "O": [ 1108 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1116 ],
            "I1": [ 1117 ],
            "I2": [ 1118 ],
            "I3": [ 1119 ],
            "O": [ 1120 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_11_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1121 ],
            "I1": [ 1122 ],
            "I2": [ 1123 ],
            "I3": [ 1124 ],
            "O": [ 1118 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_11_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1125 ],
            "O": [ 1116 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_11_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1126 ],
            "I2": [ 232 ],
            "I3": [ 98 ],
            "O": [ 1119 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1128 ],
            "I2": [ 1129 ],
            "I3": [ 1130 ],
            "O": [ 1131 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_12_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1132 ],
            "I1": [ 1122 ],
            "I2": [ 1133 ],
            "I3": [ 1134 ],
            "O": [ 1129 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_12_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1098 ],
            "I3": [ 1135 ],
            "O": [ 1127 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_12_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1136 ],
            "I2": [ 232 ],
            "I3": [ 94 ],
            "O": [ 1130 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 1138 ],
            "I2": [ 1139 ],
            "I3": [ 1140 ],
            "O": [ 1141 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_13_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1142 ],
            "I1": [ 1122 ],
            "I2": [ 1143 ],
            "I3": [ 1144 ],
            "O": [ 1139 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_13_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1098 ],
            "I3": [ 1145 ],
            "O": [ 1137 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_13_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1146 ],
            "I2": [ 232 ],
            "I3": [ 86 ],
            "O": [ 1140 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1107 ],
            "I2": [ 1148 ],
            "I3": [ 1149 ],
            "O": [ 1150 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1151 ],
            "I2": [ 232 ],
            "I3": [ 216 ],
            "O": [ 1149 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1152 ],
            "I1": [ 1153 ],
            "I2": [ 1154 ],
            "I3": [ 1155 ],
            "O": [ 1148 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1156 ],
            "I1": [ 1107 ],
            "I2": [ 1157 ],
            "I3": [ 1158 ],
            "O": [ 1159 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1160 ],
            "I2": [ 232 ],
            "I3": [ 188 ],
            "O": [ 1158 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "I2": [ 1163 ],
            "I3": [ 1164 ],
            "O": [ 1157 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1107 ],
            "I2": [ 1166 ],
            "I3": [ 1167 ],
            "O": [ 1168 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1169 ],
            "I2": [ 232 ],
            "I3": [ 180 ],
            "O": [ 1167 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1170 ],
            "I1": [ 1171 ],
            "I2": [ 1122 ],
            "I3": [ 1172 ],
            "O": [ 1166 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1107 ],
            "I2": [ 1174 ],
            "I3": [ 1175 ],
            "O": [ 1176 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1177 ],
            "I2": [ 232 ],
            "I3": [ 172 ],
            "O": [ 1175 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_17_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1178 ],
            "I1": [ 1179 ],
            "I2": [ 1163 ],
            "I3": [ 1180 ],
            "O": [ 1174 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1107 ],
            "I2": [ 1182 ],
            "I3": [ 1183 ],
            "O": [ 1184 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1185 ],
            "I2": [ 232 ],
            "I3": [ 140 ],
            "O": [ 1183 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1186 ],
            "I1": [ 1187 ],
            "I2": [ 1188 ],
            "I3": [ 1189 ],
            "O": [ 1182 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1190 ],
            "I1": [ 1098 ],
            "I2": [ 1191 ],
            "I3": [ 1192 ],
            "O": [ 1193 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1194 ],
            "I2": [ 232 ],
            "I3": [ 136 ],
            "O": [ 1192 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_19_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1196 ],
            "I2": [ 1197 ],
            "I3": [ 1198 ],
            "O": [ 1191 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1199 ],
            "I2": [ 232 ],
            "I3": [ 208 ],
            "O": [ 1104 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1200 ],
            "I2": [ 1201 ],
            "I3": [ 1202 ],
            "O": [ 1103 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1203 ],
            "I1": [ 1098 ],
            "I2": [ 1204 ],
            "I3": [ 1205 ],
            "O": [ 1206 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1207 ],
            "I1": [ 1098 ],
            "I2": [ 1208 ],
            "I3": [ 1209 ],
            "O": [ 1210 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1211 ],
            "I2": [ 232 ],
            "I3": [ 132 ],
            "O": [ 1209 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_20_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1212 ],
            "I1": [ 1213 ],
            "I2": [ 1214 ],
            "I3": [ 1215 ],
            "O": [ 1208 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1216 ],
            "I1": [ 1098 ],
            "I2": [ 1217 ],
            "I3": [ 1218 ],
            "O": [ 1219 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1220 ],
            "I2": [ 232 ],
            "I3": [ 128 ],
            "O": [ 1218 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1221 ],
            "I1": [ 1222 ],
            "I2": [ 1214 ],
            "I3": [ 1223 ],
            "O": [ 1217 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1107 ],
            "I2": [ 1225 ],
            "I3": [ 1226 ],
            "O": [ 1227 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1228 ],
            "I2": [ 232 ],
            "I3": [ 120 ],
            "O": [ 1226 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1229 ],
            "I1": [ 1230 ],
            "I2": [ 1163 ],
            "I3": [ 1231 ],
            "O": [ 1225 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1098 ],
            "I2": [ 1233 ],
            "I3": [ 1234 ],
            "O": [ 1235 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1236 ],
            "I2": [ 232 ],
            "I3": [ 116 ],
            "O": [ 1234 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_23_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1238 ],
            "I2": [ 1214 ],
            "I3": [ 1239 ],
            "O": [ 1233 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 1098 ],
            "I2": [ 1241 ],
            "I3": [ 1242 ],
            "O": [ 1243 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1244 ],
            "I2": [ 232 ],
            "I3": [ 164 ],
            "O": [ 1242 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_24_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1245 ],
            "I2": [ 1246 ],
            "I3": [ 1122 ],
            "O": [ 1241 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1247 ],
            "I1": [ 1098 ],
            "I2": [ 1248 ],
            "I3": [ 1249 ],
            "O": [ 1250 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1251 ],
            "I2": [ 232 ],
            "I3": [ 160 ],
            "O": [ 1249 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1252 ],
            "I2": [ 1253 ],
            "I3": [ 1254 ],
            "O": [ 1248 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1255 ],
            "I1": [ 1098 ],
            "I2": [ 1256 ],
            "I3": [ 1257 ],
            "O": [ 1258 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1259 ],
            "I2": [ 232 ],
            "I3": [ 156 ],
            "O": [ 1257 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1260 ],
            "I2": [ 1261 ],
            "I3": [ 1262 ],
            "O": [ 1256 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1263 ],
            "I1": [ 1098 ],
            "I2": [ 1264 ],
            "I3": [ 1265 ],
            "O": [ 1266 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1267 ],
            "I2": [ 232 ],
            "I3": [ 152 ],
            "O": [ 1265 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1269 ],
            "I3": [ 1197 ],
            "O": [ 1264 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1270 ],
            "I1": [ 1098 ],
            "I2": [ 1271 ],
            "I3": [ 1272 ],
            "O": [ 1273 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1274 ],
            "I2": [ 232 ],
            "I3": [ 148 ],
            "O": [ 1272 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1275 ],
            "I2": [ 1276 ],
            "I3": [ 1214 ],
            "O": [ 1271 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1277 ],
            "I1": [ 1098 ],
            "I2": [ 1278 ],
            "I3": [ 1279 ],
            "O": [ 1280 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1281 ],
            "I2": [ 232 ],
            "I3": [ 144 ],
            "O": [ 1279 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_29_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1282 ],
            "I2": [ 1283 ],
            "I3": [ 1163 ],
            "O": [ 1278 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1284 ],
            "I2": [ 232 ],
            "I3": [ 204 ],
            "O": [ 1205 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 1286 ],
            "I3": [ 1287 ],
            "O": [ 1204 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 1098 ],
            "I2": [ 1289 ],
            "I3": [ 1290 ],
            "O": [ 1291 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 1293 ],
            "I2": [ 1294 ],
            "I3": [ 1295 ],
            "O": [ 1296 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_30_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1297 ],
            "I2": [ 232 ],
            "I3": [ 200 ],
            "O": [ 1295 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_30_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1098 ],
            "I3": [ 1298 ],
            "O": [ 1292 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1299 ],
            "I1": [ 1300 ],
            "I2": [ 1301 ],
            "I3": [ 1302 ],
            "O": [ 1303 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_31_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1304 ],
            "I2": [ 232 ],
            "I3": [ 168 ],
            "O": [ 1302 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_31_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1098 ],
            "I3": [ 1305 ],
            "O": [ 1299 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1306 ],
            "I2": [ 232 ],
            "I3": [ 196 ],
            "O": [ 1290 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1307 ],
            "I2": [ 1308 ],
            "I3": [ 1309 ],
            "O": [ 1289 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1098 ],
            "I2": [ 1311 ],
            "I3": [ 1312 ],
            "O": [ 1313 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1314 ],
            "I2": [ 232 ],
            "I3": [ 192 ],
            "O": [ 1312 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1315 ],
            "I2": [ 1316 ],
            "I3": [ 1317 ],
            "O": [ 1311 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1318 ],
            "I1": [ 1098 ],
            "I2": [ 1319 ],
            "I3": [ 1320 ],
            "O": [ 1321 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1322 ],
            "I2": [ 232 ],
            "I3": [ 184 ],
            "O": [ 1320 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1323 ],
            "I2": [ 1324 ],
            "I3": [ 1325 ],
            "O": [ 1319 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 1098 ],
            "I2": [ 1327 ],
            "I3": [ 1328 ],
            "O": [ 1329 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1330 ],
            "I2": [ 232 ],
            "I3": [ 176 ],
            "O": [ 1328 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1331 ],
            "I2": [ 1332 ],
            "I3": [ 1333 ],
            "O": [ 1327 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1334 ],
            "I1": [ 1098 ],
            "I2": [ 1335 ],
            "I3": [ 1336 ],
            "O": [ 1337 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1338 ],
            "I2": [ 232 ],
            "I3": [ 124 ],
            "O": [ 1336 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1339 ],
            "I1": [ 1340 ],
            "I2": [ 1341 ],
            "I3": [ 1342 ],
            "O": [ 1335 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1098 ],
            "I2": [ 1344 ],
            "I3": [ 1345 ],
            "O": [ 1346 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1347 ],
            "I2": [ 232 ],
            "I3": [ 112 ],
            "O": [ 1345 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "I2": [ 1350 ],
            "I3": [ 1351 ],
            "O": [ 1344 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1352 ],
            "I1": [ 1107 ],
            "I2": [ 1353 ],
            "I3": [ 1354 ],
            "O": [ 1355 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1356 ],
            "I2": [ 232 ],
            "I3": [ 108 ],
            "O": [ 1354 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 1358 ],
            "I2": [ 1359 ],
            "I3": [ 1360 ],
            "O": [ 1353 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1361 ],
            "I2": [ 232 ],
            "I3": [ 212 ],
            "O": [ 1100 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1362 ],
            "I2": [ 1363 ],
            "I3": [ 1364 ],
            "O": [ 1099 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_misaligned_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1024 ],
            "E": [ 450 ],
            "Q": [ 370 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_misaligned_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 370 ],
            "I3": [ 1365 ],
            "O": [ 272 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1366 ],
            "E": [ 1367 ],
            "Q": [ 1368 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFE_D_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1366 ],
            "E": [ 1369 ],
            "Q": [ 1370 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1371 ],
            "Q": [ 1366 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 370 ],
            "I2": [ 1372 ],
            "I3": [ 271 ],
            "O": [ 1371 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 1366 ],
            "I3": [ 1373 ],
            "O": [ 1372 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 1366 ],
            "I2": [ 253 ],
            "I3": [ 271 ],
            "O": [ 1374 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 679 ],
            "E": [ 1375 ],
            "Q": [ 414 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 683 ],
            "E": [ 1375 ],
            "Q": [ 343 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 600 ],
            "E": [ 1375 ],
            "Q": [ 327 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 608 ],
            "E": [ 1375 ],
            "Q": [ 325 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 616 ],
            "E": [ 1375 ],
            "Q": [ 323 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 620 ],
            "E": [ 1375 ],
            "Q": [ 416 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 624 ],
            "E": [ 1375 ],
            "Q": [ 351 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 628 ],
            "E": [ 1375 ],
            "Q": [ 410 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 632 ],
            "E": [ 1375 ],
            "Q": [ 357 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 636 ],
            "E": [ 1375 ],
            "Q": [ 401 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 640 ],
            "E": [ 1375 ],
            "Q": [ 408 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 644 ],
            "E": [ 1375 ],
            "Q": [ 404 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 568 ],
            "E": [ 1375 ],
            "Q": [ 339 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 652 ],
            "E": [ 1375 ],
            "Q": [ 406 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 656 ],
            "E": [ 1375 ],
            "Q": [ 359 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 557 ],
            "E": [ 1375 ],
            "Q": [ 355 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 561 ],
            "E": [ 1375 ],
            "Q": [ 103 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 604 ],
            "E": [ 1375 ],
            "Q": [ 106 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 648 ],
            "E": [ 1375 ],
            "Q": [ 367 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 664 ],
            "E": [ 1375 ],
            "Q": [ 365 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 541 ],
            "E": [ 1375 ],
            "Q": [ 363 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 671 ],
            "E": [ 1375 ],
            "Q": [ 361 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 526 ],
            "E": [ 1375 ],
            "Q": [ 302 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 572 ],
            "E": [ 1375 ],
            "Q": [ 341 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 612 ],
            "E": [ 1375 ],
            "Q": [ 377 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 660 ],
            "E": [ 1375 ],
            "Q": [ 379 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 576 ],
            "E": [ 1375 ],
            "Q": [ 337 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 580 ],
            "E": [ 1375 ],
            "Q": [ 349 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 584 ],
            "E": [ 1375 ],
            "Q": [ 412 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 588 ],
            "E": [ 1375 ],
            "Q": [ 347 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 592 ],
            "E": [ 1375 ],
            "Q": [ 345 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 596 ],
            "E": [ 1375 ],
            "Q": [ 321 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1150 ],
            "E": [ 1376 ],
            "Q": [ 1377 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1101 ],
            "E": [ 1376 ],
            "Q": [ 1378 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1329 ],
            "E": [ 1376 ],
            "Q": [ 1379 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1176 ],
            "E": [ 1376 ],
            "Q": [ 550 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1303 ],
            "E": [ 1376 ],
            "Q": [ 1380 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1243 ],
            "E": [ 1376 ],
            "Q": [ 1381 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1250 ],
            "E": [ 1376 ],
            "Q": [ 1382 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1258 ],
            "E": [ 1376 ],
            "Q": [ 1383 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1266 ],
            "E": [ 1376 ],
            "Q": [ 1384 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1273 ],
            "E": [ 1376 ],
            "Q": [ 1385 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1280 ],
            "E": [ 1376 ],
            "Q": [ 1386 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1184 ],
            "E": [ 1376 ],
            "Q": [ 548 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1105 ],
            "E": [ 1376 ],
            "Q": [ 1387 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1193 ],
            "E": [ 1376 ],
            "Q": [ 1388 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1210 ],
            "E": [ 1376 ],
            "Q": [ 1389 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1219 ],
            "E": [ 1376 ],
            "Q": [ 1390 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1337 ],
            "E": [ 1376 ],
            "Q": [ 1391 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1227 ],
            "E": [ 1376 ],
            "Q": [ 1392 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1235 ],
            "E": [ 1376 ],
            "Q": [ 1393 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1346 ],
            "E": [ 1376 ],
            "Q": [ 1394 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1355 ],
            "E": [ 1376 ],
            "Q": [ 551 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1120 ],
            "E": [ 1376 ],
            "Q": [ 1395 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1131 ],
            "E": [ 1376 ],
            "Q": [ 1396 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1206 ],
            "E": [ 1376 ],
            "Q": [ 549 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1110 ],
            "E": [ 1376 ],
            "Q": [ 1397 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1141 ],
            "E": [ 1376 ],
            "Q": [ 1398 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1296 ],
            "E": [ 1376 ],
            "Q": [ 1399 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1291 ],
            "E": [ 1376 ],
            "Q": [ 1400 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1313 ],
            "E": [ 1376 ],
            "Q": [ 1401 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1159 ],
            "E": [ 1376 ],
            "Q": [ 1402 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1321 ],
            "E": [ 1376 ],
            "Q": [ 1403 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1168 ],
            "E": [ 1376 ],
            "Q": [ 1404 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1405 ],
            "E": [ 1375 ],
            "Q": [ 1406 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1407 ],
            "E": [ 1375 ],
            "Q": [ 1408 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1409 ],
            "E": [ 1375 ],
            "Q": [ 1410 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1411 ],
            "E": [ 1375 ],
            "Q": [ 1412 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1413 ],
            "E": [ 1375 ],
            "Q": [ 1414 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1415 ],
            "E": [ 1375 ],
            "Q": [ 1416 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1417 ],
            "E": [ 1375 ],
            "Q": [ 1418 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1419 ],
            "E": [ 1375 ],
            "Q": [ 1420 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1421 ],
            "E": [ 1375 ],
            "Q": [ 1422 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1423 ],
            "E": [ 1375 ],
            "Q": [ 1424 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1425 ],
            "E": [ 1375 ],
            "Q": [ 1426 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1427 ],
            "E": [ 1375 ],
            "Q": [ 1428 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1429 ],
            "E": [ 1375 ],
            "Q": [ 1430 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1431 ],
            "E": [ 1375 ],
            "Q": [ 1432 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1433 ],
            "E": [ 1375 ],
            "Q": [ 1434 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1435 ],
            "E": [ 1375 ],
            "Q": [ 1436 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1437 ],
            "E": [ 1375 ],
            "Q": [ 1438 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1439 ],
            "E": [ 1375 ],
            "Q": [ 1440 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1441 ],
            "E": [ 1375 ],
            "Q": [ 1442 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1443 ],
            "E": [ 1375 ],
            "Q": [ 1444 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1445 ],
            "E": [ 1375 ],
            "Q": [ 1446 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1447 ],
            "E": [ 1375 ],
            "Q": [ 1448 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1449 ],
            "E": [ 1375 ],
            "Q": [ 1450 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1451 ],
            "E": [ 1375 ],
            "Q": [ 1452 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1453 ],
            "E": [ 1375 ],
            "Q": [ 1454 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1455 ],
            "E": [ 1375 ],
            "Q": [ 1456 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1457 ],
            "E": [ 1375 ],
            "Q": [ 1458 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1459 ],
            "E": [ 1375 ],
            "Q": [ 1460 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1461 ],
            "E": [ 1375 ],
            "Q": [ 1462 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1463 ],
            "E": [ 1375 ],
            "Q": [ 1464 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1465 ],
            "E": [ 1375 ],
            "Q": [ 1466 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1467 ],
            "E": [ 1375 ],
            "Q": [ 1468 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1469 ],
            "Q": [ 1373 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1374 ],
            "I2": [ 1373 ],
            "I3": [ 450 ],
            "O": [ 446 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1374 ],
            "I1": [ 450 ],
            "I2": [ 373 ],
            "I3": [ 1373 ],
            "O": [ 1369 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1374 ],
            "I1": [ 450 ],
            "I2": [ 373 ],
            "I3": [ 1373 ],
            "O": [ 1367 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 450 ],
            "I3": [ 1373 ],
            "O": [ 371 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1470 ],
            "E": [ 446 ],
            "Q": [ 374 ],
            "R": [ 450 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1471 ],
            "E": [ 446 ],
            "Q": [ 373 ],
            "R": [ 450 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 373 ],
            "O": [ 1471 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 373 ],
            "I3": [ 374 ],
            "O": [ 1470 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1472 ],
            "I3": [ 1365 ],
            "O": [ 1469 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1374 ],
            "I3": [ 1373 ],
            "O": [ 1472 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 1372 ],
            "I2": [ 1365 ],
            "I3": [ 271 ],
            "O": [ 270 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 369 ],
            "I3": [ 371 ],
            "O": [ 1365 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2589.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1472 ],
            "I2": [ 1473 ],
            "I3": [ 450 ],
            "O": [ 1474 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1475 ],
            "Q": [ 1476 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1477 ],
            "I3": [ 1476 ],
            "O": [ 1475 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 373 ],
            "I2": [ 374 ],
            "I3": [ 375 ],
            "O": [ 1477 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 1476 ],
            "I2": [ 1477 ],
            "I3": [ 450 ],
            "O": [ 1478 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1479 ],
            "E": [ 1478 ],
            "Q": [ 375 ],
            "R": [ 450 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1480 ],
            "E": [ 1478 ],
            "Q": [ 372 ],
            "R": [ 450 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 372 ],
            "O": [ 1480 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 375 ],
            "O": [ 1479 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1477 ],
            "I2": [ 1476 ],
            "I3": [ 821 ],
            "O": [ 1481 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1482 ],
            "I1": [ 1481 ],
            "I2": [ 1483 ],
            "I3": [ 1484 ],
            "O": [ 1485 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1486 ],
            "I1": [ 1481 ],
            "I2": [ 1487 ],
            "I3": [ 1484 ],
            "O": [ 1488 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1485 ],
            "Q": [ 1483 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1489 ],
            "Q": [ 1490 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1490 ],
            "I2": [ 1491 ],
            "I3": [ 1484 ],
            "O": [ 1489 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 1492 ],
            "I3": [ 1493 ],
            "O": [ 1491 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 1492 ],
            "I2": [ 1495 ],
            "I3": [ 1484 ],
            "O": [ 1496 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 723 ],
            "I3": [ 1493 ],
            "O": [ 1494 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1496 ],
            "Q": [ 1495 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1497 ],
            "Q": [ 1498 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1484 ],
            "I3": [ 1498 ],
            "O": [ 1497 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1499 ],
            "I1": [ 1500 ],
            "I2": [ 1501 ],
            "I3": [ 1502 ],
            "O": [ 1503 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1504 ],
            "I3": [ 1505 ],
            "O": [ 1492 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 1503 ],
            "I3": [ 1498 ],
            "O": [ 1506 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 258 ],
            "I2": [ 1481 ],
            "I3": [ 821 ],
            "O": [ 1507 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.A_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1508 ],
            "E": [ 821 ],
            "Q": [ 735 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.A_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 734 ],
            "I3": [ 735 ],
            "O": [ 723 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.A_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1509 ],
            "E": [ 821 ],
            "Q": [ 741 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.A_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 741 ],
            "I3": [ 742 ],
            "O": [ 786 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 472 ],
            "I3": [ 1510 ],
            "O": [ 1511 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 474 ],
            "I3": [ 1512 ],
            "O": [ 1513 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 491 ],
            "I3": [ 1514 ],
            "O": [ 1515 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 493 ],
            "I3": [ 1516 ],
            "O": [ 1517 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 495 ],
            "I3": [ 1518 ],
            "O": [ 1519 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 497 ],
            "I3": [ 1520 ],
            "O": [ 1521 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 499 ],
            "I3": [ 1522 ],
            "O": [ 1523 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 501 ],
            "I3": [ 1524 ],
            "O": [ 1525 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 503 ],
            "I3": [ 1526 ],
            "O": [ 1527 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 505 ],
            "I3": [ 1528 ],
            "O": [ 1529 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 488 ],
            "I3": [ 490 ],
            "O": [ 1530 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 449 ],
            "I3": [ 1531 ],
            "O": [ 1532 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 1533 ],
            "O": [ 1534 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 452 ],
            "I3": [ 1535 ],
            "O": [ 1536 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 454 ],
            "I3": [ 1537 ],
            "O": [ 1538 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 1539 ],
            "O": [ 1540 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 458 ],
            "I3": [ 1541 ],
            "O": [ 1542 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 1543 ],
            "O": [ 1544 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 462 ],
            "I3": [ 1545 ],
            "O": [ 1546 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 464 ],
            "I3": [ 1547 ],
            "O": [ 1548 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 466 ],
            "I3": [ 1549 ],
            "O": [ 1550 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 468 ],
            "I3": [ 1551 ],
            "O": [ 1552 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 478 ],
            "I3": [ 1553 ],
            "O": [ 1554 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 480 ],
            "I3": [ 1555 ],
            "O": [ 1556 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 482 ],
            "I3": [ 1557 ],
            "O": [ 1558 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 484 ],
            "I3": [ 1559 ],
            "O": [ 1560 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 486 ],
            "I3": [ 1561 ],
            "O": [ 1562 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 506 ],
            "I3": [ 1563 ],
            "O": [ 1564 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 469 ],
            "I3": [ 1565 ],
            "O": [ 265 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1510 ],
            "CO": [ 1551 ],
            "I0": [ "0" ],
            "I1": [ 472 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1512 ],
            "CO": [ 1510 ],
            "I0": [ "0" ],
            "I1": [ 474 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1516 ],
            "CO": [ 1514 ],
            "I0": [ "0" ],
            "I1": [ 493 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1518 ],
            "CO": [ 1516 ],
            "I0": [ "0" ],
            "I1": [ 495 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1520 ],
            "CO": [ 1518 ],
            "I0": [ "0" ],
            "I1": [ 497 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1522 ],
            "CO": [ 1520 ],
            "I0": [ "0" ],
            "I1": [ 499 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1524 ],
            "CO": [ 1522 ],
            "I0": [ "0" ],
            "I1": [ 501 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1526 ],
            "CO": [ 1524 ],
            "I0": [ "0" ],
            "I1": [ 503 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1528 ],
            "CO": [ 1526 ],
            "I0": [ "0" ],
            "I1": [ 505 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 490 ],
            "CO": [ 1561 ],
            "I0": [ "0" ],
            "I1": [ 488 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1531 ],
            "CO": [ 1528 ],
            "I0": [ "0" ],
            "I1": [ 449 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1535 ],
            "CO": [ 1531 ],
            "I0": [ "0" ],
            "I1": [ 452 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1533 ],
            "CO": [ 1512 ],
            "I0": [ "0" ],
            "I1": [ 476 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1537 ],
            "CO": [ 1535 ],
            "I0": [ "0" ],
            "I1": [ 454 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1539 ],
            "CO": [ 1537 ],
            "I0": [ "0" ],
            "I1": [ 456 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1541 ],
            "CO": [ 1539 ],
            "I0": [ "0" ],
            "I1": [ 458 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1543 ],
            "CO": [ 1541 ],
            "I0": [ "0" ],
            "I1": [ 460 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1545 ],
            "CO": [ 1543 ],
            "I0": [ "0" ],
            "I1": [ 462 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1547 ],
            "CO": [ 1545 ],
            "I0": [ "0" ],
            "I1": [ 464 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1549 ],
            "CO": [ 1547 ],
            "I0": [ "0" ],
            "I1": [ 466 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1551 ],
            "CO": [ 1549 ],
            "I0": [ "0" ],
            "I1": [ 468 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1553 ],
            "CO": [ 1533 ],
            "I0": [ "0" ],
            "I1": [ 478 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1555 ],
            "CO": [ 1553 ],
            "I0": [ "0" ],
            "I1": [ 480 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1557 ],
            "CO": [ 1555 ],
            "I0": [ "0" ],
            "I1": [ 482 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1559 ],
            "CO": [ 1557 ],
            "I0": [ "0" ],
            "I1": [ 484 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1561 ],
            "CO": [ 1559 ],
            "I0": [ "0" ],
            "I1": [ 486 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1565 ],
            "CO": [ 1563 ],
            "I0": [ "0" ],
            "I1": [ 469 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1514 ],
            "CO": [ 1565 ],
            "I0": [ "0" ],
            "I1": [ 491 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1566 ],
            "E": [ 1567 ],
            "Q": [ 1568 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1569 ],
            "E": [ 1567 ],
            "Q": [ 1570 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1571 ],
            "E": [ 1567 ],
            "Q": [ 1572 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1573 ],
            "E": [ 1567 ],
            "Q": [ 1574 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1575 ],
            "E": [ 1567 ],
            "Q": [ 1576 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1577 ],
            "E": [ 1567 ],
            "Q": [ 1578 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1579 ],
            "E": [ 1567 ],
            "Q": [ 1580 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1581 ],
            "E": [ 1567 ],
            "Q": [ 1582 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1583 ],
            "E": [ 1567 ],
            "Q": [ 1584 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1585 ],
            "E": [ 1567 ],
            "Q": [ 1586 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1587 ],
            "E": [ 1567 ],
            "Q": [ 1588 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1589 ],
            "E": [ 1567 ],
            "Q": [ 1590 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1591 ],
            "E": [ 1567 ],
            "Q": [ 1592 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1593 ],
            "E": [ 1567 ],
            "Q": [ 1594 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1595 ],
            "E": [ 1567 ],
            "Q": [ 1596 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1597 ],
            "E": [ 1567 ],
            "Q": [ 1598 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1599 ],
            "E": [ 1567 ],
            "Q": [ 1600 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1601 ],
            "E": [ 1567 ],
            "Q": [ 1602 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1603 ],
            "E": [ 1567 ],
            "Q": [ 1604 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1605 ],
            "E": [ 1567 ],
            "Q": [ 1606 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1607 ],
            "E": [ 1567 ],
            "Q": [ 1608 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1609 ],
            "E": [ 1567 ],
            "Q": [ 1610 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1611 ],
            "E": [ 1567 ],
            "Q": [ 1612 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1613 ],
            "E": [ 1567 ],
            "Q": [ 1614 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1615 ],
            "E": [ 1616 ],
            "Q": [ 1617 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1618 ],
            "I2": [ 1566 ],
            "I3": [ 255 ],
            "O": [ 1615 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1619 ],
            "I2": [ 506 ],
            "I3": [ 1620 ],
            "O": [ 1618 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1621 ],
            "E": [ 1616 ],
            "Q": [ 264 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1622 ],
            "I2": [ 1569 ],
            "I3": [ 255 ],
            "O": [ 1621 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1623 ],
            "I2": [ 469 ],
            "I3": [ 1620 ],
            "O": [ 1622 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1624 ],
            "E": [ 1616 ],
            "Q": [ 1625 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_32_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1626 ],
            "I2": [ 1591 ],
            "I3": [ 255 ],
            "O": [ 1624 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_32_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1627 ],
            "I2": [ 491 ],
            "I3": [ 1620 ],
            "O": [ 1626 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1628 ],
            "E": [ 1616 ],
            "Q": [ 1629 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_33_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1630 ],
            "I2": [ 1613 ],
            "I3": [ 255 ],
            "O": [ 1628 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_33_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1631 ],
            "I2": [ 493 ],
            "I3": [ 1620 ],
            "O": [ 1630 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1632 ],
            "E": [ 1616 ],
            "Q": [ 1633 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_34_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1634 ],
            "I2": [ 1635 ],
            "I3": [ 255 ],
            "O": [ 1632 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_34_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1636 ],
            "I2": [ 495 ],
            "I3": [ 1620 ],
            "O": [ 1634 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1637 ],
            "E": [ 1616 ],
            "Q": [ 1638 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_35_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1639 ],
            "I2": [ 1640 ],
            "I3": [ 255 ],
            "O": [ 1637 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_35_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1641 ],
            "I2": [ 497 ],
            "I3": [ 1620 ],
            "O": [ 1639 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1642 ],
            "E": [ 1616 ],
            "Q": [ 1643 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_36_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1644 ],
            "I2": [ 1645 ],
            "I3": [ 255 ],
            "O": [ 1642 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_36_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1646 ],
            "I2": [ 499 ],
            "I3": [ 1620 ],
            "O": [ 1644 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1647 ],
            "E": [ 1616 ],
            "Q": [ 1648 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1649 ],
            "I2": [ 1650 ],
            "I3": [ 255 ],
            "O": [ 1647 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_37_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1651 ],
            "I2": [ 501 ],
            "I3": [ 1620 ],
            "O": [ 1649 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1652 ],
            "E": [ 1616 ],
            "Q": [ 1653 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1654 ],
            "I2": [ 1655 ],
            "I3": [ 255 ],
            "O": [ 1652 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1656 ],
            "I2": [ 503 ],
            "I3": [ 1620 ],
            "O": [ 1654 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1657 ],
            "E": [ 1616 ],
            "Q": [ 1658 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1659 ],
            "I2": [ 1660 ],
            "I3": [ 255 ],
            "O": [ 1657 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_39_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1661 ],
            "I2": [ 505 ],
            "I3": [ 1620 ],
            "O": [ 1659 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1635 ],
            "E": [ 1567 ],
            "Q": [ 1662 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1663 ],
            "E": [ 1616 ],
            "Q": [ 1664 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1665 ],
            "I2": [ 1571 ],
            "I3": [ 255 ],
            "O": [ 1663 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_40_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1666 ],
            "I2": [ 449 ],
            "I3": [ 1620 ],
            "O": [ 1665 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1667 ],
            "E": [ 1616 ],
            "Q": [ 1668 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_41_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1669 ],
            "I2": [ 1573 ],
            "I3": [ 255 ],
            "O": [ 1667 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_41_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1670 ],
            "I2": [ 452 ],
            "I3": [ 1620 ],
            "O": [ 1669 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1671 ],
            "E": [ 1616 ],
            "Q": [ 1672 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_42_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1673 ],
            "I2": [ 1575 ],
            "I3": [ 255 ],
            "O": [ 1671 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_42_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1674 ],
            "I2": [ 454 ],
            "I3": [ 1620 ],
            "O": [ 1673 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_43": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1675 ],
            "E": [ 1616 ],
            "Q": [ 1676 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_43_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1677 ],
            "I2": [ 1577 ],
            "I3": [ 255 ],
            "O": [ 1675 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_43_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1678 ],
            "I2": [ 456 ],
            "I3": [ 1620 ],
            "O": [ 1677 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_44": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1679 ],
            "E": [ 1616 ],
            "Q": [ 1680 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_44_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1681 ],
            "I2": [ 1579 ],
            "I3": [ 255 ],
            "O": [ 1679 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_44_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1682 ],
            "I2": [ 458 ],
            "I3": [ 1620 ],
            "O": [ 1681 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_45": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1683 ],
            "E": [ 1616 ],
            "Q": [ 1684 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_45_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1685 ],
            "I2": [ 1581 ],
            "I3": [ 255 ],
            "O": [ 1683 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_45_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1686 ],
            "I2": [ 460 ],
            "I3": [ 1620 ],
            "O": [ 1685 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_46": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1687 ],
            "E": [ 1616 ],
            "Q": [ 1688 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_46_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1689 ],
            "I2": [ 1583 ],
            "I3": [ 255 ],
            "O": [ 1687 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_46_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1690 ],
            "I2": [ 462 ],
            "I3": [ 1620 ],
            "O": [ 1689 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_47": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1691 ],
            "E": [ 1616 ],
            "Q": [ 1692 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 1585 ],
            "I3": [ 255 ],
            "O": [ 1691 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_47_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1694 ],
            "I2": [ 464 ],
            "I3": [ 1620 ],
            "O": [ 1693 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_48": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1695 ],
            "E": [ 1616 ],
            "Q": [ 1696 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_48_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1697 ],
            "I2": [ 1587 ],
            "I3": [ 255 ],
            "O": [ 1695 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_48_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 466 ],
            "I3": [ 1620 ],
            "O": [ 1697 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_49": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1699 ],
            "E": [ 1616 ],
            "Q": [ 1700 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_49_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1701 ],
            "I2": [ 1589 ],
            "I3": [ 255 ],
            "O": [ 1699 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_49_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1702 ],
            "I2": [ 468 ],
            "I3": [ 1620 ],
            "O": [ 1701 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1640 ],
            "E": [ 1567 ],
            "Q": [ 1703 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_50": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1704 ],
            "E": [ 1616 ],
            "Q": [ 1705 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_50_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1706 ],
            "I2": [ 1593 ],
            "I3": [ 255 ],
            "O": [ 1704 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_50_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1707 ],
            "I2": [ 472 ],
            "I3": [ 1620 ],
            "O": [ 1706 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_51": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1708 ],
            "E": [ 1616 ],
            "Q": [ 1709 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_51_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1710 ],
            "I2": [ 1595 ],
            "I3": [ 255 ],
            "O": [ 1708 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_51_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 474 ],
            "I3": [ 1620 ],
            "O": [ 1710 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_52": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1712 ],
            "E": [ 1616 ],
            "Q": [ 1713 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 1597 ],
            "I3": [ 255 ],
            "O": [ 1712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_52_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1715 ],
            "I2": [ 476 ],
            "I3": [ 1620 ],
            "O": [ 1714 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_53": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1716 ],
            "E": [ 1616 ],
            "Q": [ 1717 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1718 ],
            "I2": [ 1599 ],
            "I3": [ 255 ],
            "O": [ 1716 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_53_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1719 ],
            "I2": [ 478 ],
            "I3": [ 1620 ],
            "O": [ 1718 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_54": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1720 ],
            "E": [ 1616 ],
            "Q": [ 1721 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_54_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1722 ],
            "I3": [ 1723 ],
            "O": [ 1720 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_55": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1724 ],
            "E": [ 1616 ],
            "Q": [ 1725 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_55_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1726 ],
            "I2": [ 1603 ],
            "I3": [ 255 ],
            "O": [ 1724 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_55_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1727 ],
            "I2": [ 482 ],
            "I3": [ 1620 ],
            "O": [ 1726 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_56": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1728 ],
            "E": [ 1616 ],
            "Q": [ 1729 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_56_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1730 ],
            "I2": [ 1605 ],
            "I3": [ 255 ],
            "O": [ 1728 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_56_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1731 ],
            "I2": [ 484 ],
            "I3": [ 1620 ],
            "O": [ 1730 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_57": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1732 ],
            "E": [ 1616 ],
            "Q": [ 1733 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_57_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1734 ],
            "I2": [ 1607 ],
            "I3": [ 255 ],
            "O": [ 1732 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_57_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1735 ],
            "I2": [ 486 ],
            "I3": [ 1620 ],
            "O": [ 1734 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_58": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1736 ],
            "E": [ 1616 ],
            "Q": [ 1737 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_58_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1738 ],
            "I3": [ 1739 ],
            "O": [ 1736 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1740 ],
            "I1": [ 488 ],
            "I2": [ 255 ],
            "I3": [ 1620 ],
            "O": [ 1739 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_59": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1741 ],
            "E": [ 1616 ],
            "Q": [ 1742 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_59_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1743 ],
            "I2": [ 1611 ],
            "I3": [ 255 ],
            "O": [ 1741 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_59_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1744 ],
            "I2": [ 490 ],
            "I3": [ 1620 ],
            "O": [ 1743 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1645 ],
            "E": [ 1567 ],
            "Q": [ 1745 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_60": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1746 ],
            "E": [ 1616 ],
            "Q": [ 1747 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_60_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1748 ],
            "I2": [ 1749 ],
            "I3": [ 255 ],
            "O": [ 1746 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_60_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1750 ],
            "I2": [ 1024 ],
            "I3": [ 1620 ],
            "O": [ 1748 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1650 ],
            "E": [ 1567 ],
            "Q": [ 1751 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1655 ],
            "E": [ 1567 ],
            "Q": [ 1752 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1660 ],
            "E": [ 1567 ],
            "Q": [ 1753 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 738 ],
            "I3": [ 255 ],
            "O": [ 1567 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1617 ],
            "I3": [ 1755 ],
            "O": [ 997 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1570 ],
            "I3": [ 267 ],
            "O": [ 1069 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1664 ],
            "I3": [ 1756 ],
            "O": [ 1062 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1572 ],
            "I2": [ 1532 ],
            "I3": [ 266 ],
            "O": [ 1756 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1668 ],
            "I3": [ 1757 ],
            "O": [ 1064 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1574 ],
            "I2": [ 1536 ],
            "I3": [ 266 ],
            "O": [ 1757 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1672 ],
            "I3": [ 1758 ],
            "O": [ 859 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1576 ],
            "I2": [ 1538 ],
            "I3": [ 266 ],
            "O": [ 1758 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1578 ],
            "I3": [ 1759 ],
            "O": [ 868 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1676 ],
            "I2": [ 1540 ],
            "I3": [ 266 ],
            "O": [ 1759 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1680 ],
            "I3": [ 1760 ],
            "O": [ 874 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1580 ],
            "I2": [ 1542 ],
            "I3": [ 266 ],
            "O": [ 1760 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1684 ],
            "I3": [ 1761 ],
            "O": [ 880 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1582 ],
            "I2": [ 1544 ],
            "I3": [ 266 ],
            "O": [ 1761 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1584 ],
            "I3": [ 1762 ],
            "O": [ 1057 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1688 ],
            "I2": [ 1546 ],
            "I3": [ 266 ],
            "O": [ 1762 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1586 ],
            "I3": [ 1763 ],
            "O": [ 1040 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1692 ],
            "I2": [ 1548 ],
            "I3": [ 266 ],
            "O": [ 1763 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1588 ],
            "I3": [ 1764 ],
            "O": [ 1042 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1696 ],
            "I2": [ 1550 ],
            "I3": [ 266 ],
            "O": [ 1764 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1700 ],
            "I3": [ 1765 ],
            "O": [ 1044 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1590 ],
            "I2": [ 1552 ],
            "I3": [ 266 ],
            "O": [ 1765 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1625 ],
            "I3": [ 1766 ],
            "O": [ 1071 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1705 ],
            "I3": [ 1767 ],
            "O": [ 1046 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1594 ],
            "I2": [ 1511 ],
            "I3": [ 266 ],
            "O": [ 1767 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1596 ],
            "I3": [ 1768 ],
            "O": [ 1048 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1709 ],
            "I2": [ 1513 ],
            "I3": [ 266 ],
            "O": [ 1768 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1598 ],
            "I3": [ 1769 ],
            "O": [ 1050 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1713 ],
            "I2": [ 1534 ],
            "I3": [ 266 ],
            "O": [ 1769 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1717 ],
            "I3": [ 1770 ],
            "O": [ 1052 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1600 ],
            "I2": [ 1554 ],
            "I3": [ 266 ],
            "O": [ 1770 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1602 ],
            "I3": [ 1771 ],
            "O": [ 1054 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1721 ],
            "I2": [ 1556 ],
            "I3": [ 266 ],
            "O": [ 1771 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1725 ],
            "I3": [ 1772 ],
            "O": [ 1056 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1604 ],
            "I2": [ 1558 ],
            "I3": [ 266 ],
            "O": [ 1772 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1606 ],
            "I3": [ 1773 ],
            "O": [ 930 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1729 ],
            "I2": [ 1560 ],
            "I3": [ 266 ],
            "O": [ 1773 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1733 ],
            "I3": [ 1774 ],
            "O": [ 935 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1608 ],
            "I2": [ 1562 ],
            "I3": [ 266 ],
            "O": [ 1774 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1610 ],
            "I3": [ 1775 ],
            "O": [ 942 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1737 ],
            "I2": [ 1530 ],
            "I3": [ 266 ],
            "O": [ 1775 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1612 ],
            "I3": [ 1776 ],
            "O": [ 949 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1742 ],
            "I2": [ 490 ],
            "I3": [ 266 ],
            "O": [ 1776 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1629 ],
            "I3": [ 1777 ],
            "O": [ 1073 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1747 ],
            "I2": [ 1024 ],
            "I3": [ 266 ],
            "O": [ 960 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1614 ],
            "I2": [ 1517 ],
            "I3": [ 266 ],
            "O": [ 1777 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1662 ],
            "I3": [ 1778 ],
            "O": [ 1075 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1633 ],
            "I2": [ 1519 ],
            "I3": [ 266 ],
            "O": [ 1778 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1703 ],
            "I3": [ 1779 ],
            "O": [ 1077 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1638 ],
            "I2": [ 1521 ],
            "I3": [ 266 ],
            "O": [ 1779 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1643 ],
            "I3": [ 1780 ],
            "O": [ 1079 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1745 ],
            "I2": [ 1523 ],
            "I3": [ 266 ],
            "O": [ 1780 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1648 ],
            "I3": [ 1781 ],
            "O": [ 1081 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1751 ],
            "I2": [ 1525 ],
            "I3": [ 266 ],
            "O": [ 1781 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1752 ],
            "I3": [ 1782 ],
            "O": [ 1083 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1653 ],
            "I2": [ 1527 ],
            "I3": [ 266 ],
            "O": [ 1782 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 1753 ],
            "I3": [ 1783 ],
            "O": [ 1086 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1658 ],
            "I2": [ 1529 ],
            "I3": [ 266 ],
            "O": [ 1783 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1592 ],
            "I2": [ 1515 ],
            "I3": [ 266 ],
            "O": [ 1766 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 263 ],
            "O": [ 1754 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 1568 ],
            "I2": [ 1564 ],
            "I3": [ 266 ],
            "O": [ 1755 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1784 ],
            "E": [ 1785 ],
            "Q": [ 1484 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 1096 ],
            "I2": [ 1502 ],
            "I3": [ 1484 ],
            "O": [ 1786 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 1096 ],
            "I2": [ 1501 ],
            "I3": [ 1484 ],
            "O": [ 1787 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 251 ],
            "I2": [ 1499 ],
            "I3": [ 1484 ],
            "O": [ 1788 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 251 ],
            "I2": [ 1500 ],
            "I3": [ 1484 ],
            "O": [ 1789 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1791 ],
            "I2": [ 998 ],
            "I3": [ 1792 ],
            "O": [ 1793 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 259 ],
            "O": [ 1784 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1794 ],
            "I3": [ 263 ],
            "O": [ 1795 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1797 ],
            "I3": [ 1798 ],
            "O": [ 998 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1797 ],
            "I2": [ 1796 ],
            "I3": [ 1798 ],
            "O": [ 1799 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 514 ],
            "I2": [ 1800 ],
            "I3": [ 516 ],
            "O": [ 518 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 995 ],
            "O": [ 1801 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1802 ],
            "I1": [ 1803 ],
            "I2": [ 1804 ],
            "I3": [ 1805 ],
            "O": [ 516 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1806 ],
            "I3": [ 263 ],
            "O": [ 1797 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1798 ],
            "I3": [ 1797 ],
            "O": [ 821 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1807 ],
            "I2": [ 1808 ],
            "I3": [ 1809 ],
            "O": [ 1810 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1811 ],
            "I1": [ 266 ],
            "I2": [ 1812 ],
            "I3": [ 1813 ],
            "O": [ 1814 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1812 ],
            "I3": [ 1815 ],
            "O": [ 1816 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1817 ],
            "I2": [ 850 ],
            "I3": [ 1818 ],
            "O": [ 1819 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1820 ],
            "I2": [ 1481 ],
            "I3": [ 1473 ],
            "O": [ 1033 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 833 ],
            "I2": [ 1821 ],
            "I3": [ 1822 ],
            "O": [ 1823 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1093 ],
            "I3": [ 1824 ],
            "O": [ 1825 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1810 ],
            "E": [ 1825 ],
            "Q": [ 1796 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1814 ],
            "E": [ 1825 ],
            "Q": [ 1798 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1816 ],
            "E": [ 1825 ],
            "Q": [ 1806 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1819 ],
            "E": [ 1825 ],
            "Q": [ 263 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_3_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1798 ],
            "I3": [ 1806 ],
            "O": [ 995 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1798 ],
            "I3": [ 1806 ],
            "O": [ 266 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 104 ],
            "I3": [ 262 ],
            "O": [ 1093 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 259 ],
            "I3": [ 1795 ],
            "O": [ 1821 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 516 ],
            "I1": [ 511 ],
            "I2": [ 1801 ],
            "I3": [ 1507 ],
            "O": [ 1824 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 850 ],
            "I2": [ 1826 ],
            "I3": [ 1827 ],
            "O": [ 1822 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 1801 ],
            "I2": [ 516 ],
            "I3": [ 1799 ],
            "O": [ 1827 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1829 ],
            "I2": [ 848 ],
            "I3": [ 998 ],
            "O": [ 1826 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1830 ],
            "I2": [ 1828 ],
            "I3": [ 1831 ],
            "O": [ 1832 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 524 ],
            "I2": [ 1830 ],
            "I3": [ 1833 ],
            "O": [ 1834 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1835 ],
            "I1": [ 1831 ],
            "I2": [ 1836 ],
            "I3": [ 1837 ],
            "O": [ 1838 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 797 ],
            "I1": [ 1813 ],
            "I2": [ 1811 ],
            "I3": [ 1826 ],
            "O": [ 1836 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1839 ],
            "I1": [ 1840 ],
            "I2": [ 998 ],
            "I3": [ 1838 ],
            "O": [ 1818 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 524 ],
            "I2": [ 839 ],
            "I3": [ 1842 ],
            "O": [ 1817 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 378 ],
            "I2": [ 1843 ],
            "I3": [ 376 ],
            "O": [ 1842 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1844 ],
            "I2": [ 1845 ],
            "I3": [ 1846 ],
            "O": [ 1841 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1847 ],
            "I2": [ 1848 ],
            "I3": [ 1846 ],
            "O": [ 1844 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 672 ],
            "I3": [ 1417 ],
            "O": [ 1847 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1000 ],
            "O": [ 1849 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1002 ],
            "O": [ 1850 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1003 ],
            "O": [ 1851 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1004 ],
            "O": [ 1852 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1005 ],
            "O": [ 1853 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1006 ],
            "O": [ 1854 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1007 ],
            "O": [ 1855 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1008 ],
            "O": [ 1856 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1009 ],
            "O": [ 1857 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1010 ],
            "O": [ 1858 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1011 ],
            "O": [ 1859 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1012 ],
            "O": [ 1860 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1013 ],
            "O": [ 1861 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1014 ],
            "O": [ 1862 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1015 ],
            "O": [ 1863 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1016 ],
            "O": [ 1864 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1017 ],
            "O": [ 1865 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1018 ],
            "O": [ 1866 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1019 ],
            "O": [ 1867 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1020 ],
            "O": [ 1868 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 533 ],
            "O": [ 1869 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 521 ],
            "O": [ 1870 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1021 ],
            "O": [ 1871 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1022 ],
            "O": [ 1872 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1023 ],
            "O": [ 1873 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1025 ],
            "O": [ 1874 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_32": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 672 ],
            "I3": [ 1000 ],
            "O": [ 1848 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1026 ],
            "O": [ 1875 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1027 ],
            "O": [ 1876 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1028 ],
            "O": [ 1877 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1029 ],
            "O": [ 1878 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1030 ],
            "O": [ 1879 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1031 ],
            "O": [ 1880 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1846 ],
            "CO": [ 1845 ],
            "I0": [ 1847 ],
            "I1": [ 1848 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1881 ],
            "CO": [ 1882 ],
            "I0": [ 1457 ],
            "I1": [ 1864 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1883 ],
            "CO": [ 1881 ],
            "I0": [ 1459 ],
            "I1": [ 1865 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1884 ],
            "CO": [ 1885 ],
            "I0": [ 1421 ],
            "I1": [ 1861 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1886 ],
            "CO": [ 1884 ],
            "I0": [ 1423 ],
            "I1": [ 1872 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1887 ],
            "CO": [ 1886 ],
            "I0": [ 1425 ],
            "I1": [ 1875 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1888 ],
            "CO": [ 1887 ],
            "I0": [ 1427 ],
            "I1": [ 1876 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1889 ],
            "CO": [ 1888 ],
            "I0": [ 1431 ],
            "I1": [ 1877 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1890 ],
            "CO": [ 1889 ],
            "I0": [ 1433 ],
            "I1": [ 1878 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1891 ],
            "CO": [ 1890 ],
            "I0": [ 1435 ],
            "I1": [ 1879 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1892 ],
            "CO": [ 1891 ],
            "I0": [ 1437 ],
            "I1": [ 1880 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1893 ],
            "CO": [ 1892 ],
            "I0": [ 1439 ],
            "I1": [ 1851 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1894 ],
            "CO": [ 1893 ],
            "I0": [ 1441 ],
            "I1": [ 1852 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1895 ],
            "CO": [ 1883 ],
            "I0": [ 1461 ],
            "I1": [ 1866 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1896 ],
            "CO": [ 1897 ],
            "I0": [ 1413 ],
            "I1": [ 1873 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1898 ],
            "CO": [ 1894 ],
            "I0": [ 1443 ],
            "I1": [ 1853 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1899 ],
            "CO": [ 1898 ],
            "I0": [ 1445 ],
            "I1": [ 1854 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1900 ],
            "CO": [ 1899 ],
            "I0": [ 1447 ],
            "I1": [ 1855 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1901 ],
            "CO": [ 1900 ],
            "I0": [ 1449 ],
            "I1": [ 1856 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1902 ],
            "CO": [ 1901 ],
            "I0": [ 1453 ],
            "I1": [ 1857 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1903 ],
            "CO": [ 1902 ],
            "I0": [ 1455 ],
            "I1": [ 1858 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1904 ],
            "CO": [ 1903 ],
            "I0": [ 1405 ],
            "I1": [ 1859 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1905 ],
            "CO": [ 1904 ],
            "I0": [ 1407 ],
            "I1": [ 1860 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1906 ],
            "CO": [ 1905 ],
            "I0": [ 1429 ],
            "I1": [ 1862 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1907 ],
            "CO": [ 1895 ],
            "I0": [ 1463 ],
            "I1": [ 1867 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1882 ],
            "CO": [ 1906 ],
            "I0": [ 1451 ],
            "I1": [ 1863 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_31": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1896 ],
            "I0": [ 1415 ],
            "I1": [ 1874 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1908 ],
            "CO": [ 1907 ],
            "I0": [ 1465 ],
            "I1": [ 1868 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1909 ],
            "CO": [ 1908 ],
            "I0": [ 1467 ],
            "I1": [ 1869 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1910 ],
            "CO": [ 1909 ],
            "I0": [ 1409 ],
            "I1": [ 1870 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1911 ],
            "CO": [ 1846 ],
            "I0": [ 1417 ],
            "I1": [ 1849 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1885 ],
            "CO": [ 1911 ],
            "I0": [ 1419 ],
            "I1": [ 1850 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1897 ],
            "CO": [ 1910 ],
            "I0": [ 1411 ],
            "I1": [ 1871 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1912 ],
            "I2": [ 1913 ],
            "I3": [ 1914 ],
            "O": [ 1843 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1025 ],
            "I1": [ 1415 ],
            "I2": [ 1915 ],
            "I3": [ 1916 ],
            "O": [ 1912 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ 1459 ],
            "I2": [ 1917 ],
            "I3": [ 1918 ],
            "O": [ 1914 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1920 ],
            "I2": [ 1921 ],
            "I3": [ 1922 ],
            "O": [ 1917 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1923 ],
            "I3": [ 1924 ],
            "O": [ 1918 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 1409 ],
            "I2": [ 1012 ],
            "I3": [ 1407 ],
            "O": [ 1924 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 1449 ],
            "I2": [ 1026 ],
            "I3": [ 1425 ],
            "O": [ 1923 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1015 ],
            "I1": [ 1451 ],
            "I2": [ 1027 ],
            "I3": [ 1427 ],
            "O": [ 1922 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1023 ],
            "I1": [ 1413 ],
            "I2": [ 1007 ],
            "I3": [ 1447 ],
            "O": [ 1921 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 1455 ],
            "I2": [ 1022 ],
            "I3": [ 1423 ],
            "O": [ 1920 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1021 ],
            "I1": [ 1411 ],
            "I2": [ 1016 ],
            "I3": [ 1457 ],
            "O": [ 1919 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 1419 ],
            "I2": [ 1925 ],
            "I3": [ 1926 ],
            "O": [ 1913 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1463 ],
            "I2": [ 1004 ],
            "I3": [ 1441 ],
            "O": [ 1926 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1031 ],
            "I2": [ 1437 ],
            "I3": [ 1927 ],
            "O": [ 1925 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 1443 ],
            "I2": [ 1028 ],
            "I3": [ 1431 ],
            "O": [ 1927 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1928 ],
            "I1": [ 1929 ],
            "I2": [ 1930 ],
            "I3": [ 1931 ],
            "O": [ 1915 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1932 ],
            "I3": [ 1933 ],
            "O": [ 1916 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1461 ],
            "I2": [ 1011 ],
            "I3": [ 1405 ],
            "O": [ 1933 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 1465 ],
            "I2": [ 1029 ],
            "I3": [ 1433 ],
            "O": [ 1932 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1429 ],
            "I2": [ 1003 ],
            "I3": [ 1439 ],
            "O": [ 1928 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 1467 ],
            "I2": [ 1000 ],
            "I3": [ 1417 ],
            "O": [ 1931 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1453 ],
            "I2": [ 1006 ],
            "I3": [ 1445 ],
            "O": [ 1930 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 1435 ],
            "I2": [ 1013 ],
            "I3": [ 1421 ],
            "O": [ 1929 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1801 ],
            "I2": [ 1934 ],
            "I3": [ 1799 ],
            "O": [ 1831 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 1830 ],
            "I2": [ 850 ],
            "I3": [ 1935 ],
            "O": [ 1936 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 1839 ],
            "I2": [ 1840 ],
            "I3": [ 998 ],
            "O": [ 1935 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1937 ],
            "O": [ 1566 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 775 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1938 ],
            "O": [ 1569 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1939 ],
            "O": [ 1571 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1003 ],
            "O": [ 1939 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1940 ],
            "O": [ 1573 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1004 ],
            "O": [ 1940 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1941 ],
            "O": [ 1575 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1005 ],
            "O": [ 1941 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 717 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1942 ],
            "O": [ 1577 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1006 ],
            "O": [ 1942 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 714 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1943 ],
            "O": [ 1579 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1007 ],
            "O": [ 1943 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 711 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1944 ],
            "O": [ 1581 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1008 ],
            "O": [ 1944 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 709 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1945 ],
            "O": [ 1583 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1009 ],
            "O": [ 1945 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1946 ],
            "O": [ 1585 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1010 ],
            "O": [ 1946 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 705 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1947 ],
            "O": [ 1587 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1011 ],
            "O": [ 1947 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1948 ],
            "O": [ 1589 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1012 ],
            "O": [ 1948 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1002 ],
            "O": [ 1938 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1949 ],
            "O": [ 1591 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 694 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1950 ],
            "O": [ 1593 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1014 ],
            "O": [ 1950 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1951 ],
            "O": [ 1595 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1015 ],
            "O": [ 1951 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1952 ],
            "O": [ 1597 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1016 ],
            "O": [ 1952 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 811 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1953 ],
            "O": [ 1599 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1017 ],
            "O": [ 1953 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 808 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1954 ],
            "O": [ 1601 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1018 ],
            "O": [ 1954 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1955 ],
            "O": [ 1603 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1019 ],
            "O": [ 1955 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 803 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1956 ],
            "O": [ 1605 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1020 ],
            "O": [ 1956 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1957 ],
            "O": [ 1607 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 861 ],
            "I3": [ 524 ],
            "O": [ 1957 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 772 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1958 ],
            "O": [ 1609 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 521 ],
            "I2": [ 869 ],
            "I3": [ 524 ],
            "O": [ 1958 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1959 ],
            "O": [ 1611 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1021 ],
            "I2": [ 875 ],
            "I3": [ 524 ],
            "O": [ 1959 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1013 ],
            "O": [ 1949 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1960 ],
            "O": [ 1613 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 688 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1961 ],
            "O": [ 1749 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1023 ],
            "I2": [ 881 ],
            "I3": [ 524 ],
            "O": [ 1961 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 685 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1962 ],
            "O": [ 1963 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1025 ],
            "I2": [ 1058 ],
            "I3": [ 524 ],
            "O": [ 1962 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1022 ],
            "O": [ 1960 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1964 ],
            "O": [ 1635 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1026 ],
            "O": [ 1964 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1965 ],
            "O": [ 1640 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1027 ],
            "O": [ 1965 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1966 ],
            "O": [ 1645 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1028 ],
            "O": [ 1966 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1967 ],
            "O": [ 1650 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1029 ],
            "O": [ 1967 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 756 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1968 ],
            "O": [ 1655 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1030 ],
            "O": [ 1968 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 754 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 1969 ],
            "O": [ 1660 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1031 ],
            "O": [ 1969 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 1000 ],
            "O": [ 1937 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 506 ],
            "E": [ 998 ],
            "Q": [ 1619 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 469 ],
            "E": [ 998 ],
            "Q": [ 1623 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 449 ],
            "E": [ 998 ],
            "Q": [ 1666 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 452 ],
            "E": [ 998 ],
            "Q": [ 1670 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 454 ],
            "E": [ 998 ],
            "Q": [ 1674 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 456 ],
            "E": [ 998 ],
            "Q": [ 1678 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 458 ],
            "E": [ 998 ],
            "Q": [ 1682 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 460 ],
            "E": [ 998 ],
            "Q": [ 1686 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 462 ],
            "E": [ 998 ],
            "Q": [ 1690 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 464 ],
            "E": [ 998 ],
            "Q": [ 1694 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 466 ],
            "E": [ 998 ],
            "Q": [ 1698 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 468 ],
            "E": [ 998 ],
            "Q": [ 1702 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 491 ],
            "E": [ 998 ],
            "Q": [ 1627 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 472 ],
            "E": [ 998 ],
            "Q": [ 1707 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 474 ],
            "E": [ 998 ],
            "Q": [ 1711 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 476 ],
            "E": [ 998 ],
            "Q": [ 1715 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 478 ],
            "E": [ 998 ],
            "Q": [ 1719 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 480 ],
            "E": [ 998 ],
            "Q": [ 1970 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 482 ],
            "E": [ 998 ],
            "Q": [ 1727 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 484 ],
            "E": [ 998 ],
            "Q": [ 1731 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 486 ],
            "E": [ 998 ],
            "Q": [ 1735 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 488 ],
            "E": [ 998 ],
            "Q": [ 1740 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 490 ],
            "E": [ 998 ],
            "Q": [ 1744 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 493 ],
            "E": [ 998 ],
            "Q": [ 1631 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1024 ],
            "E": [ 998 ],
            "Q": [ 1750 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 741 ],
            "E": [ 998 ],
            "Q": [ 1971 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 742 ],
            "E": [ 998 ],
            "Q": [ 1972 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 743 ],
            "E": [ 998 ],
            "Q": [ 1973 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 744 ],
            "E": [ 998 ],
            "Q": [ 1974 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 790 ],
            "E": [ 998 ],
            "Q": [ 1975 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 730 ],
            "E": [ 998 ],
            "Q": [ 1976 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 789 ],
            "E": [ 998 ],
            "Q": [ 1977 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 731 ],
            "E": [ 998 ],
            "Q": [ 1978 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 943 ],
            "E": [ 998 ],
            "Q": [ 1979 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 495 ],
            "E": [ 998 ],
            "Q": [ 1636 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 950 ],
            "E": [ 998 ],
            "Q": [ 1980 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 734 ],
            "E": [ 998 ],
            "Q": [ 1981 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 735 ],
            "E": [ 998 ],
            "Q": [ 1982 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_43": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 861 ],
            "E": [ 998 ],
            "Q": [ 1983 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_44": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 869 ],
            "E": [ 998 ],
            "Q": [ 1984 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_45": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 875 ],
            "E": [ 998 ],
            "Q": [ 1985 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_46": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 881 ],
            "E": [ 998 ],
            "Q": [ 1986 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_47": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1058 ],
            "E": [ 998 ],
            "Q": [ 1987 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_48": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 524 ],
            "E": [ 998 ],
            "Q": [ 1988 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_49": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 378 ],
            "E": [ 998 ],
            "Q": [ 1989 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 497 ],
            "E": [ 998 ],
            "Q": [ 1641 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_50": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 376 ],
            "E": [ 998 ],
            "Q": [ 1990 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_51": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 936 ],
            "E": [ 998 ],
            "Q": [ 1991 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_52": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 944 ],
            "E": [ 998 ],
            "Q": [ 1992 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_53": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 951 ],
            "E": [ 998 ],
            "Q": [ 1993 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_54": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 961 ],
            "E": [ 998 ],
            "Q": [ 1994 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_55": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 907 ],
            "E": [ 998 ],
            "Q": [ 1995 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_56": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 831 ],
            "E": [ 998 ],
            "Q": [ 1996 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_57": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 833 ],
            "E": [ 998 ],
            "Q": [ 1997 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_58": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 835 ],
            "E": [ 998 ],
            "Q": [ 1998 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_59": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 837 ],
            "E": [ 998 ],
            "Q": [ 1999 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 499 ],
            "E": [ 998 ],
            "Q": [ 1646 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_60": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 839 ],
            "E": [ 998 ],
            "Q": [ 2000 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_61": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 824 ],
            "E": [ 998 ],
            "Q": [ 2001 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_62": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 826 ],
            "E": [ 998 ],
            "Q": [ 2002 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 501 ],
            "E": [ 998 ],
            "Q": [ 1651 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 503 ],
            "E": [ 998 ],
            "Q": [ 1656 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 505 ],
            "E": [ 998 ],
            "Q": [ 1661 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1619 ],
            "I3": [ 2004 ],
            "O": [ 2005 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1623 ],
            "I3": [ 2006 ],
            "O": [ 2007 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1666 ],
            "I3": [ 2008 ],
            "O": [ 2009 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1981 ],
            "I2": [ 2010 ],
            "I3": [ 2011 ],
            "O": [ 2008 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 449 ],
            "O": [ 2011 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1670 ],
            "I3": [ 2014 ],
            "O": [ 2015 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1982 ],
            "I2": [ 2010 ],
            "I3": [ 2016 ],
            "O": [ 2014 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 452 ],
            "O": [ 2016 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1674 ],
            "I3": [ 2017 ],
            "O": [ 2018 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1983 ],
            "I2": [ 2010 ],
            "I3": [ 2019 ],
            "O": [ 2017 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 454 ],
            "O": [ 2019 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1678 ],
            "I3": [ 2020 ],
            "O": [ 2021 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1984 ],
            "I2": [ 2010 ],
            "I3": [ 2022 ],
            "O": [ 2020 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 456 ],
            "O": [ 2022 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1682 ],
            "I3": [ 2023 ],
            "O": [ 2024 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1985 ],
            "I2": [ 2010 ],
            "I3": [ 2025 ],
            "O": [ 2023 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 458 ],
            "O": [ 2025 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1686 ],
            "I3": [ 2026 ],
            "O": [ 2027 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1986 ],
            "I2": [ 2010 ],
            "I3": [ 2028 ],
            "O": [ 2026 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 460 ],
            "O": [ 2028 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1690 ],
            "I3": [ 2029 ],
            "O": [ 2030 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1987 ],
            "I2": [ 2010 ],
            "I3": [ 2031 ],
            "O": [ 2029 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 462 ],
            "O": [ 2031 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1694 ],
            "I3": [ 2032 ],
            "O": [ 2033 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1988 ],
            "I2": [ 2010 ],
            "I3": [ 2034 ],
            "O": [ 2032 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 464 ],
            "O": [ 2034 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1698 ],
            "I3": [ 2035 ],
            "O": [ 2036 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1989 ],
            "I2": [ 2010 ],
            "I3": [ 2037 ],
            "O": [ 2035 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 408 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 466 ],
            "O": [ 2037 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1702 ],
            "I3": [ 2038 ],
            "O": [ 2039 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1990 ],
            "I2": [ 2010 ],
            "I3": [ 2040 ],
            "O": [ 2038 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 468 ],
            "O": [ 2040 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1972 ],
            "I2": [ 2010 ],
            "I3": [ 2041 ],
            "O": [ 2006 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 469 ],
            "O": [ 2041 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1627 ],
            "I3": [ 2042 ],
            "O": [ 2043 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1707 ],
            "I3": [ 2044 ],
            "O": [ 2045 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1991 ],
            "I2": [ 2010 ],
            "I3": [ 2046 ],
            "O": [ 2044 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 472 ],
            "O": [ 2046 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1711 ],
            "I3": [ 2047 ],
            "O": [ 2048 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1992 ],
            "I2": [ 2010 ],
            "I3": [ 2049 ],
            "O": [ 2047 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 359 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 474 ],
            "O": [ 2049 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1715 ],
            "I3": [ 2050 ],
            "O": [ 2051 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1993 ],
            "I2": [ 2010 ],
            "I3": [ 2052 ],
            "O": [ 2050 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 476 ],
            "O": [ 2052 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1719 ],
            "I3": [ 2053 ],
            "O": [ 2054 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1994 ],
            "I2": [ 2010 ],
            "I3": [ 2055 ],
            "O": [ 2053 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 478 ],
            "O": [ 2055 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1970 ],
            "I3": [ 2056 ],
            "O": [ 2057 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1995 ],
            "I2": [ 2010 ],
            "I3": [ 2058 ],
            "O": [ 2056 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 480 ],
            "O": [ 2058 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1727 ],
            "I3": [ 2059 ],
            "O": [ 2060 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1996 ],
            "I2": [ 2010 ],
            "I3": [ 2061 ],
            "O": [ 2059 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 482 ],
            "O": [ 2061 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1731 ],
            "I3": [ 2062 ],
            "O": [ 2063 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1997 ],
            "I2": [ 2010 ],
            "I3": [ 2064 ],
            "O": [ 2062 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 484 ],
            "O": [ 2064 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1735 ],
            "I3": [ 2065 ],
            "O": [ 2066 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1998 ],
            "I2": [ 2010 ],
            "I3": [ 2067 ],
            "O": [ 2065 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 486 ],
            "O": [ 2067 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1740 ],
            "I3": [ 2068 ],
            "O": [ 2069 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1999 ],
            "I2": [ 2010 ],
            "I3": [ 2070 ],
            "O": [ 2068 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 488 ],
            "O": [ 2070 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1744 ],
            "I3": [ 2071 ],
            "O": [ 2072 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2000 ],
            "I2": [ 2010 ],
            "I3": [ 2073 ],
            "O": [ 2071 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 490 ],
            "O": [ 2073 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1973 ],
            "I2": [ 2010 ],
            "I3": [ 2074 ],
            "O": [ 2042 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 491 ],
            "O": [ 2074 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1631 ],
            "I3": [ 2075 ],
            "O": [ 2076 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1750 ],
            "I3": [ 2077 ],
            "O": [ 2078 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2001 ],
            "I2": [ 2010 ],
            "I3": [ 2079 ],
            "O": [ 2077 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 1024 ],
            "O": [ 2079 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 2012 ],
            "I2": [ 2010 ],
            "I3": [ 2002 ],
            "O": [ 2080 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1974 ],
            "I2": [ 2010 ],
            "I3": [ 2081 ],
            "O": [ 2075 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 493 ],
            "O": [ 2081 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1636 ],
            "I3": [ 2082 ],
            "O": [ 2083 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1975 ],
            "I2": [ 2010 ],
            "I3": [ 2084 ],
            "O": [ 2082 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 495 ],
            "O": [ 2084 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1641 ],
            "I3": [ 2085 ],
            "O": [ 2086 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1976 ],
            "I2": [ 2010 ],
            "I3": [ 2087 ],
            "O": [ 2085 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 497 ],
            "O": [ 2087 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1646 ],
            "I3": [ 2088 ],
            "O": [ 2089 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1977 ],
            "I2": [ 2010 ],
            "I3": [ 2090 ],
            "O": [ 2088 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 499 ],
            "O": [ 2090 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1651 ],
            "I3": [ 2091 ],
            "O": [ 2092 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1978 ],
            "I2": [ 2010 ],
            "I3": [ 2093 ],
            "O": [ 2091 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 501 ],
            "O": [ 2093 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1656 ],
            "I3": [ 2094 ],
            "O": [ 2095 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1979 ],
            "I2": [ 2010 ],
            "I3": [ 2096 ],
            "O": [ 2094 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 345 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 503 ],
            "O": [ 2096 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 1661 ],
            "I3": [ 2097 ],
            "O": [ 2098 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1980 ],
            "I2": [ 2010 ],
            "I3": [ 2099 ],
            "O": [ 2097 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 321 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 505 ],
            "O": [ 2099 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1963 ],
            "E": [ 2100 ],
            "Q": [ 2101 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2102 ],
            "E": [ 2103 ],
            "Q": [ 2104 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2104 ],
            "I2": [ 1963 ],
            "I3": [ 2105 ],
            "O": [ 2102 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2106 ],
            "E": [ 2107 ],
            "Q": [ 2108 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2108 ],
            "I2": [ 1963 ],
            "I3": [ 2109 ],
            "O": [ 2106 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2101 ],
            "I2": [ 2110 ],
            "I3": [ 2109 ],
            "O": [ 2107 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2111 ],
            "I3": [ 255 ],
            "O": [ 2109 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2080 ],
            "E": [ 257 ],
            "Q": [ 2112 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1963 ],
            "E": [ 2113 ],
            "Q": [ 2114 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2115 ],
            "E": [ 2116 ],
            "Q": [ 2117 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2118 ],
            "I2": [ 1963 ],
            "I3": [ 255 ],
            "O": [ 2115 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2119 ],
            "E": [ 2120 ],
            "Q": [ 2118 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2122 ],
            "I2": [ 2123 ],
            "I3": [ 2124 ],
            "O": [ 2119 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 2126 ],
            "I2": [ 2127 ],
            "I3": [ 2128 ],
            "O": [ 2122 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2129 ],
            "I2": [ 2130 ],
            "I3": [ 2131 ],
            "O": [ 2123 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 2133 ],
            "I2": [ 2134 ],
            "I3": [ 2135 ],
            "O": [ 2126 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2136 ],
            "I1": [ 2137 ],
            "I2": [ 2138 ],
            "I3": [ 2139 ],
            "O": [ 2133 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2120 ],
            "I3": [ 256 ],
            "O": [ 1785 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 258 ],
            "I2": [ 259 ],
            "I3": [ 2120 ],
            "O": [ 2140 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2140 ],
            "Q": [ 259 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2118 ],
            "I2": [ 2141 ],
            "I3": [ 2142 ],
            "O": [ 2010 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 506 ],
            "O": [ 2143 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2141 ],
            "I3": [ 2118 ],
            "O": [ 2003 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1971 ],
            "I2": [ 2010 ],
            "I3": [ 2143 ],
            "O": [ 2004 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 792 ],
            "I3": [ 255 ],
            "O": [ 2116 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 795 ],
            "I3": [ 255 ],
            "O": [ 2100 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2145 ],
            "I3": [ 2146 ],
            "O": [ 684 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2117 ],
            "I2": [ 736 ],
            "I3": [ 2114 ],
            "O": [ 2146 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2112 ],
            "I2": [ 818 ],
            "I3": [ 2104 ],
            "O": [ 2145 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 817 ],
            "I3": [ 2148 ],
            "O": [ 2144 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2101 ],
            "I1": [ 795 ],
            "I2": [ 788 ],
            "I3": [ 2149 ],
            "O": [ 2148 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2150 ],
            "I2": [ 819 ],
            "I3": [ 2108 ],
            "O": [ 2147 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2151 ],
            "E": [ 2103 ],
            "Q": [ 2152 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2153 ],
            "E": [ 2107 ],
            "Q": [ 2154 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1749 ],
            "I1": [ 2108 ],
            "I2": [ 2154 ],
            "I3": [ 2109 ],
            "O": [ 2153 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2078 ],
            "E": [ 257 ],
            "Q": [ 2155 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1749 ],
            "E": [ 2113 ],
            "Q": [ 2156 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2157 ],
            "E": [ 2116 ],
            "Q": [ 2158 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 1749 ],
            "I3": [ 255 ],
            "O": [ 2157 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1749 ],
            "I1": [ 2104 ],
            "I2": [ 2152 ],
            "I3": [ 2105 ],
            "O": [ 2151 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2159 ],
            "I2": [ 2160 ],
            "I3": [ 2105 ],
            "O": [ 2103 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2161 ],
            "I3": [ 255 ],
            "O": [ 2105 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2152 ],
            "I1": [ 818 ],
            "I2": [ 2162 ],
            "I3": [ 2163 ],
            "O": [ 687 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2155 ],
            "I2": [ 724 ],
            "I3": [ 1747 ],
            "O": [ 2162 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2164 ],
            "I1": [ 791 ],
            "I2": [ 2165 ],
            "I3": [ 2166 ],
            "O": [ 2163 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2158 ],
            "I2": [ 736 ],
            "I3": [ 2156 ],
            "O": [ 2166 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2154 ],
            "I2": [ 819 ],
            "I3": [ 2167 ],
            "O": [ 2165 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2168 ],
            "I2": [ 788 ],
            "I3": [ 721 ],
            "O": [ 2167 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1611 ],
            "E": [ 2100 ],
            "Q": [ 2159 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2072 ],
            "E": [ 257 ],
            "Q": [ 2169 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2170 ],
            "E": [ 2116 ],
            "Q": [ 2171 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2172 ],
            "I2": [ 1611 ],
            "I3": [ 255 ],
            "O": [ 2170 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1611 ],
            "E": [ 2113 ],
            "Q": [ 2173 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFES_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 736 ],
            "I3": [ 255 ],
            "O": [ 2113 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2159 ],
            "I1": [ 795 ],
            "I2": [ 788 ],
            "I3": [ 2174 ],
            "O": [ 2175 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1612 ],
            "I2": [ 738 ],
            "I3": [ 2175 ],
            "O": [ 2176 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2171 ],
            "I2": [ 736 ],
            "I3": [ 2173 ],
            "O": [ 2177 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2169 ],
            "I2": [ 724 ],
            "I3": [ 1742 ],
            "O": [ 2178 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2179 ],
            "I2": [ 2178 ],
            "I3": [ 2177 ],
            "O": [ 747 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2180 ],
            "I2": [ 791 ],
            "I3": [ 2176 ],
            "O": [ 2179 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2069 ],
            "E": [ 257 ],
            "Q": [ 2181 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1609 ],
            "E": [ 2113 ],
            "Q": [ 2182 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2183 ],
            "E": [ 2116 ],
            "Q": [ 2184 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2185 ],
            "I2": [ 1609 ],
            "I3": [ 255 ],
            "O": [ 2183 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2186 ],
            "E": [ 2120 ],
            "Q": [ 2185 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2124 ],
            "I2": [ 2129 ],
            "I3": [ 2187 ],
            "O": [ 2186 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2188 ],
            "I2": [ 2189 ],
            "I3": [ 2190 ],
            "O": [ 2187 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1498 ],
            "I2": [ 2191 ],
            "I3": [ 2192 ],
            "O": [ 2188 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1498 ],
            "I2": [ 1495 ],
            "I3": [ 2191 ],
            "O": [ 2193 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2194 ],
            "I1": [ 2195 ],
            "I2": [ 2193 ],
            "I3": [ 259 ],
            "O": [ 2120 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1502 ],
            "I2": [ 1500 ],
            "I3": [ 1499 ],
            "O": [ 2195 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1788 ],
            "Q": [ 1499 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1789 ],
            "Q": [ 1500 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1786 ],
            "Q": [ 1502 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1787 ],
            "Q": [ 1501 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 1792 ],
            "I3": [ 1483 ],
            "O": [ 2191 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1488 ],
            "Q": [ 1487 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2185 ],
            "I1": [ 2196 ],
            "I2": [ 1620 ],
            "I3": [ 2172 ],
            "O": [ 2012 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2141 ],
            "I3": [ 2142 ],
            "O": [ 2013 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2172 ],
            "I1": [ 2185 ],
            "I2": [ 2196 ],
            "I3": [ 1620 ],
            "O": [ 2142 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2197 ],
            "E": [ 2120 ],
            "Q": [ 2141 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2123 ],
            "I2": [ 2198 ],
            "I3": [ 2124 ],
            "O": [ 2197 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2199 ],
            "I1": [ 2200 ],
            "I2": [ 2121 ],
            "I3": [ 2128 ],
            "O": [ 2198 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2201 ],
            "I1": [ 2202 ],
            "I2": [ 2203 ],
            "I3": [ 2204 ],
            "O": [ 2200 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2205 ],
            "I1": [ 2206 ],
            "I2": [ 2207 ],
            "I3": [ 2208 ],
            "O": [ 2201 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2209 ],
            "I2": [ 2210 ],
            "I3": [ 2211 ],
            "O": [ 2206 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1792 ],
            "I2": [ 2212 ],
            "I3": [ 1487 ],
            "O": [ 2209 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2213 ],
            "I1": [ 1498 ],
            "I2": [ 1490 ],
            "I3": [ 1483 ],
            "O": [ 2212 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1500 ],
            "I1": [ 1502 ],
            "I2": [ 1495 ],
            "I3": [ 1501 ],
            "O": [ 2213 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1609 ],
            "E": [ 2214 ],
            "Q": [ 2215 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 727 ],
            "I3": [ 255 ],
            "O": [ 2214 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2216 ],
            "E": [ 2217 ],
            "Q": [ 2218 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 255 ],
            "I2": [ 2219 ],
            "I3": [ 1738 ],
            "O": [ 2216 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1609 ],
            "I3": [ 255 ],
            "O": [ 1738 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 1754 ],
            "I2": [ 702 ],
            "I3": [ 255 ],
            "O": [ 2217 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2220 ],
            "Q": [ 2130 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2221 ],
            "I2": [ 2130 ],
            "I3": [ 2215 ],
            "O": [ 2220 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2222 ],
            "E": [ 1785 ],
            "Q": [ 2221 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 2124 ],
            "I2": [ 2129 ],
            "I3": [ 2130 ],
            "O": [ 2222 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2223 ],
            "Q": [ 2124 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2224 ],
            "I3": [ 2124 ],
            "O": [ 2223 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2225 ],
            "E": [ 1785 ],
            "Q": [ 2224 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 259 ],
            "I3": [ 2124 ],
            "O": [ 2225 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2124 ],
            "I2": [ 2129 ],
            "I3": [ 2130 ],
            "O": [ 2226 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 259 ],
            "I3": [ 2131 ],
            "O": [ 2227 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2181 ],
            "I1": [ 784 ],
            "I2": [ 2228 ],
            "I3": [ 2229 ],
            "O": [ 771 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2184 ],
            "I2": [ 736 ],
            "I3": [ 2182 ],
            "O": [ 2229 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1737 ],
            "I1": [ 724 ],
            "I2": [ 2230 ],
            "I3": [ 2231 ],
            "O": [ 2228 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2130 ],
            "I2": [ 785 ],
            "I3": [ 2232 ],
            "O": [ 2231 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1610 ],
            "I2": [ 738 ],
            "I3": [ 2233 ],
            "O": [ 2230 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2234 ],
            "I2": [ 727 ],
            "I3": [ 2215 ],
            "O": [ 2233 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2218 ],
            "I1": [ 702 ],
            "I2": [ 788 ],
            "I3": [ 2235 ],
            "O": [ 2232 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2066 ],
            "E": [ 257 ],
            "Q": [ 2236 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1607 ],
            "E": [ 2113 ],
            "Q": [ 2237 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2238 ],
            "E": [ 2116 ],
            "Q": [ 2239 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2196 ],
            "I2": [ 1607 ],
            "I3": [ 255 ],
            "O": [ 2238 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2236 ],
            "I2": [ 736 ],
            "I3": [ 2237 ],
            "O": [ 2240 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2239 ],
            "I2": [ 724 ],
            "I3": [ 1733 ],
            "O": [ 2241 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2242 ],
            "I2": [ 2241 ],
            "I3": [ 2240 ],
            "O": [ 800 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2243 ],
            "I2": [ 791 ],
            "I3": [ 2244 ],
            "O": [ 2242 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2063 ],
            "E": [ 257 ],
            "Q": [ 2245 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1605 ],
            "E": [ 2113 ],
            "Q": [ 2246 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2245 ],
            "I2": [ 724 ],
            "I3": [ 1729 ],
            "O": [ 2247 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2246 ],
            "I1": [ 736 ],
            "I2": [ 2248 ],
            "I3": [ 2247 ],
            "O": [ 802 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2249 ],
            "I2": [ 791 ],
            "I3": [ 2250 ],
            "O": [ 2248 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2251 ],
            "I2": [ 738 ],
            "I3": [ 1606 ],
            "O": [ 2250 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2060 ],
            "E": [ 257 ],
            "Q": [ 2252 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1603 ],
            "E": [ 2113 ],
            "Q": [ 2253 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2252 ],
            "I2": [ 736 ],
            "I3": [ 2253 ],
            "O": [ 2254 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1725 ],
            "I1": [ 724 ],
            "I2": [ 2255 ],
            "I3": [ 2254 ],
            "O": [ 804 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2256 ],
            "I2": [ 791 ],
            "I3": [ 2257 ],
            "O": [ 2255 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1604 ],
            "I2": [ 738 ],
            "I3": [ 2258 ],
            "O": [ 2257 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2259 ],
            "I2": [ 788 ],
            "I3": [ 806 ],
            "O": [ 2258 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2057 ],
            "E": [ 257 ],
            "Q": [ 2260 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1601 ],
            "E": [ 2113 ],
            "Q": [ 2261 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1601 ],
            "E": [ 2214 ],
            "Q": [ 2262 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2263 ],
            "E": [ 2217 ],
            "Q": [ 2219 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2218 ],
            "I1": [ 256 ],
            "I2": [ 255 ],
            "I3": [ 1722 ],
            "O": [ 2263 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1970 ],
            "I1": [ 480 ],
            "I2": [ 255 ],
            "I3": [ 1620 ],
            "O": [ 1723 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1601 ],
            "I3": [ 255 ],
            "O": [ 1722 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2264 ],
            "Q": [ 2131 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1602 ],
            "I1": [ 738 ],
            "I2": [ 2265 ],
            "I3": [ 2266 ],
            "O": [ 807 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2131 ],
            "I1": [ 785 ],
            "I2": [ 727 ],
            "I3": [ 2262 ],
            "O": [ 2265 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2260 ],
            "I1": [ 784 ],
            "I2": [ 2267 ],
            "I3": [ 2268 ],
            "O": [ 2266 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1721 ],
            "I2": [ 736 ],
            "I3": [ 2261 ],
            "O": [ 2268 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2269 ],
            "I2": [ 791 ],
            "I3": [ 2270 ],
            "O": [ 2267 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2219 ],
            "I1": [ 702 ],
            "I2": [ 788 ],
            "I3": [ 2271 ],
            "O": [ 2270 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2054 ],
            "E": [ 257 ],
            "Q": [ 2272 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1599 ],
            "E": [ 2113 ],
            "Q": [ 2273 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2272 ],
            "I2": [ 736 ],
            "I3": [ 2273 ],
            "O": [ 2274 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1717 ],
            "I1": [ 724 ],
            "I2": [ 2275 ],
            "I3": [ 2274 ],
            "O": [ 810 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2276 ],
            "I2": [ 791 ],
            "I3": [ 2277 ],
            "O": [ 2275 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1600 ],
            "I2": [ 738 ],
            "I3": [ 2278 ],
            "O": [ 2277 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2279 ],
            "I2": [ 788 ],
            "I3": [ 729 ],
            "O": [ 2278 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2051 ],
            "E": [ 257 ],
            "Q": [ 2280 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1597 ],
            "E": [ 2113 ],
            "Q": [ 2281 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2280 ],
            "I2": [ 724 ],
            "I3": [ 1713 ],
            "O": [ 2282 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2281 ],
            "I1": [ 736 ],
            "I2": [ 2283 ],
            "I3": [ 2282 ],
            "O": [ 814 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2284 ],
            "I2": [ 791 ],
            "I3": [ 2285 ],
            "O": [ 2283 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2286 ],
            "I2": [ 738 ],
            "I3": [ 1598 ],
            "O": [ 2285 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2048 ],
            "E": [ 257 ],
            "Q": [ 2287 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1595 ],
            "E": [ 2113 ],
            "Q": [ 2288 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2287 ],
            "I2": [ 724 ],
            "I3": [ 1709 ],
            "O": [ 2289 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2288 ],
            "I1": [ 736 ],
            "I2": [ 2290 ],
            "I3": [ 2289 ],
            "O": [ 690 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2291 ],
            "I2": [ 791 ],
            "I3": [ 2292 ],
            "O": [ 2290 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2293 ],
            "I2": [ 738 ],
            "I3": [ 1596 ],
            "O": [ 2292 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2045 ],
            "E": [ 257 ],
            "Q": [ 2294 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1593 ],
            "E": [ 2113 ],
            "Q": [ 2295 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1593 ],
            "E": [ 2214 ],
            "Q": [ 2296 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2297 ],
            "Q": [ 2129 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ "1" ],
            "Q": [ 2298 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2299 ],
            "I2": [ 2129 ],
            "I3": [ 2296 ],
            "O": [ 2297 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2300 ],
            "E": [ 1785 ],
            "Q": [ 2299 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 2124 ],
            "I3": [ 2129 ],
            "O": [ 2300 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2301 ],
            "I2": [ 2302 ],
            "I3": [ 2303 ],
            "O": [ 693 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2129 ],
            "I1": [ 785 ],
            "I2": [ 727 ],
            "I3": [ 2296 ],
            "O": [ 2303 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2304 ],
            "I2": [ 738 ],
            "I3": [ 1594 ],
            "O": [ 2302 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1705 ],
            "I1": [ 724 ],
            "I2": [ 2305 ],
            "I3": [ 2306 ],
            "O": [ 2301 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2294 ],
            "I2": [ 736 ],
            "I3": [ 2295 ],
            "O": [ 2306 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2307 ],
            "I2": [ 788 ],
            "I3": [ 2308 ],
            "O": [ 2305 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2298 ],
            "I2": [ 702 ],
            "I3": [ 696 ],
            "O": [ 2308 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2039 ],
            "E": [ 257 ],
            "Q": [ 2309 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1589 ],
            "E": [ 2113 ],
            "Q": [ 2310 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.B_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2309 ],
            "I2": [ 736 ],
            "I3": [ 2310 ],
            "O": [ 2311 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1700 ],
            "I1": [ 724 ],
            "I2": [ 2312 ],
            "I3": [ 2311 ],
            "O": [ 699 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2313 ],
            "I2": [ 791 ],
            "I3": [ 2314 ],
            "O": [ 2312 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1590 ],
            "I2": [ 738 ],
            "I3": [ 2315 ],
            "O": [ 2314 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2298 ],
            "I1": [ 702 ],
            "I2": [ 788 ],
            "I3": [ 2316 ],
            "O": [ 2315 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2030 ],
            "E": [ 257 ],
            "Q": [ 2317 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2033 ],
            "E": [ 257 ],
            "Q": [ 2318 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2036 ],
            "E": [ 257 ],
            "Q": [ 2319 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1583 ],
            "E": [ 2113 ],
            "Q": [ 2320 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1585 ],
            "E": [ 2113 ],
            "Q": [ 2321 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1587 ],
            "E": [ 2113 ],
            "Q": [ 2322 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2320 ],
            "I1": [ 736 ],
            "I2": [ 2323 ],
            "I3": [ 2324 ],
            "O": [ 708 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 724 ],
            "I2": [ 2325 ],
            "I3": [ 2326 ],
            "O": [ 706 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2318 ],
            "I2": [ 736 ],
            "I3": [ 2321 ],
            "O": [ 2326 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2327 ],
            "I2": [ 791 ],
            "I3": [ 2328 ],
            "O": [ 2325 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2329 ],
            "I2": [ 738 ],
            "I3": [ 1586 ],
            "O": [ 2328 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2322 ],
            "I1": [ 736 ],
            "I2": [ 2330 ],
            "I3": [ 2331 ],
            "O": [ 704 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2319 ],
            "I2": [ 724 ],
            "I3": [ 1696 ],
            "O": [ 2331 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2332 ],
            "I2": [ 791 ],
            "I3": [ 2333 ],
            "O": [ 2330 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2334 ],
            "I2": [ 738 ],
            "I3": [ 1588 ],
            "O": [ 2333 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2317 ],
            "I2": [ 724 ],
            "I3": [ 1688 ],
            "O": [ 2324 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2335 ],
            "I2": [ 791 ],
            "I3": [ 2336 ],
            "O": [ 2323 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2337 ],
            "I2": [ 738 ],
            "I3": [ 1584 ],
            "O": [ 2336 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2027 ],
            "E": [ 257 ],
            "Q": [ 2338 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1581 ],
            "E": [ 2113 ],
            "Q": [ 2339 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1581 ],
            "E": [ 2214 ],
            "Q": [ 2340 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2341 ],
            "Q": [ 2121 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2342 ],
            "I2": [ 2343 ],
            "I3": [ 2340 ],
            "O": [ 2341 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2344 ],
            "E": [ 1785 ],
            "Q": [ 2343 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2226 ],
            "I2": [ 2227 ],
            "I3": [ 2121 ],
            "O": [ 2344 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2345 ],
            "I1": [ 2346 ],
            "I2": [ 2347 ],
            "I3": [ 72 ],
            "O": [ 2342 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 785 ],
            "I2": [ 2348 ],
            "I3": [ 2349 ],
            "O": [ 710 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2350 ],
            "I2": [ 738 ],
            "I3": [ 1582 ],
            "O": [ 2349 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2339 ],
            "I1": [ 736 ],
            "I2": [ 2351 ],
            "I3": [ 2352 ],
            "O": [ 2348 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2338 ],
            "I2": [ 724 ],
            "I3": [ 1684 ],
            "O": [ 2352 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2340 ],
            "I2": [ 727 ],
            "I3": [ 2353 ],
            "O": [ 2351 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2354 ],
            "I2": [ 788 ],
            "I3": [ 696 ],
            "O": [ 2353 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2024 ],
            "E": [ 257 ],
            "Q": [ 2355 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1579 ],
            "E": [ 2113 ],
            "Q": [ 2356 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1579 ],
            "E": [ 2214 ],
            "Q": [ 2357 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2358 ],
            "Q": [ 2128 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 2128 ],
            "I3": [ 2357 ],
            "O": [ 2358 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2360 ],
            "E": [ 1785 ],
            "Q": [ 2359 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2227 ],
            "I2": [ 2226 ],
            "I3": [ 2128 ],
            "O": [ 2360 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2361 ],
            "I1": [ 791 ],
            "I2": [ 2362 ],
            "I3": [ 2363 ],
            "O": [ 713 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2128 ],
            "I1": [ 785 ],
            "I2": [ 738 ],
            "I3": [ 1580 ],
            "O": [ 2363 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2355 ],
            "I1": [ 784 ],
            "I2": [ 2364 ],
            "I3": [ 2365 ],
            "O": [ 2362 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2366 ],
            "I2": [ 727 ],
            "I3": [ 2357 ],
            "O": [ 2364 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1680 ],
            "I2": [ 736 ],
            "I3": [ 2356 ],
            "O": [ 2365 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2021 ],
            "E": [ 257 ],
            "Q": [ 2367 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1577 ],
            "E": [ 2113 ],
            "Q": [ 2368 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1577 ],
            "E": [ 2214 ],
            "Q": [ 2369 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2370 ],
            "Q": [ 2127 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2371 ],
            "I3": [ 2372 ],
            "O": [ 2370 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2373 ],
            "E": [ 1785 ],
            "Q": [ 2371 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2374 ],
            "I2": [ 2227 ],
            "I3": [ 2127 ],
            "O": [ 2373 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2375 ],
            "I1": [ 2376 ],
            "I2": [ 2127 ],
            "I3": [ 2369 ],
            "O": [ 2372 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2127 ],
            "I1": [ 785 ],
            "I2": [ 2377 ],
            "I3": [ 2378 ],
            "O": [ 716 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2379 ],
            "I2": [ 738 ],
            "I3": [ 1578 ],
            "O": [ 2378 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2368 ],
            "I1": [ 736 ],
            "I2": [ 2380 ],
            "I3": [ 2381 ],
            "O": [ 2377 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2367 ],
            "I2": [ 724 ],
            "I3": [ 1676 ],
            "O": [ 2381 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2369 ],
            "I2": [ 727 ],
            "I3": [ 2382 ],
            "O": [ 2380 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2383 ],
            "I2": [ 788 ],
            "I3": [ 696 ],
            "O": [ 2382 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2018 ],
            "E": [ 257 ],
            "Q": [ 2384 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1575 ],
            "E": [ 2214 ],
            "Q": [ 2385 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1575 ],
            "E": [ 2113 ],
            "Q": [ 2386 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2387 ],
            "Q": [ 2125 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2127 ],
            "I3": [ 2125 ],
            "O": [ 2199 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2388 ],
            "I1": [ 791 ],
            "I2": [ 2389 ],
            "I3": [ 2390 ],
            "O": [ 718 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 785 ],
            "I2": [ 727 ],
            "I3": [ 2385 ],
            "O": [ 2390 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2384 ],
            "I1": [ 784 ],
            "I2": [ 2391 ],
            "I3": [ 2392 ],
            "O": [ 2389 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1672 ],
            "I2": [ 736 ],
            "I3": [ 2386 ],
            "O": [ 2392 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2393 ],
            "I2": [ 738 ],
            "I3": [ 1576 ],
            "O": [ 2391 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2015 ],
            "E": [ 257 ],
            "Q": [ 2394 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1573 ],
            "E": [ 2113 ],
            "Q": [ 2395 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1573 ],
            "E": [ 2214 ],
            "Q": [ 2396 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2397 ],
            "Q": [ 2135 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2398 ],
            "I2": [ 2135 ],
            "I3": [ 2396 ],
            "O": [ 2397 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2399 ],
            "E": [ 1785 ],
            "Q": [ 2398 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2374 ],
            "I2": [ 2400 ],
            "I3": [ 2135 ],
            "O": [ 2399 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2199 ],
            "I3": [ 2227 ],
            "O": [ 2400 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2135 ],
            "I3": [ 2134 ],
            "O": [ 2204 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2396 ],
            "I1": [ 727 ],
            "I2": [ 2401 ],
            "I3": [ 2402 ],
            "O": [ 749 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2135 ],
            "I1": [ 785 ],
            "I2": [ 791 ],
            "I3": [ 2403 ],
            "O": [ 2402 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2394 ],
            "I1": [ 784 ],
            "I2": [ 2404 ],
            "I3": [ 2405 ],
            "O": [ 2401 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1668 ],
            "I2": [ 736 ],
            "I3": [ 2395 ],
            "O": [ 2405 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2406 ],
            "I2": [ 738 ],
            "I3": [ 1574 ],
            "O": [ 2404 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2009 ],
            "E": [ 257 ],
            "Q": [ 2407 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1571 ],
            "E": [ 2113 ],
            "Q": [ 2408 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1571 ],
            "E": [ 2214 ],
            "Q": [ 2409 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2410 ],
            "Q": [ 2134 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2411 ],
            "I2": [ 2134 ],
            "I3": [ 2409 ],
            "O": [ 2410 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2412 ],
            "E": [ 1785 ],
            "Q": [ 2411 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2413 ],
            "I2": [ 2414 ],
            "I3": [ 2134 ],
            "O": [ 2412 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2132 ],
            "I3": [ 2204 ],
            "O": [ 2415 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2128 ],
            "I2": [ 2226 ],
            "I3": [ 2199 ],
            "O": [ 2413 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2121 ],
            "I2": [ 2135 ],
            "I3": [ 2227 ],
            "O": [ 2414 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2416 ],
            "I1": [ 791 ],
            "I2": [ 2417 ],
            "I3": [ 2418 ],
            "O": [ 751 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 727 ],
            "I2": [ 738 ],
            "I3": [ 1572 ],
            "O": [ 2418 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2407 ],
            "I1": [ 784 ],
            "I2": [ 2419 ],
            "I3": [ 2420 ],
            "O": [ 2417 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2134 ],
            "I1": [ 785 ],
            "I2": [ 788 ],
            "I3": [ 2421 ],
            "O": [ 2419 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1664 ],
            "I2": [ 736 ],
            "I3": [ 2408 ],
            "O": [ 2420 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2098 ],
            "E": [ 257 ],
            "Q": [ 2422 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1660 ],
            "E": [ 2113 ],
            "Q": [ 2423 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1660 ],
            "E": [ 2214 ],
            "Q": [ 2424 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2425 ],
            "Q": [ 2132 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2426 ],
            "I2": [ 2132 ],
            "I3": [ 2424 ],
            "O": [ 2425 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2427 ],
            "E": [ 1785 ],
            "Q": [ 2426 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2428 ],
            "I2": [ 2413 ],
            "I3": [ 2132 ],
            "O": [ 2427 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2134 ],
            "I3": [ 2414 ],
            "O": [ 2428 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1753 ],
            "I1": [ 738 ],
            "I2": [ 2429 ],
            "I3": [ 2430 ],
            "O": [ 753 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 785 ],
            "I2": [ 727 ],
            "I3": [ 2424 ],
            "O": [ 2429 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2422 ],
            "I1": [ 784 ],
            "I2": [ 2431 ],
            "I3": [ 2432 ],
            "O": [ 2430 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2433 ],
            "I2": [ 791 ],
            "I3": [ 2434 ],
            "O": [ 2431 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 1658 ],
            "I2": [ 736 ],
            "I3": [ 2423 ],
            "O": [ 2432 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2095 ],
            "E": [ 257 ],
            "Q": [ 2435 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1655 ],
            "E": [ 2214 ],
            "Q": [ 2436 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1655 ],
            "E": [ 2113 ],
            "Q": [ 2437 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2438 ],
            "Q": [ 2139 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2439 ],
            "I2": [ 2139 ],
            "I3": [ 2436 ],
            "O": [ 2438 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2440 ],
            "E": [ 1785 ],
            "Q": [ 2439 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 2413 ],
            "I2": [ 2428 ],
            "I3": [ 2139 ],
            "O": [ 2440 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 738 ],
            "I2": [ 2441 ],
            "I3": [ 2442 ],
            "O": [ 755 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 785 ],
            "I2": [ 791 ],
            "I3": [ 2443 ],
            "O": [ 2441 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 724 ],
            "I2": [ 2444 ],
            "I3": [ 2445 ],
            "O": [ 2442 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2435 ],
            "I2": [ 736 ],
            "I3": [ 2437 ],
            "O": [ 2445 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2436 ],
            "I2": [ 727 ],
            "I3": [ 2446 ],
            "O": [ 2444 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2447 ],
            "I2": [ 788 ],
            "I3": [ 729 ],
            "O": [ 2446 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2092 ],
            "E": [ 257 ],
            "Q": [ 2448 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1650 ],
            "E": [ 2214 ],
            "Q": [ 2449 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1650 ],
            "E": [ 2113 ],
            "Q": [ 2450 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2451 ],
            "Q": [ 2138 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2452 ],
            "I2": [ 2138 ],
            "I3": [ 2449 ],
            "O": [ 2451 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2453 ],
            "E": [ 1785 ],
            "Q": [ 2452 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2454 ],
            "I2": [ 2455 ],
            "I3": [ 2138 ],
            "O": [ 2453 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2138 ],
            "I1": [ 785 ],
            "I2": [ 2456 ],
            "I3": [ 2457 ],
            "O": [ 758 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2458 ],
            "I2": [ 738 ],
            "I3": [ 1751 ],
            "O": [ 2457 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 724 ],
            "I2": [ 2459 ],
            "I3": [ 2460 ],
            "O": [ 2456 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2448 ],
            "I2": [ 736 ],
            "I3": [ 2450 ],
            "O": [ 2460 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2449 ],
            "I2": [ 727 ],
            "I3": [ 2461 ],
            "O": [ 2459 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2462 ],
            "I2": [ 788 ],
            "I3": [ 696 ],
            "O": [ 2461 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2089 ],
            "E": [ 257 ],
            "Q": [ 2463 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1645 ],
            "E": [ 2113 ],
            "Q": [ 2464 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1645 ],
            "E": [ 2214 ],
            "Q": [ 2465 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2466 ],
            "Q": [ 2136 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2467 ],
            "I2": [ 2136 ],
            "I3": [ 2465 ],
            "O": [ 2466 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2468 ],
            "E": [ 1785 ],
            "Q": [ 2467 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 2413 ],
            "I2": [ 2469 ],
            "I3": [ 2415 ],
            "O": [ 2468 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2138 ],
            "I2": [ 2227 ],
            "I3": [ 2136 ],
            "O": [ 2469 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2470 ],
            "I1": [ 791 ],
            "I2": [ 2471 ],
            "I3": [ 2472 ],
            "O": [ 760 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2136 ],
            "I1": [ 785 ],
            "I2": [ 738 ],
            "I3": [ 1745 ],
            "O": [ 2472 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 724 ],
            "I2": [ 2473 ],
            "I3": [ 2474 ],
            "O": [ 2471 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2475 ],
            "I2": [ 727 ],
            "I3": [ 2465 ],
            "O": [ 2473 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2463 ],
            "I2": [ 736 ],
            "I3": [ 2464 ],
            "O": [ 2474 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2086 ],
            "E": [ 257 ],
            "Q": [ 2476 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1640 ],
            "E": [ 2113 ],
            "Q": [ 2477 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1640 ],
            "E": [ 2214 ],
            "Q": [ 2478 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2479 ],
            "Q": [ 2207 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2480 ],
            "I2": [ 2207 ],
            "I3": [ 2478 ],
            "O": [ 2479 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2481 ],
            "E": [ 1785 ],
            "Q": [ 2480 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2454 ],
            "I1": [ 2455 ],
            "I2": [ 2202 ],
            "I3": [ 2207 ],
            "O": [ 2481 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2138 ],
            "I3": [ 2136 ],
            "O": [ 2202 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1703 ],
            "I1": [ 738 ],
            "I2": [ 2482 ],
            "I3": [ 2483 ],
            "O": [ 762 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2207 ],
            "I1": [ 785 ],
            "I2": [ 791 ],
            "I3": [ 2484 ],
            "O": [ 2482 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2477 ],
            "I1": [ 736 ],
            "I2": [ 2485 ],
            "I3": [ 2486 ],
            "O": [ 2483 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2487 ],
            "I2": [ 727 ],
            "I3": [ 2478 ],
            "O": [ 2485 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2476 ],
            "I2": [ 724 ],
            "I3": [ 1638 ],
            "O": [ 2486 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2083 ],
            "E": [ 257 ],
            "Q": [ 2488 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1635 ],
            "E": [ 2214 ],
            "Q": [ 2489 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1635 ],
            "E": [ 2113 ],
            "Q": [ 2490 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2491 ],
            "Q": [ 2208 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2492 ],
            "I2": [ 2208 ],
            "I3": [ 2489 ],
            "O": [ 2491 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2493 ],
            "E": [ 1785 ],
            "Q": [ 2492 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2494 ],
            "I2": [ 2374 ],
            "I3": [ 2495 ],
            "O": [ 2493 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1662 ],
            "I1": [ 738 ],
            "I2": [ 2496 ],
            "I3": [ 2497 ],
            "O": [ 764 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2498 ],
            "I2": [ 727 ],
            "I3": [ 2489 ],
            "O": [ 2496 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 724 ],
            "I2": [ 2499 ],
            "I3": [ 2500 ],
            "O": [ 2497 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2208 ],
            "I1": [ 785 ],
            "I2": [ 788 ],
            "I3": [ 2501 ],
            "O": [ 2499 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2488 ],
            "I2": [ 736 ],
            "I3": [ 2490 ],
            "O": [ 2500 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2076 ],
            "E": [ 257 ],
            "Q": [ 2502 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1613 ],
            "E": [ 2214 ],
            "Q": [ 2503 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1613 ],
            "E": [ 2113 ],
            "Q": [ 2504 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2505 ],
            "Q": [ 2506 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 2506 ],
            "I3": [ 2503 ],
            "O": [ 2505 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2508 ],
            "E": [ 1785 ],
            "Q": [ 2507 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2509 ],
            "I1": [ 2415 ],
            "I2": [ 2374 ],
            "I3": [ 2400 ],
            "O": [ 2508 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 2207 ],
            "I2": [ 2510 ],
            "I3": [ 2506 ],
            "O": [ 2509 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2207 ],
            "I1": [ 2506 ],
            "I2": [ 2510 ],
            "I3": [ 2203 ],
            "O": [ 2511 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2132 ],
            "I3": [ 2139 ],
            "O": [ 2203 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2511 ],
            "I2": [ 2512 ],
            "I3": [ 2513 ],
            "O": [ 2514 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2128 ],
            "I2": [ 2199 ],
            "I3": [ 2190 ],
            "O": [ 2513 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2515 ],
            "I2": [ 2516 ],
            "I3": [ 2204 ],
            "O": [ 2512 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2129 ],
            "I1": [ 2121 ],
            "I2": [ 2210 ],
            "I3": [ 2211 ],
            "O": [ 2516 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2514 ],
            "E": [ 2120 ],
            "Q": [ 1620 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 998 ],
            "I2": [ 2514 ],
            "I3": [ 2218 ],
            "O": [ 2194 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 2128 ],
            "I2": [ 2511 ],
            "I3": [ 2517 ],
            "O": [ 2518 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2139 ],
            "I2": [ 2227 ],
            "I3": [ 2517 ],
            "O": [ 2494 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 2207 ],
            "I2": [ 2202 ],
            "I3": [ 2208 ],
            "O": [ 2495 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2121 ],
            "I2": [ 2128 ],
            "I3": [ 2226 ],
            "O": [ 2374 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2204 ],
            "I3": [ 2199 ],
            "O": [ 2517 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2207 ],
            "I3": [ 2510 ],
            "O": [ 2519 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2210 ],
            "I2": [ 2205 ],
            "I3": [ 2211 ],
            "O": [ 2520 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2121 ],
            "I2": [ 2139 ],
            "I3": [ 2227 ],
            "O": [ 2455 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2415 ],
            "I3": [ 2413 ],
            "O": [ 2454 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2210 ],
            "I2": [ 2211 ],
            "I3": [ 2205 ],
            "O": [ 2521 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2195 ],
            "I1": [ 2193 ],
            "I2": [ 2521 ],
            "I3": [ 2519 ],
            "O": [ 2522 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2522 ],
            "I2": [ 2203 ],
            "I3": [ 2204 ],
            "O": [ 2523 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2523 ],
            "I2": [ 2374 ],
            "I3": [ 2199 ],
            "O": [ 2524 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2226 ],
            "I2": [ 2131 ],
            "I3": [ 2524 ],
            "O": [ 2525 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2525 ],
            "E": [ 2120 ],
            "Q": [ 2172 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2526 ],
            "E": [ 2120 ],
            "Q": [ 2196 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2189 ],
            "I1": [ 2192 ],
            "I2": [ 2129 ],
            "I3": [ 2190 ],
            "O": [ 2526 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2519 ],
            "I3": [ 2521 ],
            "O": [ 2192 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2128 ],
            "I2": [ 2517 ],
            "I3": [ 2203 ],
            "O": [ 2189 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2124 ],
            "I2": [ 2130 ],
            "I3": [ 2131 ],
            "O": [ 2190 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2506 ],
            "I3": [ 2515 ],
            "O": [ 2205 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2208 ],
            "I3": [ 2202 ],
            "O": [ 2510 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2506 ],
            "I1": [ 785 ],
            "I2": [ 2527 ],
            "I3": [ 2528 ],
            "O": [ 766 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 2529 ],
            "I2": [ 727 ],
            "I3": [ 2503 ],
            "O": [ 2528 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1629 ],
            "I1": [ 724 ],
            "I2": [ 2530 ],
            "I3": [ 2531 ],
            "O": [ 2527 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2502 ],
            "I2": [ 736 ],
            "I3": [ 2504 ],
            "O": [ 2531 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 2532 ],
            "I2": [ 738 ],
            "I3": [ 1614 ],
            "O": [ 2530 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2043 ],
            "E": [ 257 ],
            "Q": [ 2533 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1591 ],
            "E": [ 2113 ],
            "Q": [ 2534 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1591 ],
            "E": [ 2214 ],
            "Q": [ 2535 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2536 ],
            "Q": [ 2515 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2537 ],
            "I2": [ 2515 ],
            "I3": [ 2535 ],
            "O": [ 2536 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2538 ],
            "E": [ 1785 ],
            "Q": [ 2537 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2518 ],
            "I2": [ 2539 ],
            "I3": [ 2515 ],
            "O": [ 2538 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2131 ],
            "I2": [ 2121 ],
            "I3": [ 2226 ],
            "O": [ 2539 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1592 ],
            "I1": [ 738 ],
            "I2": [ 2540 ],
            "I3": [ 2541 ],
            "O": [ 768 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 785 ],
            "I2": [ 791 ],
            "I3": [ 2542 ],
            "O": [ 2540 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2534 ],
            "I1": [ 736 ],
            "I2": [ 2543 ],
            "I3": [ 2544 ],
            "O": [ 2541 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2545 ],
            "I1": [ 788 ],
            "I2": [ 727 ],
            "I3": [ 2535 ],
            "O": [ 2543 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2533 ],
            "I1": [ 784 ],
            "I2": [ 724 ],
            "I3": [ 1625 ],
            "O": [ 2544 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2007 ],
            "E": [ 257 ],
            "Q": [ 2546 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1569 ],
            "E": [ 2113 ],
            "Q": [ 2547 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1569 ],
            "E": [ 2214 ],
            "Q": [ 2548 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2549 ],
            "Q": [ 2210 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2550 ],
            "I2": [ 2210 ],
            "I3": [ 2548 ],
            "O": [ 2549 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2551 ],
            "E": [ 1785 ],
            "Q": [ 2550 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 2539 ],
            "I2": [ 2518 ],
            "I3": [ 2210 ],
            "O": [ 2551 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2548 ],
            "I1": [ 727 ],
            "I2": [ 2552 ],
            "I3": [ 2553 ],
            "O": [ 774 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2210 ],
            "I1": [ 785 ],
            "I2": [ 738 ],
            "I3": [ 1570 ],
            "O": [ 2553 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 724 ],
            "I2": [ 2554 ],
            "I3": [ 2555 ],
            "O": [ 2552 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 2546 ],
            "I2": [ 736 ],
            "I3": [ 2547 ],
            "O": [ 2555 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2556 ],
            "I2": [ 791 ],
            "I3": [ 2557 ],
            "O": [ 2554 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2558 ],
            "I2": [ 788 ],
            "I3": [ 729 ],
            "O": [ 2557 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2005 ],
            "E": [ 257 ],
            "Q": [ 2559 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1566 ],
            "E": [ 2113 ],
            "Q": [ 2560 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2561 ],
            "E": [ 2116 ],
            "Q": [ 2562 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1620 ],
            "I2": [ 1566 ],
            "I3": [ 255 ],
            "O": [ 2561 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1566 ],
            "E": [ 2214 ],
            "Q": [ 2563 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2564 ],
            "Q": [ 2211 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2565 ],
            "I2": [ 2211 ],
            "I3": [ 2563 ],
            "O": [ 2564 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2566 ],
            "E": [ 1785 ],
            "Q": [ 2565 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2519 ],
            "I1": [ 2454 ],
            "I2": [ 2455 ],
            "I3": [ 2520 ],
            "O": [ 2566 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2562 ],
            "I1": [ 792 ],
            "I2": [ 2567 ],
            "I3": [ 2568 ],
            "O": [ 779 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1617 ],
            "I1": [ 724 ],
            "I2": [ 736 ],
            "I3": [ 2560 ],
            "O": [ 2568 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2569 ],
            "I1": [ 791 ],
            "I2": [ 2570 ],
            "I3": [ 2571 ],
            "O": [ 2567 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2559 ],
            "I2": [ 784 ],
            "I3": [ 2572 ],
            "O": [ 2571 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 2563 ],
            "I2": [ 738 ],
            "I3": [ 1568 ],
            "O": [ 2570 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2211 ],
            "I1": [ 785 ],
            "I2": [ 788 ],
            "I3": [ 2573 ],
            "O": [ 2572 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 253 ],
            "E": [ 1367 ],
            "Q": [ 2574 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFE_D_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 253 ],
            "E": [ 1369 ],
            "Q": [ 2575 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2576 ],
            "Q": [ 253 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 254 ],
            "I2": [ 1372 ],
            "I3": [ 271 ],
            "O": [ 2576 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cnt_event_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 998 ],
            "Q": [ 2160 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cnt_event_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2577 ],
            "Q": [ 2110 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid_SB_DFFSR_D": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2578 ],
            "Q": [ 698 ],
            "R": [ 1813 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid_SB_DFFSR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 702 ],
            "I2": [ 776 ],
            "I3": [ 777 ],
            "O": [ 697 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 2578 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1794 ],
            "Q": [ 1376 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1807 ],
            "Q": [ 1375 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2581 ],
            "Q": [ 2582 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 524 ],
            "I2": [ 545 ],
            "I3": [ 1830 ],
            "O": [ 2581 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2583 ],
            "Q": [ 2584 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 524 ],
            "I2": [ 378 ],
            "I3": [ 1830 ],
            "O": [ 2583 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2585 ],
            "Q": [ 2586 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 524 ],
            "I2": [ 378 ],
            "I3": [ 1830 ],
            "O": [ 2585 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1934 ],
            "Q": [ 2587 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 1798 ],
            "I3": [ 2588 ],
            "O": [ 1934 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1823 ],
            "Q": [ 2589 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1795 ],
            "Q": [ 542 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2590 ],
            "Q": [ 287 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1798 ],
            "I1": [ 833 ],
            "I2": [ 1796 ],
            "I3": [ 1797 ],
            "O": [ 2590 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2591 ],
            "Q": [ 286 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 1798 ],
            "I2": [ 1796 ],
            "I3": [ 1797 ],
            "O": [ 2591 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2592 ],
            "Q": [ 672 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 378 ],
            "I2": [ 376 ],
            "I3": [ 835 ],
            "O": [ 2592 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1936 ],
            "Q": [ 2593 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2594 ],
            "Q": [ 1001 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 862 ],
            "I3": [ 998 ],
            "O": [ 2594 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 837 ],
            "I1": [ 831 ],
            "I2": [ 996 ],
            "I3": [ 839 ],
            "O": [ 2595 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 937 ],
            "I3": [ 831 ],
            "O": [ 909 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 835 ],
            "I3": [ 833 ],
            "O": [ 996 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 906 ],
            "I3": [ 850 ],
            "O": [ 863 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 910 ],
            "I3": [ 848 ],
            "O": [ 862 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2596 ],
            "Q": [ 659 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 1830 ],
            "I2": [ 833 ],
            "I3": [ 2585 ],
            "O": [ 2596 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1832 ],
            "Q": [ 553 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1834 ],
            "Q": [ 552 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 263 ],
            "I2": [ 259 ],
            "I3": [ 1794 ],
            "O": [ 1837 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1798 ],
            "I2": [ 1796 ],
            "I3": [ 1806 ],
            "O": [ 1794 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.clear_i_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1474 ],
            "Q": [ 450 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2597 ],
            "I2": [ 2598 ],
            "I3": [ 372 ],
            "O": [ 1509 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2599 ],
            "I2": [ 2600 ],
            "I3": [ 372 ],
            "O": [ 999 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2601 ],
            "I2": [ 2602 ],
            "I3": [ 372 ],
            "O": [ 2603 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_10_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1329 ],
            "E": [ 1367 ],
            "Q": [ 2602 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_10_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1329 ],
            "E": [ 1369 ],
            "Q": [ 2601 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2604 ],
            "I2": [ 2605 ],
            "I3": [ 372 ],
            "O": [ 1508 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_11_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1176 ],
            "E": [ 1367 ],
            "Q": [ 2605 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_11_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1176 ],
            "E": [ 1369 ],
            "Q": [ 2604 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2606 ],
            "I2": [ 2607 ],
            "I3": [ 372 ],
            "O": [ 2608 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_12_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1303 ],
            "E": [ 1367 ],
            "Q": [ 2607 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_12_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1303 ],
            "E": [ 1369 ],
            "Q": [ 2606 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2609 ],
            "I2": [ 2610 ],
            "I3": [ 372 ],
            "O": [ 2611 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_13_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1243 ],
            "E": [ 1367 ],
            "Q": [ 2610 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_13_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1243 ],
            "E": [ 1369 ],
            "Q": [ 2609 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2612 ],
            "I2": [ 2613 ],
            "I3": [ 372 ],
            "O": [ 2614 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_14_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1250 ],
            "E": [ 1367 ],
            "Q": [ 2613 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_14_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1250 ],
            "E": [ 1369 ],
            "Q": [ 2612 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2615 ],
            "I2": [ 2616 ],
            "I3": [ 372 ],
            "O": [ 2617 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_15_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1258 ],
            "E": [ 1367 ],
            "Q": [ 2616 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_15_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1258 ],
            "E": [ 1369 ],
            "Q": [ 2615 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2618 ],
            "I2": [ 2619 ],
            "I3": [ 372 ],
            "O": [ 2620 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_16_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1266 ],
            "E": [ 1367 ],
            "Q": [ 2619 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_16_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1266 ],
            "E": [ 1369 ],
            "Q": [ 2618 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2621 ],
            "I2": [ 2622 ],
            "I3": [ 372 ],
            "O": [ 1087 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_17_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1273 ],
            "E": [ 1367 ],
            "Q": [ 2622 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_17_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1273 ],
            "E": [ 1369 ],
            "Q": [ 2621 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2623 ],
            "I2": [ 2624 ],
            "I3": [ 372 ],
            "O": [ 1088 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_18_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1280 ],
            "E": [ 1367 ],
            "Q": [ 2624 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_18_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1280 ],
            "E": [ 1369 ],
            "Q": [ 2623 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2625 ],
            "I2": [ 2626 ],
            "I3": [ 372 ],
            "O": [ 1089 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_19_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1184 ],
            "E": [ 1367 ],
            "Q": [ 2626 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_19_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1184 ],
            "E": [ 1369 ],
            "Q": [ 2625 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_1_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1101 ],
            "E": [ 1367 ],
            "Q": [ 2600 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_1_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1101 ],
            "E": [ 1369 ],
            "Q": [ 2599 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2627 ],
            "I2": [ 2628 ],
            "I3": [ 372 ],
            "O": [ 820 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2629 ],
            "I2": [ 2630 ],
            "I3": [ 372 ],
            "O": [ 2631 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_20_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1193 ],
            "E": [ 1367 ],
            "Q": [ 2630 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_20_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1193 ],
            "E": [ 1369 ],
            "Q": [ 2629 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2632 ],
            "I2": [ 2633 ],
            "I3": [ 372 ],
            "O": [ 2634 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_21_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1210 ],
            "E": [ 1367 ],
            "Q": [ 2633 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_21_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1210 ],
            "E": [ 1369 ],
            "Q": [ 2632 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2635 ],
            "I2": [ 2636 ],
            "I3": [ 372 ],
            "O": [ 2637 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_22_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1219 ],
            "E": [ 1367 ],
            "Q": [ 2636 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_22_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1219 ],
            "E": [ 1369 ],
            "Q": [ 2635 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2638 ],
            "I2": [ 2639 ],
            "I3": [ 372 ],
            "O": [ 2640 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_23_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1337 ],
            "E": [ 1367 ],
            "Q": [ 2639 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_23_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1337 ],
            "E": [ 1369 ],
            "Q": [ 2638 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2641 ],
            "I2": [ 2642 ],
            "I3": [ 372 ],
            "O": [ 2643 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_24_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1227 ],
            "E": [ 1367 ],
            "Q": [ 2642 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_24_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1227 ],
            "E": [ 1369 ],
            "Q": [ 2641 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2644 ],
            "I2": [ 2645 ],
            "I3": [ 372 ],
            "O": [ 830 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_25_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1235 ],
            "E": [ 1367 ],
            "Q": [ 2645 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_25_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1235 ],
            "E": [ 1369 ],
            "Q": [ 2644 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2646 ],
            "I2": [ 2647 ],
            "I3": [ 372 ],
            "O": [ 832 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_26_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1346 ],
            "E": [ 1367 ],
            "Q": [ 2647 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_26_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1346 ],
            "E": [ 1369 ],
            "Q": [ 2646 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2648 ],
            "I2": [ 2649 ],
            "I3": [ 372 ],
            "O": [ 834 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_27_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1355 ],
            "E": [ 1367 ],
            "Q": [ 2649 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_27_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1355 ],
            "E": [ 1369 ],
            "Q": [ 2648 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2650 ],
            "I2": [ 2651 ],
            "I3": [ 372 ],
            "O": [ 836 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_28_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1120 ],
            "E": [ 1367 ],
            "Q": [ 2651 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_28_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1120 ],
            "E": [ 1369 ],
            "Q": [ 2650 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2652 ],
            "I2": [ 2653 ],
            "I3": [ 372 ],
            "O": [ 838 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_29_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1131 ],
            "E": [ 1367 ],
            "Q": [ 2653 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_29_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1131 ],
            "E": [ 1369 ],
            "Q": [ 2652 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_2_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1105 ],
            "E": [ 1367 ],
            "Q": [ 2628 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_2_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1105 ],
            "E": [ 1369 ],
            "Q": [ 2627 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2654 ],
            "I2": [ 2655 ],
            "I3": [ 372 ],
            "O": [ 822 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2656 ],
            "I2": [ 2657 ],
            "I3": [ 372 ],
            "O": [ 823 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_30_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1110 ],
            "E": [ 1367 ],
            "Q": [ 2657 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_30_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1110 ],
            "E": [ 1369 ],
            "Q": [ 2656 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2658 ],
            "I2": [ 2659 ],
            "I3": [ 372 ],
            "O": [ 825 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_31_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1141 ],
            "E": [ 1367 ],
            "Q": [ 2659 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_31_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1141 ],
            "E": [ 1369 ],
            "Q": [ 2658 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_3_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1206 ],
            "E": [ 1367 ],
            "Q": [ 2655 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_3_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1206 ],
            "E": [ 1369 ],
            "Q": [ 2654 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2660 ],
            "I2": [ 2661 ],
            "I3": [ 372 ],
            "O": [ 827 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_4_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1296 ],
            "E": [ 1367 ],
            "Q": [ 2661 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_4_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1296 ],
            "E": [ 1369 ],
            "Q": [ 2660 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2662 ],
            "I2": [ 2663 ],
            "I3": [ 372 ],
            "O": [ 828 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_5_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1291 ],
            "E": [ 1367 ],
            "Q": [ 2663 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_5_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1291 ],
            "E": [ 1369 ],
            "Q": [ 2662 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2664 ],
            "I2": [ 2665 ],
            "I3": [ 372 ],
            "O": [ 829 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_6_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1313 ],
            "E": [ 1367 ],
            "Q": [ 2665 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_6_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1313 ],
            "E": [ 1369 ],
            "Q": [ 2664 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2666 ],
            "I2": [ 2667 ],
            "I3": [ 372 ],
            "O": [ 2668 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_7_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1159 ],
            "E": [ 1367 ],
            "Q": [ 2667 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_7_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1159 ],
            "E": [ 1369 ],
            "Q": [ 2666 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2669 ],
            "I2": [ 2670 ],
            "I3": [ 372 ],
            "O": [ 2671 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_8_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1321 ],
            "E": [ 1367 ],
            "Q": [ 2670 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_8_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1321 ],
            "E": [ 1369 ],
            "Q": [ 2669 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2672 ],
            "I2": [ 2673 ],
            "I3": [ 372 ],
            "O": [ 2674 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_9_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1168 ],
            "E": [ 1367 ],
            "Q": [ 2673 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_9_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1168 ],
            "E": [ 1369 ],
            "Q": [ 2672 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1150 ],
            "E": [ 1367 ],
            "Q": [ 2598 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_I1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1150 ],
            "E": [ 1369 ],
            "Q": [ 2597 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2675 ],
            "Q": [ 2676 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2676 ],
            "I1": [ 2131 ],
            "I2": [ 2677 ],
            "I3": [ 2262 ],
            "O": [ 2264 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_LUT4_I0_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2678 ],
            "E": [ 1785 ],
            "Q": [ 2677 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_LUT4_I0_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 2226 ],
            "I3": [ 2131 ],
            "O": [ 2678 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679 ],
            "RADDR": [ 735, 734, 950, 943, 731, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453 ],
            "RE": [ "1" ],
            "WADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 2685 ],
            "WDATA": [ 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701 ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.0.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679 ],
            "RADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009 ],
            "RE": [ "1" ],
            "WADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 2685 ],
            "WDATA": [ 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701 ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679 ],
            "RADDR": [ 735, 734, 950, 943, 731, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
            "RE": [ "1" ],
            "WADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 2685 ],
            "WDATA": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717 ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.1.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679, 2679 ],
            "RADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
            "RE": [ "1" ],
            "WADDR": [ 2680, 2681, 2682, 2683, 2684, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 2685 ],
            "WDATA": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717 ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2668 ],
            "E": [ 821 ],
            "Q": [ 731 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2671 ],
            "E": [ 821 ],
            "Q": [ 943 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2634 ],
            "E": [ 821 ],
            "Q": [ 944 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2637 ],
            "E": [ 821 ],
            "Q": [ 951 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2640 ],
            "E": [ 821 ],
            "Q": [ 961 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2643 ],
            "E": [ 821 ],
            "Q": [ 907 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2674 ],
            "E": [ 821 ],
            "Q": [ 950 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2603 ],
            "E": [ 821 ],
            "Q": [ 734 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2608 ],
            "E": [ 821 ],
            "Q": [ 861 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2611 ],
            "E": [ 821 ],
            "Q": [ 869 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2614 ],
            "E": [ 821 ],
            "Q": [ 875 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2617 ],
            "E": [ 821 ],
            "Q": [ 881 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2620 ],
            "E": [ 821 ],
            "Q": [ 1058 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2631 ],
            "E": [ 821 ],
            "Q": [ 936 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2718 ],
            "I1": [ 936 ],
            "I2": [ 2679 ],
            "I3": [ 861 ],
            "O": [ 2684 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 869 ],
            "I1": [ 944 ],
            "I2": [ 2587 ],
            "I3": [ 2719 ],
            "O": [ 2683 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2718 ],
            "I1": [ 951 ],
            "I2": [ 2679 ],
            "I3": [ 875 ],
            "O": [ 2682 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2718 ],
            "I1": [ 961 ],
            "I2": [ 2679 ],
            "I3": [ 881 ],
            "O": [ 2681 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 907 ],
            "I2": [ 2587 ],
            "I3": [ 2719 ],
            "O": [ 2680 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2719 ],
            "I3": [ 2587 ],
            "O": [ 2679 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2587 ],
            "I3": [ 2589 ],
            "O": [ 2718 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2720 ],
            "I3": [ 2589 ],
            "O": [ 2719 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2721 ],
            "I1": [ 2722 ],
            "I2": [ 2720 ],
            "I3": [ 2723 ],
            "O": [ 2724 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2725 ],
            "I2": [ 545 ],
            "I3": [ 1799 ],
            "O": [ 2726 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2726 ],
            "Q": [ 255 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2727 ],
            "I2": [ 778 ],
            "I3": [ 2725 ],
            "O": [ 2579 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ 770 ],
            "I2": [ 2728 ],
            "I3": [ 776 ],
            "O": [ 2580 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 907 ],
            "I2": [ 961 ],
            "I3": [ 2729 ],
            "O": [ 2720 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 951 ],
            "I2": [ 944 ],
            "I3": [ 936 ],
            "O": [ 2729 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 378 ],
            "I2": [ 2730 ],
            "I3": [ 2731 ],
            "O": [ 2702 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2732 ],
            "I1": [ 2733 ],
            "I2": [ 2734 ],
            "I3": [ 542 ],
            "O": [ 2701 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1402 ],
            "I2": [ 2730 ],
            "I3": [ 2735 ],
            "O": [ 2710 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2737 ],
            "I3": [ 2738 ],
            "O": [ 2735 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1029 ],
            "I1": [ 2582 ],
            "I2": [ 2739 ],
            "I3": [ 2584 ],
            "O": [ 2737 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2740 ],
            "O": [ 2738 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 588 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2741 ],
            "O": [ 2740 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2739 ],
            "I3": [ 659 ],
            "O": [ 585 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1433 ],
            "I2": [ 982 ],
            "I3": [ 2593 ],
            "O": [ 2739 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1403 ],
            "I2": [ 2730 ],
            "I3": [ 2742 ],
            "O": [ 2709 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2743 ],
            "I3": [ 2744 ],
            "O": [ 2742 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 2582 ],
            "I2": [ 2745 ],
            "I3": [ 2584 ],
            "O": [ 2743 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 756 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2746 ],
            "O": [ 2744 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2747 ],
            "O": [ 2746 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2745 ],
            "I3": [ 659 ],
            "O": [ 589 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1435 ],
            "I2": [ 986 ],
            "I3": [ 2593 ],
            "O": [ 2745 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1404 ],
            "I2": [ 2730 ],
            "I3": [ 2748 ],
            "O": [ 2708 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2749 ],
            "I3": [ 2750 ],
            "O": [ 2748 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1031 ],
            "I1": [ 2582 ],
            "I2": [ 2751 ],
            "I3": [ 2584 ],
            "O": [ 2749 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 754 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2752 ],
            "O": [ 2750 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2753 ],
            "O": [ 2752 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2751 ],
            "I3": [ 659 ],
            "O": [ 593 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1437 ],
            "I2": [ 990 ],
            "I3": [ 2593 ],
            "O": [ 2751 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1379 ],
            "I2": [ 2730 ],
            "I3": [ 2754 ],
            "O": [ 2707 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2755 ],
            "I3": [ 2756 ],
            "O": [ 2754 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1003 ],
            "I1": [ 2582 ],
            "I2": [ 2757 ],
            "I3": [ 2584 ],
            "O": [ 2755 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2758 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 2759 ],
            "O": [ 2756 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2760 ],
            "E": [ 518 ],
            "Q": [ 2758 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2761 ],
            "I2": [ 1003 ],
            "I3": [ 514 ],
            "O": [ 2760 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2758 ],
            "I2": [ 2747 ],
            "I3": [ 524 ],
            "O": [ 2762 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2762 ],
            "I2": [ 1031 ],
            "I3": [ 514 ],
            "O": [ 2763 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2763 ],
            "E": [ 518 ],
            "Q": [ 2753 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2764 ],
            "E": [ 518 ],
            "Q": [ 2741 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2765 ],
            "I2": [ 1029 ],
            "I3": [ 514 ],
            "O": [ 2764 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2747 ],
            "I2": [ 2766 ],
            "I3": [ 524 ],
            "O": [ 2765 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2767 ],
            "I2": [ 2758 ],
            "I3": [ 524 ],
            "O": [ 2768 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1004 ],
            "I3": [ 514 ],
            "O": [ 2769 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 600 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 752 ],
            "O": [ 2759 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2757 ],
            "I3": [ 659 ],
            "O": [ 597 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1439 ],
            "I2": [ 845 ],
            "I3": [ 2593 ],
            "O": [ 2757 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 550 ],
            "I2": [ 2730 ],
            "I3": [ 2770 ],
            "O": [ 2706 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2771 ],
            "I3": [ 2772 ],
            "O": [ 2770 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 2582 ],
            "I2": [ 2773 ],
            "I3": [ 2584 ],
            "O": [ 2771 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2774 ],
            "O": [ 2772 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2775 ],
            "O": [ 2774 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2769 ],
            "E": [ 518 ],
            "Q": [ 2775 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2775 ],
            "I2": [ 2753 ],
            "I3": [ 524 ],
            "O": [ 2761 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2773 ],
            "I3": [ 659 ],
            "O": [ 605 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1441 ],
            "I2": [ 852 ],
            "I3": [ 2593 ],
            "O": [ 2773 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1380 ],
            "I2": [ 2730 ],
            "I3": [ 2776 ],
            "O": [ 2705 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2777 ],
            "I3": [ 2778 ],
            "O": [ 2776 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 2582 ],
            "I2": [ 2779 ],
            "I3": [ 2584 ],
            "O": [ 2777 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2780 ],
            "O": [ 2778 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2767 ],
            "O": [ 2780 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2779 ],
            "I3": [ 659 ],
            "O": [ 613 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1443 ],
            "I2": [ 856 ],
            "I3": [ 2593 ],
            "O": [ 2779 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1381 ],
            "I2": [ 2730 ],
            "I3": [ 2781 ],
            "O": [ 2704 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2782 ],
            "I3": [ 2783 ],
            "O": [ 2781 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 2582 ],
            "I2": [ 2784 ],
            "I3": [ 2584 ],
            "O": [ 2782 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2785 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 2786 ],
            "O": [ 2783 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2787 ],
            "E": [ 518 ],
            "Q": [ 2785 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2788 ],
            "I2": [ 1006 ],
            "I3": [ 514 ],
            "O": [ 2787 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2789 ],
            "I2": [ 2767 ],
            "I3": [ 524 ],
            "O": [ 2788 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2785 ],
            "I2": [ 2775 ],
            "I3": [ 524 ],
            "O": [ 2790 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2790 ],
            "I2": [ 1005 ],
            "I3": [ 514 ],
            "O": [ 2791 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2791 ],
            "E": [ 518 ],
            "Q": [ 2767 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2792 ],
            "I2": [ 2785 ],
            "I3": [ 524 ],
            "O": [ 2793 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2793 ],
            "I2": [ 1007 ],
            "I3": [ 514 ],
            "O": [ 2794 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2794 ],
            "E": [ 518 ],
            "Q": [ 2789 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 717 ],
            "O": [ 2786 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2784 ],
            "I3": [ 659 ],
            "O": [ 617 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1445 ],
            "I2": [ 865 ],
            "I3": [ 2593 ],
            "O": [ 2784 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1382 ],
            "I2": [ 2730 ],
            "I3": [ 2795 ],
            "O": [ 2703 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2796 ],
            "I3": [ 2797 ],
            "O": [ 2795 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 2582 ],
            "I2": [ 2798 ],
            "I3": [ 2584 ],
            "O": [ 2796 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 714 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2799 ],
            "O": [ 2797 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 624 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2789 ],
            "O": [ 2799 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2798 ],
            "I3": [ 659 ],
            "O": [ 621 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1447 ],
            "I2": [ 871 ],
            "I3": [ 2593 ],
            "O": [ 2798 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2801 ],
            "I2": [ 2802 ],
            "I3": [ 542 ],
            "O": [ 2700 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1385 ],
            "I2": [ 2804 ],
            "I3": [ 1378 ],
            "O": [ 2801 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2805 ],
            "I3": [ 2806 ],
            "O": [ 2802 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 2582 ],
            "I2": [ 2807 ],
            "I3": [ 2584 ],
            "O": [ 2805 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 636 ],
            "I2": [ 527 ],
            "I3": [ 2808 ],
            "O": [ 2806 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 707 ],
            "I2": [ 513 ],
            "I3": [ 2809 ],
            "O": [ 2808 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1455 ],
            "I2": [ 887 ],
            "I3": [ 2593 ],
            "O": [ 2807 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2810 ],
            "I2": [ 2811 ],
            "I3": [ 542 ],
            "O": [ 2699 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1386 ],
            "I2": [ 2804 ],
            "I3": [ 1387 ],
            "O": [ 2810 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2812 ],
            "I3": [ 2813 ],
            "O": [ 2811 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 2582 ],
            "I2": [ 2814 ],
            "I3": [ 2584 ],
            "O": [ 2812 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 640 ],
            "I2": [ 527 ],
            "I3": [ 2815 ],
            "O": [ 2813 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 705 ],
            "I2": [ 513 ],
            "I3": [ 2816 ],
            "O": [ 2815 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2817 ],
            "E": [ 518 ],
            "Q": [ 2816 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2818 ],
            "I2": [ 1011 ],
            "I3": [ 514 ],
            "O": [ 2817 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2819 ],
            "I2": [ 2809 ],
            "I3": [ 524 ],
            "O": [ 2818 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2816 ],
            "I2": [ 2820 ],
            "I3": [ 524 ],
            "O": [ 2821 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2822 ],
            "E": [ 518 ],
            "Q": [ 2820 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2823 ],
            "I2": [ 1009 ],
            "I3": [ 514 ],
            "O": [ 2822 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2809 ],
            "I2": [ 2792 ],
            "I3": [ 524 ],
            "O": [ 2823 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2820 ],
            "I2": [ 2789 ],
            "I3": [ 524 ],
            "O": [ 2824 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2824 ],
            "I2": [ 1008 ],
            "I3": [ 514 ],
            "O": [ 2825 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2821 ],
            "I2": [ 1010 ],
            "I3": [ 514 ],
            "O": [ 2826 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2826 ],
            "E": [ 518 ],
            "Q": [ 2809 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2825 ],
            "E": [ 518 ],
            "Q": [ 2792 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1405 ],
            "I2": [ 891 ],
            "I3": [ 2593 ],
            "O": [ 2814 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2827 ],
            "I1": [ 2828 ],
            "I2": [ 2829 ],
            "I3": [ 542 ],
            "O": [ 2686 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2830 ],
            "I2": [ 2831 ],
            "I3": [ 542 ],
            "O": [ 2698 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 548 ],
            "I2": [ 2804 ],
            "I3": [ 549 ],
            "O": [ 2830 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2832 ],
            "I3": [ 2833 ],
            "O": [ 2831 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 2582 ],
            "I2": [ 2834 ],
            "I3": [ 2584 ],
            "O": [ 2832 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 644 ],
            "I2": [ 527 ],
            "I3": [ 2835 ],
            "O": [ 2833 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 700 ],
            "I2": [ 513 ],
            "I3": [ 2819 ],
            "O": [ 2835 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1407 ],
            "I2": [ 895 ],
            "I3": [ 2593 ],
            "O": [ 2834 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2836 ],
            "I2": [ 2837 ],
            "I3": [ 542 ],
            "O": [ 2697 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1388 ],
            "I2": [ 2804 ],
            "I3": [ 1399 ],
            "O": [ 2836 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2838 ],
            "I3": [ 2839 ],
            "O": [ 2837 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 2582 ],
            "I2": [ 2840 ],
            "I3": [ 2584 ],
            "O": [ 2838 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2841 ],
            "I2": [ 513 ],
            "I3": [ 2842 ],
            "O": [ 2839 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2843 ],
            "E": [ 518 ],
            "Q": [ 2841 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2844 ],
            "I2": [ 1014 ],
            "I3": [ 514 ],
            "O": [ 2843 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2845 ],
            "I2": [ 2819 ],
            "I3": [ 524 ],
            "O": [ 2844 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2841 ],
            "I2": [ 2816 ],
            "I3": [ 524 ],
            "O": [ 2846 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2846 ],
            "I2": [ 1012 ],
            "I3": [ 514 ],
            "O": [ 2847 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2847 ],
            "E": [ 518 ],
            "Q": [ 2819 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2848 ],
            "I2": [ 2841 ],
            "I3": [ 524 ],
            "O": [ 2849 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2849 ],
            "I2": [ 1015 ],
            "I3": [ 514 ],
            "O": [ 2850 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2850 ],
            "E": [ 518 ],
            "Q": [ 2845 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 652 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 694 ],
            "O": [ 2842 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1429 ],
            "I2": [ 903 ],
            "I3": [ 2593 ],
            "O": [ 2840 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2851 ],
            "I2": [ 2852 ],
            "I3": [ 542 ],
            "O": [ 2696 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1389 ],
            "I2": [ 2804 ],
            "I3": [ 1400 ],
            "O": [ 2851 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2853 ],
            "I3": [ 2854 ],
            "O": [ 2852 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1015 ],
            "I1": [ 2582 ],
            "I2": [ 2855 ],
            "I3": [ 2584 ],
            "O": [ 2853 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2845 ],
            "I2": [ 513 ],
            "I3": [ 2856 ],
            "O": [ 2854 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 656 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 691 ],
            "O": [ 2856 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1451 ],
            "I2": [ 912 ],
            "I3": [ 2593 ],
            "O": [ 2855 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2857 ],
            "I2": [ 2858 ],
            "I3": [ 542 ],
            "O": [ 2695 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1390 ],
            "I2": [ 2804 ],
            "I3": [ 1401 ],
            "O": [ 2857 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2859 ],
            "I3": [ 2860 ],
            "O": [ 2858 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 2582 ],
            "I2": [ 2861 ],
            "I3": [ 2584 ],
            "O": [ 2859 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 527 ],
            "I3": [ 2862 ],
            "O": [ 2860 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 815 ],
            "I2": [ 513 ],
            "I3": [ 2848 ],
            "O": [ 2862 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1457 ],
            "I2": [ 916 ],
            "I3": [ 2593 ],
            "O": [ 2861 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2863 ],
            "I2": [ 2864 ],
            "I3": [ 542 ],
            "O": [ 2694 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 1391 ],
            "I2": [ 2804 ],
            "I3": [ 1402 ],
            "O": [ 2863 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2865 ],
            "I3": [ 2866 ],
            "O": [ 2864 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ 2582 ],
            "I2": [ 2867 ],
            "I3": [ 2584 ],
            "O": [ 2865 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 561 ],
            "I2": [ 527 ],
            "I3": [ 2868 ],
            "O": [ 2866 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 811 ],
            "I2": [ 513 ],
            "I3": [ 2869 ],
            "O": [ 2868 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2870 ],
            "E": [ 518 ],
            "Q": [ 2869 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2871 ],
            "I2": [ 1017 ],
            "I3": [ 514 ],
            "O": [ 2870 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2872 ],
            "I2": [ 2848 ],
            "I3": [ 524 ],
            "O": [ 2871 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2869 ],
            "I2": [ 2845 ],
            "I3": [ 524 ],
            "O": [ 2873 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2873 ],
            "I2": [ 1016 ],
            "I3": [ 514 ],
            "O": [ 2874 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2874 ],
            "E": [ 518 ],
            "Q": [ 2848 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 534 ],
            "I2": [ 2869 ],
            "I3": [ 524 ],
            "O": [ 2875 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2875 ],
            "I2": [ 1018 ],
            "I3": [ 514 ],
            "O": [ 2876 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2876 ],
            "E": [ 518 ],
            "Q": [ 2872 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1459 ],
            "I2": [ 919 ],
            "I3": [ 2593 ],
            "O": [ 2867 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 379 ],
            "I3": [ 2803 ],
            "O": [ 384 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1380 ],
            "I2": [ 2877 ],
            "I3": [ 545 ],
            "O": [ 2878 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 376 ],
            "I3": [ 378 ],
            "O": [ 2803 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1828 ],
            "I3": [ 377 ],
            "O": [ 2804 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2879 ],
            "I1": [ 2880 ],
            "I2": [ 2881 ],
            "I3": [ 542 ],
            "O": [ 2693 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2882 ],
            "I1": [ 2736 ],
            "I2": [ 2883 ],
            "I3": [ 2884 ],
            "O": [ 2692 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 664 ],
            "I2": [ 2885 ],
            "I3": [ 2886 ],
            "O": [ 2691 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 772 ],
            "I2": [ 513 ],
            "I3": [ 519 ],
            "O": [ 2887 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 553 ],
            "I2": [ 552 ],
            "I3": [ 2586 ],
            "O": [ 527 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2736 ],
            "I1": [ 2888 ],
            "I2": [ 542 ],
            "I3": [ 2889 ],
            "O": [ 2885 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2890 ],
            "I1": [ 545 ],
            "I2": [ 2891 ],
            "I3": [ 542 ],
            "O": [ 2886 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1386 ],
            "I1": [ 1387 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2890 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1379 ],
            "I2": [ 384 ],
            "I3": [ 1394 ],
            "O": [ 2891 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 2582 ],
            "I2": [ 2892 ],
            "I3": [ 2584 ],
            "O": [ 2888 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 803 ],
            "I2": [ 513 ],
            "I3": [ 2893 ],
            "O": [ 2889 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2894 ],
            "E": [ 518 ],
            "Q": [ 2893 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 1020 ],
            "I3": [ 514 ],
            "O": [ 2894 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2893 ],
            "I2": [ 2872 ],
            "I3": [ 524 ],
            "O": [ 2895 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2895 ],
            "I2": [ 1019 ],
            "I3": [ 514 ],
            "O": [ 536 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 2893 ],
            "I3": [ 524 ],
            "O": [ 532 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1465 ],
            "I2": [ 928 ],
            "I3": [ 2593 ],
            "O": [ 2892 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2896 ],
            "I1": [ 2736 ],
            "I2": [ 543 ],
            "I3": [ 547 ],
            "O": [ 2690 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2897 ],
            "I1": [ 2736 ],
            "I2": [ 2898 ],
            "I3": [ 2899 ],
            "O": [ 2689 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1377 ],
            "I2": [ 2730 ],
            "I3": [ 2900 ],
            "O": [ 2717 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2901 ],
            "I1": [ 2736 ],
            "I2": [ 2902 ],
            "I3": [ 2903 ],
            "O": [ 2688 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2904 ],
            "I1": [ 2736 ],
            "I2": [ 2905 ],
            "I3": [ 2906 ],
            "O": [ 2687 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2907 ],
            "I3": [ 2908 ],
            "O": [ 2900 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1000 ],
            "I1": [ 2582 ],
            "I2": [ 2909 ],
            "I3": [ 2584 ],
            "O": [ 2907 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2910 ],
            "O": [ 2908 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2911 ],
            "O": [ 2910 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2909 ],
            "I2": [ 672 ],
            "I3": [ 659 ],
            "O": [ 673 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2909 ],
            "I3": [ 659 ],
            "O": [ 677 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1417 ],
            "I2": [ 841 ],
            "I3": [ 2593 ],
            "O": [ 2909 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1378 ],
            "I2": [ 2730 ],
            "I3": [ 2912 ],
            "O": [ 2716 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2913 ],
            "I3": [ 2914 ],
            "O": [ 2912 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 2582 ],
            "I2": [ 2915 ],
            "I3": [ 2584 ],
            "O": [ 2913 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2916 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 2917 ],
            "O": [ 2914 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 775 ],
            "O": [ 2917 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2915 ],
            "I3": [ 659 ],
            "O": [ 680 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1419 ],
            "I2": [ 843 ],
            "I3": [ 2593 ],
            "O": [ 2915 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1387 ],
            "I2": [ 2730 ],
            "I3": [ 2918 ],
            "O": [ 2715 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2919 ],
            "I3": [ 2920 ],
            "O": [ 2918 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 2582 ],
            "I2": [ 2921 ],
            "I3": [ 2584 ],
            "O": [ 2919 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2922 ],
            "O": [ 2920 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 568 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2923 ],
            "O": [ 2922 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2924 ],
            "E": [ 518 ],
            "Q": [ 2911 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2925 ],
            "E": [ 518 ],
            "Q": [ 2923 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2921 ],
            "I3": [ 659 ],
            "O": [ 565 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1421 ],
            "I2": [ 901 ],
            "I3": [ 2593 ],
            "O": [ 2921 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 549 ],
            "I2": [ 2730 ],
            "I3": [ 2926 ],
            "O": [ 2714 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2927 ],
            "I3": [ 2928 ],
            "O": [ 2926 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1022 ],
            "I1": [ 2582 ],
            "I2": [ 2929 ],
            "I3": [ 2584 ],
            "O": [ 2927 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2930 ],
            "O": [ 2928 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2931 ],
            "O": [ 2930 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2929 ],
            "I3": [ 659 ],
            "O": [ 569 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1423 ],
            "I2": [ 955 ],
            "I3": [ 2593 ],
            "O": [ 2929 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1399 ],
            "I2": [ 2730 ],
            "I3": [ 2932 ],
            "O": [ 2713 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2933 ],
            "I3": [ 2934 ],
            "O": [ 2932 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 2582 ],
            "I2": [ 2935 ],
            "I3": [ 2584 ],
            "O": [ 2933 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2936 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 2937 ],
            "O": [ 2934 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2938 ],
            "E": [ 518 ],
            "Q": [ 2936 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2939 ],
            "I2": [ 1026 ],
            "I3": [ 514 ],
            "O": [ 2938 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2936 ],
            "I2": [ 2923 ],
            "I3": [ 524 ],
            "O": [ 2940 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2940 ],
            "I2": [ 1022 ],
            "I3": [ 514 ],
            "O": [ 2941 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2941 ],
            "E": [ 518 ],
            "Q": [ 2931 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2942 ],
            "E": [ 518 ],
            "Q": [ 2916 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2943 ],
            "I2": [ 1002 ],
            "I3": [ 514 ],
            "O": [ 2942 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2923 ],
            "I2": [ 2911 ],
            "I3": [ 524 ],
            "O": [ 2943 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2931 ],
            "I2": [ 2916 ],
            "I3": [ 524 ],
            "O": [ 2944 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2944 ],
            "I2": [ 1013 ],
            "I3": [ 514 ],
            "O": [ 2925 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 2911 ],
            "I2": [ 2916 ],
            "I3": [ 524 ],
            "O": [ 2945 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2945 ],
            "I2": [ 1000 ],
            "I3": [ 514 ],
            "O": [ 2924 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2766 ],
            "I2": [ 2936 ],
            "I3": [ 524 ],
            "O": [ 2946 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2946 ],
            "I2": [ 1027 ],
            "I3": [ 514 ],
            "O": [ 2947 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 765 ],
            "O": [ 2937 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2935 ],
            "I3": [ 659 ],
            "O": [ 573 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 970 ],
            "I3": [ 2593 ],
            "O": [ 2935 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1400 ],
            "I2": [ 2730 ],
            "I3": [ 2948 ],
            "O": [ 2712 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2949 ],
            "I3": [ 2950 ],
            "O": [ 2948 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 2582 ],
            "I2": [ 2951 ],
            "I3": [ 2584 ],
            "O": [ 2949 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2952 ],
            "O": [ 2950 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 580 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2953 ],
            "O": [ 2952 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2947 ],
            "E": [ 518 ],
            "Q": [ 2953 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2953 ],
            "I2": [ 2931 ],
            "I3": [ 524 ],
            "O": [ 2939 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2741 ],
            "I2": [ 2953 ],
            "I3": [ 524 ],
            "O": [ 2954 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2954 ],
            "I2": [ 1028 ],
            "I3": [ 514 ],
            "O": [ 2955 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2955 ],
            "E": [ 518 ],
            "Q": [ 2766 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2956 ],
            "E": [ 518 ],
            "Q": [ 2747 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2957 ],
            "I2": [ 1030 ],
            "I3": [ 514 ],
            "O": [ 2956 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2753 ],
            "I2": [ 2741 ],
            "I3": [ 524 ],
            "O": [ 2957 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2951 ],
            "I3": [ 659 ],
            "O": [ 577 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1427 ],
            "I2": [ 974 ],
            "I3": [ 2593 ],
            "O": [ 2951 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1401 ],
            "I2": [ 2730 ],
            "I3": [ 2958 ],
            "O": [ 2711 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2959 ],
            "I3": [ 2960 ],
            "O": [ 2958 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 2582 ],
            "I2": [ 2961 ],
            "I3": [ 2584 ],
            "O": [ 2959 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 528 ],
            "I2": [ 542 ],
            "I3": [ 2962 ],
            "O": [ 2960 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2766 ],
            "O": [ 2962 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2961 ],
            "I3": [ 659 ],
            "O": [ 581 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2963 ],
            "I3": [ 659 ],
            "O": [ 625 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2964 ],
            "I3": [ 659 ],
            "O": [ 629 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2965 ],
            "I3": [ 659 ],
            "O": [ 645 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 2582 ],
            "I2": [ 2965 ],
            "I3": [ 2584 ],
            "O": [ 2882 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2966 ],
            "I1": [ 545 ],
            "I2": [ 2967 ],
            "I3": [ 542 ],
            "O": [ 2884 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 648 ],
            "I1": [ 527 ],
            "I2": [ 542 ],
            "I3": [ 538 ],
            "O": [ 2883 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 1378 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2966 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1404 ],
            "I2": [ 384 ],
            "I3": [ 1393 ],
            "O": [ 2967 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1463 ],
            "I2": [ 925 ],
            "I3": [ 2593 ],
            "O": [ 2965 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2892 ],
            "I3": [ 659 ],
            "O": [ 661 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2968 ],
            "I3": [ 659 ],
            "O": [ 665 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2968 ],
            "I1": [ 1805 ],
            "I2": [ 514 ],
            "I3": [ 2969 ],
            "O": [ 2970 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_I0_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2970 ],
            "E": [ 518 ],
            "Q": [ 1805 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 2582 ],
            "I2": [ 2968 ],
            "I3": [ 2584 ],
            "O": [ 2896 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1467 ],
            "I2": [ 932 ],
            "I3": [ 2593 ],
            "O": [ 2968 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2971 ],
            "I3": [ 659 ],
            "O": [ 668 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2971 ],
            "I1": [ 1804 ],
            "I2": [ 514 ],
            "I3": [ 2972 ],
            "O": [ 2973 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2973 ],
            "E": [ 518 ],
            "Q": [ 1804 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 2582 ],
            "I2": [ 2971 ],
            "I3": [ 2584 ],
            "O": [ 2897 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 384 ],
            "I2": [ 2878 ],
            "I3": [ 542 ],
            "O": [ 2899 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 671 ],
            "I1": [ 527 ],
            "I2": [ 542 ],
            "I3": [ 2887 ],
            "O": [ 2898 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 2736 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 939 ],
            "I3": [ 2593 ],
            "O": [ 2971 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2974 ],
            "I3": [ 659 ],
            "O": [ 562 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2974 ],
            "I1": [ 1803 ],
            "I2": [ 514 ],
            "I3": [ 2975 ],
            "O": [ 2976 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2972 ],
            "CO": [ 2969 ],
            "I0": [ 1804 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2975 ],
            "CO": [ 2972 ],
            "I0": [ 1803 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1800 ],
            "CO": [ 2975 ],
            "I0": [ 1802 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2976 ],
            "E": [ 518 ],
            "Q": [ 1803 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1021 ],
            "I1": [ 2582 ],
            "I2": [ 2974 ],
            "I3": [ 2584 ],
            "O": [ 2901 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 522 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 530 ],
            "O": [ 2902 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2977 ],
            "I1": [ 545 ],
            "I2": [ 2978 ],
            "I3": [ 542 ],
            "O": [ 2903 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1400 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2977 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1381 ],
            "I2": [ 384 ],
            "I3": [ 1396 ],
            "O": [ 2978 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1411 ],
            "I2": [ 946 ],
            "I3": [ 2593 ],
            "O": [ 2974 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2979 ],
            "I3": [ 659 ],
            "O": [ 609 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2979 ],
            "I1": [ 1802 ],
            "I2": [ 514 ],
            "I3": [ 1800 ],
            "O": [ 2980 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2980 ],
            "E": [ 518 ],
            "Q": [ 1802 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1023 ],
            "I1": [ 2582 ],
            "I2": [ 2979 ],
            "I3": [ 2584 ],
            "O": [ 2904 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2981 ],
            "I1": [ 513 ],
            "I2": [ 542 ],
            "I3": [ 2982 ],
            "O": [ 2905 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2983 ],
            "I1": [ 545 ],
            "I2": [ 2984 ],
            "I3": [ 542 ],
            "O": [ 2906 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1390 ],
            "I1": [ 1401 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2983 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1382 ],
            "I2": [ 384 ],
            "I3": [ 1397 ],
            "O": [ 2984 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 957 ],
            "I3": [ 2593 ],
            "O": [ 2979 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2985 ],
            "I3": [ 659 ],
            "O": [ 657 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1800 ],
            "I2": [ 2985 ],
            "I3": [ 514 ],
            "O": [ 2986 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1025 ],
            "I1": [ 2582 ],
            "I2": [ 2985 ],
            "I3": [ 2584 ],
            "O": [ 2987 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2988 ],
            "I1": [ 2987 ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 2828 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2989 ],
            "I2": [ 545 ],
            "I3": [ 2990 ],
            "O": [ 2829 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 685 ],
            "I2": [ 513 ],
            "I3": [ 2991 ],
            "O": [ 2827 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2992 ],
            "E": [ 518 ],
            "Q": [ 2991 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 2981 ],
            "I2": [ 1025 ],
            "I3": [ 514 ],
            "O": [ 2992 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2991 ],
            "I2": [ 522 ],
            "I3": [ 524 ],
            "O": [ 2993 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2993 ],
            "I2": [ 1023 ],
            "I3": [ 514 ],
            "O": [ 2994 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2994 ],
            "E": [ 518 ],
            "Q": [ 2981 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2981 ],
            "I2": [ 519 ],
            "I3": [ 524 ],
            "O": [ 2995 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2995 ],
            "I2": [ 1021 ],
            "I3": [ 514 ],
            "O": [ 525 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 612 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 688 ],
            "O": [ 2982 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1391 ],
            "I1": [ 1402 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2989 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1383 ],
            "I2": [ 384 ],
            "I3": [ 1398 ],
            "O": [ 2990 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 676 ],
            "I2": [ 660 ],
            "I3": [ 2586 ],
            "O": [ 2988 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_DFFER_D": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2986 ],
            "E": [ 518 ],
            "Q": [ 1800 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 963 ],
            "I2": [ 1415 ],
            "I3": [ 2593 ],
            "O": [ 2985 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 2582 ],
            "I2": [ 2964 ],
            "I3": [ 2584 ],
            "O": [ 2996 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2996 ],
            "I1": [ 709 ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 2733 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 2820 ],
            "I2": [ 632 ],
            "I3": [ 527 ],
            "O": [ 2732 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1384 ],
            "I1": [ 378 ],
            "I2": [ 2800 ],
            "I3": [ 2997 ],
            "O": [ 2734 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1453 ],
            "I2": [ 883 ],
            "I3": [ 2593 ],
            "O": [ 2964 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2807 ],
            "I3": [ 659 ],
            "O": [ 633 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2814 ],
            "I3": [ 659 ],
            "O": [ 637 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2834 ],
            "I3": [ 659 ],
            "O": [ 641 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2840 ],
            "I3": [ 659 ],
            "O": [ 649 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2855 ],
            "I3": [ 659 ],
            "O": [ 653 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2861 ],
            "I3": [ 659 ],
            "O": [ 554 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2867 ],
            "I3": [ 659 ],
            "O": [ 558 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2998 ],
            "I3": [ 659 ],
            "O": [ 601 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 2582 ],
            "I2": [ 2998 ],
            "I3": [ 2584 ],
            "O": [ 2999 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 2999 ],
            "I3": [ 3000 ],
            "O": [ 2881 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 2803 ],
            "I2": [ 2804 ],
            "I3": [ 1403 ],
            "O": [ 2880 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3001 ],
            "I3": [ 545 ],
            "O": [ 2879 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3001 ],
            "I3": [ 797 ],
            "O": [ 2800 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1384 ],
            "I1": [ 1377 ],
            "I2": [ 377 ],
            "I3": [ 1828 ],
            "O": [ 2997 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 1403 ],
            "I2": [ 379 ],
            "I3": [ 3002 ],
            "O": [ 3001 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1384 ],
            "I1": [ 1377 ],
            "I2": [ 379 ],
            "I3": [ 377 ],
            "O": [ 3002 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 808 ],
            "I2": [ 528 ],
            "I3": [ 3003 ],
            "O": [ 3000 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 604 ],
            "I1": [ 527 ],
            "I2": [ 513 ],
            "I3": [ 2872 ],
            "O": [ 3003 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1461 ],
            "I2": [ 922 ],
            "I3": [ 2593 ],
            "O": [ 2998 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 2582 ],
            "I2": [ 2963 ],
            "I3": [ 2584 ],
            "O": [ 3004 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3004 ],
            "I1": [ 711 ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 3005 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 542 ],
            "I2": [ 3006 ],
            "I3": [ 3005 ],
            "O": [ 2731 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 2997 ],
            "I2": [ 2800 ],
            "I3": [ 542 ],
            "O": [ 2730 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 2792 ],
            "I2": [ 628 ],
            "I3": [ 527 ],
            "O": [ 3006 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 877 ],
            "I3": [ 2593 ],
            "O": [ 2963 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1431 ],
            "I2": [ 978 ],
            "I3": [ 2593 ],
            "O": [ 2961 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2679 ],
            "O": [ 2685 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3007 ],
            "E": [ 3008 ],
            "Q": [ 3009 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 850 ],
            "I2": [ 1817 ],
            "I3": [ 3007 ],
            "O": [ 1473 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3010 ],
            "E": [ 3011 ],
            "Q": [ 1820 ],
            "S": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_DFFES_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 821 ],
            "O": [ 3010 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_DFFES_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1817 ],
            "I3": [ 850 ],
            "O": [ 3011 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1796 ],
            "I2": [ 2588 ],
            "I3": [ 1798 ],
            "O": [ 3007 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1806 ],
            "I3": [ 263 ],
            "O": [ 2588 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 3012 ],
            "I2": [ 3013 ],
            "I3": [ 3007 ],
            "O": [ 3008 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 2588 ],
            "I2": [ 733 ],
            "I3": [ 1798 ],
            "O": [ 3013 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 743 ],
            "I2": [ 723 ],
            "I3": [ 744 ],
            "O": [ 3012 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 950 ],
            "I3": [ 943 ],
            "O": [ 746 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 743 ],
            "I3": [ 744 ],
            "O": [ 1505 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 789 ],
            "I3": [ 790 ],
            "O": [ 733 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 3009 ],
            "I2": [ 1482 ],
            "I3": [ 1486 ],
            "O": [ 3014 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2575 ],
            "I2": [ 2574 ],
            "I3": [ 372 ],
            "O": [ 1486 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1370 ],
            "I2": [ 1368 ],
            "I3": [ 372 ],
            "O": [ 1482 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3014 ],
            "I1": [ 821 ],
            "I2": [ 1835 ],
            "I3": [ 1809 ],
            "O": [ 1815 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 821 ],
            "I3": [ 3014 ],
            "O": [ 1811 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1798 ],
            "I1": [ 1806 ],
            "I2": [ 263 ],
            "I3": [ 1796 ],
            "O": [ 1809 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1504 ],
            "I1": [ 3015 ],
            "I2": [ 3016 ],
            "I3": [ 1493 ],
            "O": [ 1835 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 731 ],
            "I2": [ 742 ],
            "I3": [ 950 ],
            "O": [ 1493 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 2588 ],
            "I2": [ 1796 ],
            "I3": [ 1798 ],
            "O": [ 1504 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3015 ],
            "I1": [ 3017 ],
            "I2": [ 3018 ],
            "I3": [ 3019 ],
            "O": [ 2721 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 798 ],
            "I1": [ 728 ],
            "I2": [ 1505 ],
            "I3": [ 739 ],
            "O": [ 3018 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 743 ],
            "I2": [ 737 ],
            "I3": [ 744 ],
            "O": [ 3019 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2723 ],
            "I3": [ 998 ],
            "O": [ 1813 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 3020 ],
            "I3": [ 545 ],
            "O": [ 2722 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 831 ],
            "I3": [ 835 ],
            "O": [ 2723 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2595 ],
            "I1": [ 3021 ],
            "I2": [ 3022 ],
            "I3": [ 994 ],
            "O": [ 3023 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 3021 ],
            "I2": [ 831 ],
            "I3": [ 937 ],
            "O": [ 3024 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 376 ],
            "I2": [ 524 ],
            "I3": [ 3024 ],
            "O": [ 3025 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 937 ],
            "I2": [ 831 ],
            "I3": [ 3021 ],
            "O": [ 1840 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1830 ],
            "I1": [ 1828 ],
            "I2": [ 1839 ],
            "I3": [ 998 ],
            "O": [ 1812 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 910 ],
            "I3": [ 2595 ],
            "O": [ 1839 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 837 ],
            "I2": [ 839 ],
            "I3": [ 3026 ],
            "O": [ 3021 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 833 ],
            "I2": [ 831 ],
            "I3": [ 835 ],
            "O": [ 3026 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 3022 ],
            "I2": [ 2595 ],
            "I3": [ 3027 ],
            "O": [ 3028 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 378 ],
            "I3": [ 524 ],
            "O": [ 3027 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 378 ],
            "I2": [ 909 ],
            "I3": [ 3028 ],
            "O": [ 3029 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 826 ],
            "I2": [ 3029 ],
            "I3": [ 3025 ],
            "O": [ 3030 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 1829 ],
            "I2": [ 3031 ],
            "I3": [ 3030 ],
            "O": [ 1791 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3032 ],
            "Q": [ 1792 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1484 ],
            "I3": [ 1793 ],
            "O": [ 3032 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1506 ],
            "I2": [ 1483 ],
            "I3": [ 1792 ],
            "O": [ 3033 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3033 ],
            "I1": [ 3034 ],
            "I2": [ 2210 ],
            "I3": [ 2515 ],
            "O": [ 3035 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2506 ],
            "I1": [ 3035 ],
            "I2": [ 2208 ],
            "I3": [ 2207 ],
            "O": [ 2137 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2211 ],
            "I3": [ 1487 ],
            "O": [ 3034 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2579 ],
            "I1": [ 2580 ],
            "I2": [ 545 ],
            "I3": [ 2724 ],
            "O": [ 1790 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3036 ],
            "I1": [ 3037 ],
            "I2": [ 3023 ],
            "I3": [ 1829 ],
            "O": [ 3031 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 998 ],
            "I3": [ 1829 ],
            "O": [ 1830 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 998 ],
            "I2": [ 848 ],
            "I3": [ 995 ],
            "O": [ 1833 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 378 ],
            "I3": [ 376 ],
            "O": [ 1828 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 837 ],
            "I2": [ 839 ],
            "I3": [ 835 ],
            "O": [ 1829 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2723 ],
            "I2": [ 3022 ],
            "I3": [ 998 ],
            "O": [ 1808 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1840 ],
            "I3": [ 998 ],
            "O": [ 1807 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3026 ],
            "I2": [ 837 ],
            "I3": [ 839 ],
            "O": [ 3022 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 524 ],
            "I2": [ 742 ],
            "I3": [ 3038 ],
            "O": [ 3037 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 1828 ],
            "I2": [ 3039 ],
            "I3": [ 833 ],
            "O": [ 3036 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 796 ],
            "I3": [ 797 ],
            "O": [ 3039 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 730 ],
            "I2": [ 733 ],
            "I3": [ 1505 ],
            "O": [ 3038 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 837 ],
            "I2": [ 839 ],
            "I3": [ 833 ],
            "O": [ 994 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1828 ],
            "I3": [ 3020 ],
            "O": [ 2725 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 696 ],
            "I1": [ 3040 ],
            "I2": [ 817 ],
            "I3": [ 3041 ],
            "O": [ 2727 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 791 ],
            "I2": [ 788 ],
            "I3": [ 785 ],
            "O": [ 778 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1058 ],
            "I2": [ 881 ],
            "I3": [ 3042 ],
            "O": [ 3020 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 875 ],
            "I2": [ 869 ],
            "I3": [ 861 ],
            "O": [ 3042 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 741 ],
            "I3": [ 3015 ],
            "O": [ 3043 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 3043 ],
            "I3": [ 798 ],
            "O": [ 2111 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 950 ],
            "I3": [ 943 ],
            "O": [ 798 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3040 ],
            "I3": [ 2111 ],
            "O": [ 819 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 740 ],
            "I2": [ 728 ],
            "I3": [ 726 ],
            "O": [ 3044 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 733 ],
            "I2": [ 794 ],
            "I3": [ 731 ],
            "O": [ 3045 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 943 ],
            "I3": [ 950 ],
            "O": [ 740 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 743 ],
            "I3": [ 744 ],
            "O": [ 3015 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 746 ],
            "I3": [ 3016 ],
            "O": [ 3017 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3046 ],
            "I2": [ 746 ],
            "I3": [ 3016 ],
            "O": [ 721 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 721 ],
            "I3": [ 806 ],
            "O": [ 817 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 728 ],
            "I2": [ 3046 ],
            "I3": [ 3047 ],
            "O": [ 3041 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 786 ],
            "I3": [ 798 ],
            "O": [ 3040 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 799 ],
            "I2": [ 3046 ],
            "I3": [ 735 ],
            "O": [ 696 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3048 ],
            "I2": [ 788 ],
            "I3": [ 721 ],
            "O": [ 3049 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1608 ],
            "I2": [ 738 ],
            "I3": [ 3049 ],
            "O": [ 2244 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 798 ],
            "I2": [ 3050 ],
            "I3": [ 3051 ],
            "O": [ 806 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 3050 ],
            "I2": [ 733 ],
            "I3": [ 731 ],
            "O": [ 3046 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 786 ],
            "I2": [ 799 ],
            "I3": [ 739 ],
            "O": [ 3047 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 740 ],
            "O": [ 725 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 723 ],
            "I3": [ 746 ],
            "O": [ 728 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 743 ],
            "I3": [ 744 ],
            "O": [ 3050 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 731 ],
            "I2": [ 730 ],
            "I3": [ 790 ],
            "O": [ 3051 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 746 ],
            "I3": [ 734 ],
            "O": [ 799 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 730 ],
            "I2": [ 731 ],
            "I3": [ 733 ],
            "O": [ 739 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3017 ],
            "I3": [ 3043 ],
            "O": [ 2161 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2161 ],
            "I2": [ 3052 ],
            "I3": [ 3053 ],
            "O": [ 2728 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 792 ],
            "I3": [ 795 ],
            "O": [ 770 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 732 ],
            "I3": [ 798 ],
            "O": [ 702 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 738 ],
            "I3": [ 736 ],
            "O": [ 776 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 3052 ],
            "I3": [ 255 ],
            "O": [ 1616 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2161 ],
            "I3": [ 3047 ],
            "O": [ 818 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2111 ],
            "I2": [ 3045 ],
            "I3": [ 3044 ],
            "O": [ 3053 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 728 ],
            "I3": [ 745 ],
            "O": [ 3052 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 735 ],
            "I3": [ 734 ],
            "O": [ 3016 ]
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3009 ],
            "O": [ 2577 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3054 ],
            "I1": [ 3055 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3056 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3057 ],
            "I1": [ 3058 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3059 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3060 ],
            "I1": [ 3061 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3062 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3063 ],
            "I1": [ 3064 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3065 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3066 ],
            "I1": [ 3067 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3068 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3069 ],
            "I1": [ 3070 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3071 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3072 ],
            "I1": [ 3073 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3074 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3075 ],
            "I1": [ 3076 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3077 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3078 ],
            "I1": [ 3079 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3080 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3081 ],
            "I1": [ 3082 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3083 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3084 ],
            "I1": [ 3085 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3086 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3087 ],
            "I1": [ 3088 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3089 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3090 ],
            "I1": [ 3091 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3092 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3093 ],
            "I1": [ 3094 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3095 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3096 ],
            "I1": [ 3097 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3098 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3099 ],
            "I1": [ 3100 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3101 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3102 ],
            "I1": [ 3103 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3104 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3105 ],
            "I1": [ 3106 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3107 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3108 ],
            "I1": [ 3109 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3110 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3111 ],
            "I1": [ 3112 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3113 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3114 ],
            "I1": [ 3115 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3116 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3117 ],
            "I1": [ 8 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3118 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3119 ],
            "I1": [ 7 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3120 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3121 ],
            "I1": [ 3122 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3123 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3124 ],
            "I1": [ 6 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3125 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3126 ],
            "I1": [ 5 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3127 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3128 ],
            "I1": [ 3129 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3130 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3131 ],
            "I1": [ 3132 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3133 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3134 ],
            "I1": [ 3135 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3136 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3137 ],
            "I1": [ 3138 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3139 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3140 ],
            "I1": [ 3141 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3142 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3143 ],
            "I1": [ 3144 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3145 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 3146 ],
            "I3": [ 378 ],
            "O": [ 3147 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 3148 ],
            "I3": [ 378 ],
            "O": [ 3149 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1406 ],
            "I2": [ 1466 ],
            "I3": [ 545 ],
            "O": [ 3150 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1408 ],
            "I2": [ 1468 ],
            "I3": [ 545 ],
            "O": [ 3151 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1430 ],
            "I2": [ 1410 ],
            "I3": [ 545 ],
            "O": [ 3152 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 1412 ],
            "I3": [ 545 ],
            "O": [ 3153 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1458 ],
            "I2": [ 1414 ],
            "I3": [ 545 ],
            "O": [ 3154 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1460 ],
            "I2": [ 1416 ],
            "I3": [ 545 ],
            "O": [ 3155 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1462 ],
            "I2": [ 1436 ],
            "I3": [ 378 ],
            "O": [ 3156 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1464 ],
            "I2": [ 1438 ],
            "I3": [ 378 ],
            "O": [ 3157 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1466 ],
            "I2": [ 1440 ],
            "I3": [ 378 ],
            "O": [ 3158 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1468 ],
            "I2": [ 1442 ],
            "I3": [ 378 ],
            "O": [ 3159 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 3150 ],
            "I3": [ 378 ],
            "O": [ 3160 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1410 ],
            "I2": [ 1444 ],
            "I3": [ 378 ],
            "O": [ 3161 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1412 ],
            "I2": [ 1446 ],
            "I3": [ 378 ],
            "O": [ 3162 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1414 ],
            "I2": [ 1448 ],
            "I3": [ 378 ],
            "O": [ 3163 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1416 ],
            "I2": [ 1450 ],
            "I3": [ 378 ],
            "O": [ 3164 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1424 ],
            "I2": [ 3151 ],
            "I3": [ 378 ],
            "O": [ 3165 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1426 ],
            "I2": [ 3152 ],
            "I3": [ 378 ],
            "O": [ 3166 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1428 ],
            "I2": [ 3153 ],
            "I3": [ 378 ],
            "O": [ 3167 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1432 ],
            "I2": [ 3154 ],
            "I3": [ 378 ],
            "O": [ 3168 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1434 ],
            "I2": [ 3155 ],
            "I3": [ 378 ],
            "O": [ 3169 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1454 ],
            "I2": [ 1462 ],
            "I3": [ 545 ],
            "O": [ 3146 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1456 ],
            "I2": [ 1464 ],
            "I3": [ 545 ],
            "O": [ 3148 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1388 ],
            "I1": [ 1399 ],
            "I2": [ 377 ],
            "I3": [ 379 ],
            "O": [ 2877 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_9_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 378 ],
            "I3": [ 376 ],
            "O": [ 545 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_9_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 376 ],
            "I2": [ 378 ],
            "I3": [ 377 ],
            "O": [ 390 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3147 ],
            "E": [ 3170 ],
            "Q": [ 3054 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3149 ],
            "E": [ 3170 ],
            "Q": [ 3057 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3158 ],
            "E": [ 3170 ],
            "Q": [ 3060 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3159 ],
            "E": [ 3170 ],
            "Q": [ 3063 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3161 ],
            "E": [ 3170 ],
            "Q": [ 3066 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3162 ],
            "E": [ 3170 ],
            "Q": [ 3069 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3163 ],
            "E": [ 3170 ],
            "Q": [ 3072 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3164 ],
            "E": [ 3170 ],
            "Q": [ 3075 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3146 ],
            "E": [ 3170 ],
            "Q": [ 3078 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3148 ],
            "E": [ 3170 ],
            "Q": [ 3081 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3150 ],
            "E": [ 3170 ],
            "Q": [ 3084 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3151 ],
            "E": [ 3170 ],
            "Q": [ 3087 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3160 ],
            "E": [ 3170 ],
            "Q": [ 3090 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3152 ],
            "E": [ 3170 ],
            "Q": [ 3093 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3153 ],
            "E": [ 3170 ],
            "Q": [ 3096 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3154 ],
            "E": [ 3170 ],
            "Q": [ 3099 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3155 ],
            "E": [ 3170 ],
            "Q": [ 3102 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1462 ],
            "E": [ 3170 ],
            "Q": [ 3105 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1464 ],
            "E": [ 3170 ],
            "Q": [ 3108 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1466 ],
            "E": [ 3170 ],
            "Q": [ 3111 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1468 ],
            "E": [ 3170 ],
            "Q": [ 3114 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1410 ],
            "E": [ 3170 ],
            "Q": [ 3117 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1412 ],
            "E": [ 3170 ],
            "Q": [ 3119 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3165 ],
            "E": [ 3170 ],
            "Q": [ 3121 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1414 ],
            "E": [ 3170 ],
            "Q": [ 3124 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1416 ],
            "E": [ 3170 ],
            "Q": [ 3126 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3166 ],
            "E": [ 3170 ],
            "Q": [ 3128 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3167 ],
            "E": [ 3170 ],
            "Q": [ 3131 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3168 ],
            "E": [ 3170 ],
            "Q": [ 3134 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3169 ],
            "E": [ 3170 ],
            "Q": [ 3137 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3156 ],
            "E": [ 3170 ],
            "Q": [ 3140 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3157 ],
            "E": [ 3170 ],
            "Q": [ 3143 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3147 ],
            "E": [ 3171 ],
            "Q": [ 3055 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3149 ],
            "E": [ 3171 ],
            "Q": [ 3058 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3158 ],
            "E": [ 3171 ],
            "Q": [ 3061 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3159 ],
            "E": [ 3171 ],
            "Q": [ 3064 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3161 ],
            "E": [ 3171 ],
            "Q": [ 3067 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3162 ],
            "E": [ 3171 ],
            "Q": [ 3070 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3163 ],
            "E": [ 3171 ],
            "Q": [ 3073 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3164 ],
            "E": [ 3171 ],
            "Q": [ 3076 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3146 ],
            "E": [ 3171 ],
            "Q": [ 3079 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3148 ],
            "E": [ 3171 ],
            "Q": [ 3082 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3150 ],
            "E": [ 3171 ],
            "Q": [ 3085 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3151 ],
            "E": [ 3171 ],
            "Q": [ 3088 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3160 ],
            "E": [ 3171 ],
            "Q": [ 3091 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3152 ],
            "E": [ 3171 ],
            "Q": [ 3094 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3153 ],
            "E": [ 3171 ],
            "Q": [ 3097 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3154 ],
            "E": [ 3171 ],
            "Q": [ 3100 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3155 ],
            "E": [ 3171 ],
            "Q": [ 3103 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1462 ],
            "E": [ 3171 ],
            "Q": [ 3106 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1464 ],
            "E": [ 3171 ],
            "Q": [ 3109 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1466 ],
            "E": [ 3171 ],
            "Q": [ 3112 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1468 ],
            "E": [ 3171 ],
            "Q": [ 3115 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1410 ],
            "E": [ 3171 ],
            "Q": [ 8 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1412 ],
            "E": [ 3171 ],
            "Q": [ 7 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3165 ],
            "E": [ 3171 ],
            "Q": [ 3122 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1414 ],
            "E": [ 3171 ],
            "Q": [ 6 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1416 ],
            "E": [ 3171 ],
            "Q": [ 5 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3166 ],
            "E": [ 3171 ],
            "Q": [ 3129 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3167 ],
            "E": [ 3171 ],
            "Q": [ 3132 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3168 ],
            "E": [ 3171 ],
            "Q": [ 3135 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3169 ],
            "E": [ 3171 ],
            "Q": [ 3138 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3156 ],
            "E": [ 3171 ],
            "Q": [ 3141 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3157 ],
            "E": [ 3171 ],
            "Q": [ 3144 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3127 ],
            "Q": [ 1142 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3125 ],
            "Q": [ 1113 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3098 ],
            "Q": [ 1213 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3095 ],
            "Q": [ 1196 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3089 ],
            "Q": [ 1187 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3086 ],
            "Q": [ 1283 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3083 ],
            "Q": [ 1276 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3080 ],
            "Q": [ 1269 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3077 ],
            "Q": [ 1261 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3074 ],
            "Q": [ 1253 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3071 ],
            "Q": [ 1246 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3068 ],
            "Q": [ 1301 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3120 ],
            "Q": [ 1132 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3065 ],
            "Q": [ 1179 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3062 ],
            "Q": [ 1332 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3145 ],
            "Q": [ 1171 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3142 ],
            "Q": [ 1324 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3139 ],
            "Q": [ 1162 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3136 ],
            "Q": [ 1316 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3133 ],
            "Q": [ 1308 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3130 ],
            "Q": [ 1294 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3123 ],
            "Q": [ 1286 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3092 ],
            "Q": [ 1201 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3118 ],
            "Q": [ 1121 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3059 ],
            "Q": [ 1363 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3056 ],
            "Q": [ 1153 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3116 ],
            "Q": [ 1358 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3113 ],
            "Q": [ 1349 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3110 ],
            "Q": [ 1238 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3107 ],
            "Q": [ 1230 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3104 ],
            "Q": [ 1340 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3101 ],
            "Q": [ 1222 ],
            "R": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:650_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3173 ],
            "Q": [ 3174 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:650_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 300 ],
            "I3": [ 3175 ],
            "O": [ 3173 ]
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:650_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3176 ],
            "I1": [ 3174 ],
            "I2": [ 3177 ],
            "I3": [ 3178 ],
            "O": [ 3179 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3180 ],
            "RDATA": [ 3181, 1146, 3182, 3183, 3184, 1106, 3185, 3186, 3187, 1136, 3188, 3189, 3190, 1125, 3191, 3192 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3193 ],
            "WDATA": [ "x", 1416, "x", "x", "x", 1414, "x", "x", "x", 1412, "x", "x", "x", 1410, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 385 ],
            "I3": [ 396 ],
            "O": [ 3180 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 385 ],
            "O": [ 3193 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3180 ],
            "RDATA": [ 3194, 1352, 3195, 3196, 3197, 1347, 3198, 3199, 3200, 1236, 3201, 3202, 3203, 1224, 3204, 3205 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3193 ],
            "WDATA": [ "x", 1468, "x", "x", "x", 1466, "x", "x", "x", 1464, "x", "x", "x", 1462, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3206 ],
            "RDATA": [ 3207, 1338, 3208, 3209, 3210, 1220, 3211, 3212, 3213, 1211, 3214, 3215, 3216, 1194, 3217, 3218 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3219 ],
            "WDATA": [ "x", 3155, "x", "x", "x", 3154, "x", "x", "x", 3153, "x", "x", "x", 3152, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 383 ],
            "I3": [ 396 ],
            "O": [ 3206 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 383 ],
            "O": [ 3219 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3206 ],
            "RDATA": [ 3220, 1181, 3221, 3222, 3223, 1281, 3224, 3225, 3226, 1274, 3227, 3228, 3229, 1267, 3230, 3231 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3219 ],
            "WDATA": [ "x", 3151, "x", "x", "x", 3150, "x", "x", "x", 3148, "x", "x", "x", 3146, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3232 ],
            "RDATA": [ 3233, 1259, 3234, 3235, 3236, 1251, 3237, 3238, 3239, 1244, 3240, 3241, 3242, 1304, 3243, 3244 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3245 ],
            "WDATA": [ "x", 3164, "x", "x", "x", 3163, "x", "x", "x", 3162, "x", "x", "x", 3161, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 396 ],
            "O": [ 3232 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 391 ],
            "O": [ 3245 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3232 ],
            "RDATA": [ 3246, 1173, 3247, 3248, 3249, 1330, 3250, 3251, 3252, 1165, 3253, 3254, 3255, 1322, 3256, 3257 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3245 ],
            "WDATA": [ "x", 3159, "x", "x", "x", 3158, "x", "x", "x", 3157, "x", "x", "x", 3156, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3258 ],
            "RDATA": [ 3259, 1156, 3260, 3261, 3262, 1314, 3263, 3264, 3265, 1306, 3266, 3267, 3268, 1297, 3269, 3270 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3271 ],
            "WDATA": [ "x", 3169, "x", "x", "x", 3168, "x", "x", "x", 3167, "x", "x", "x", 3166, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 387 ],
            "I3": [ 396 ],
            "O": [ 3258 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 387 ],
            "O": [ 3271 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3258 ],
            "RDATA": [ 3272, 1284, 3273, 3274, 3275, 1199, 3276, 3277, 3278, 1361, 3279, 3280, 3281, 1147, 3282, 3283 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3271 ],
            "WDATA": [ "x", 3165, "x", "x", "x", 3160, "x", "x", "x", 3149, "x", "x", "x", 3147, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.rden_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3284 ],
            "Q": [ 1107 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.rden_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 396 ],
            "O": [ 3284 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst:584_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3285 ],
            "Q": [ 3178 ]
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst:584_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 396 ],
            "O": [ 3285 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3286 ],
            "RDATA": [ 3287, 1145, 3288, 3289, 3290, 1111, 3291, 3292, 3293, 1135, 3294, 3295, 3296, 1126, 3297, 3298 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3299 ],
            "WDATA": [ "x", 1416, "x", "x", "x", 1414, "x", "x", "x", 1412, "x", "x", "x", 1410, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 385 ],
            "I3": [ 395 ],
            "O": [ 3286 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 385 ],
            "O": [ 3299 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3286 ],
            "RDATA": [ 3300, 1356, 3301, 3302, 3303, 1343, 3304, 3305, 3306, 1232, 3307, 3308, 3309, 1228, 3310, 3311 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3299 ],
            "WDATA": [ "x", 1468, "x", "x", "x", 1466, "x", "x", "x", 1464, "x", "x", "x", 1462, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3312 ],
            "RDATA": [ 3313, 1334, 3314, 3315, 3316, 1216, 3317, 3318, 3319, 1207, 3320, 3321, 3322, 1190, 3323, 3324 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3325 ],
            "WDATA": [ "x", 3155, "x", "x", "x", 3154, "x", "x", "x", 3153, "x", "x", "x", 3152, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 383 ],
            "I3": [ 395 ],
            "O": [ 3312 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 383 ],
            "O": [ 3325 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3312 ],
            "RDATA": [ 3326, 1185, 3327, 3328, 3329, 1277, 3330, 3331, 3332, 1270, 3333, 3334, 3335, 1263, 3336, 3337 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3325 ],
            "WDATA": [ "x", 3151, "x", "x", "x", 3150, "x", "x", "x", 3148, "x", "x", "x", 3146, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3338 ],
            "RDATA": [ 3339, 1255, 3340, 3341, 3342, 1247, 3343, 3344, 3345, 1240, 3346, 3347, 3348, 1305, 3349, 3350 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3351 ],
            "WDATA": [ "x", 3164, "x", "x", "x", 3163, "x", "x", "x", 3162, "x", "x", "x", 3161, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 395 ],
            "O": [ 3338 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 391 ],
            "O": [ 3351 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3338 ],
            "RDATA": [ 3352, 1177, 3353, 3354, 3355, 1326, 3356, 3357, 3358, 1169, 3359, 3360, 3361, 1318, 3362, 3363 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3351 ],
            "WDATA": [ "x", 3159, "x", "x", "x", 3158, "x", "x", "x", 3157, "x", "x", "x", 3156, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3364 ],
            "RDATA": [ 3365, 1160, 3366, 3367, 3368, 1310, 3369, 3370, 3371, 1288, 3372, 3373, 3374, 1298, 3375, 3376 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3377 ],
            "WDATA": [ "x", 3169, "x", "x", "x", 3168, "x", "x", "x", 3167, "x", "x", "x", 3166, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 387 ],
            "I3": [ 395 ],
            "O": [ 3364 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 387 ],
            "O": [ 3377 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "RCLK": [ 30 ],
            "RCLKE": [ 3364 ],
            "RDATA": [ 3378, 1203, 3379, 3380, 3381, 1102, 3382, 3383, 3384, 1097, 3385, 3386, 3387, 1151, 3388, 3389 ],
            "RE": [ "1" ],
            "WADDR": [ 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, "0" ],
            "WCLK": [ 30 ],
            "WCLKE": [ 3377 ],
            "WDATA": [ "x", 3165, "x", "x", "x", 3160, "x", "x", "x", 3149, "x", "x", "x", 3147, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.ack_o_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3390 ],
            "Q": [ 3177 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.ack_o_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 395 ],
            "O": [ 3390 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rden_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3391 ],
            "Q": [ 1098 ]
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rden_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 395 ],
            "O": [ 3391 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3392 ],
            "I1": [ 3393 ],
            "I2": [ 75 ],
            "I3": [ 3394 ],
            "O": [ 3395 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3396 ],
            "I1": [ 3397 ],
            "I2": [ 75 ],
            "I3": [ 3398 ],
            "O": [ 3399 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3400 ],
            "I1": [ 3401 ],
            "I2": [ 75 ],
            "I3": [ 3402 ],
            "O": [ 3403 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2433 ],
            "I1": [ 2434 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3402 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3404 ],
            "I1": [ 3405 ],
            "I2": [ 75 ],
            "I3": [ 3406 ],
            "O": [ 3407 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2421 ],
            "I1": [ 2416 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3406 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3408 ],
            "I1": [ 3409 ],
            "I2": [ 75 ],
            "I3": [ 3410 ],
            "O": [ 3411 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2406 ],
            "I1": [ 2403 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3410 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3412 ],
            "I1": [ 3413 ],
            "I2": [ 75 ],
            "I3": [ 3414 ],
            "O": [ 3415 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2393 ],
            "I1": [ 2388 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3414 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3416 ],
            "I1": [ 3417 ],
            "I2": [ 75 ],
            "I3": [ 3418 ],
            "O": [ 3419 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2383 ],
            "I1": [ 2379 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3418 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3420 ],
            "I1": [ 3421 ],
            "I2": [ 75 ],
            "I3": [ 3422 ],
            "O": [ 3423 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2366 ],
            "I1": [ 2361 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3422 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3424 ],
            "I1": [ 3425 ],
            "I2": [ 75 ],
            "I3": [ 3426 ],
            "O": [ 3427 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2354 ],
            "I1": [ 2350 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3426 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3428 ],
            "I1": [ 3429 ],
            "I2": [ 75 ],
            "I3": [ 3430 ],
            "O": [ 3431 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2337 ],
            "I1": [ 2335 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3430 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3432 ],
            "I1": [ 3433 ],
            "I2": [ 75 ],
            "I3": [ 3434 ],
            "O": [ 3435 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2329 ],
            "I1": [ 2327 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3434 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3436 ],
            "I1": [ 3437 ],
            "I2": [ 75 ],
            "I3": [ 3438 ],
            "O": [ 3439 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2334 ],
            "I1": [ 2332 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3438 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2447 ],
            "I1": [ 2443 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3398 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3440 ],
            "I1": [ 3441 ],
            "I2": [ 75 ],
            "I3": [ 3442 ],
            "O": [ 3443 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3444 ],
            "I1": [ 3445 ],
            "I2": [ 75 ],
            "I3": [ 3446 ],
            "O": [ 3447 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2316 ],
            "I1": [ 2313 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3446 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3448 ],
            "I1": [ 3449 ],
            "I2": [ 75 ],
            "I3": [ 3450 ],
            "O": [ 3451 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2307 ],
            "I1": [ 2304 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3450 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3452 ],
            "I1": [ 3453 ],
            "I2": [ 75 ],
            "I3": [ 3454 ],
            "O": [ 3455 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2293 ],
            "I1": [ 2291 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3454 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3456 ],
            "I1": [ 3457 ],
            "I2": [ 75 ],
            "I3": [ 3458 ],
            "O": [ 3459 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2286 ],
            "I1": [ 2284 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3458 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3460 ],
            "I1": [ 3461 ],
            "I2": [ 75 ],
            "I3": [ 3462 ],
            "O": [ 3463 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2279 ],
            "I1": [ 2276 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3462 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3464 ],
            "I1": [ 3465 ],
            "I2": [ 75 ],
            "I3": [ 3466 ],
            "O": [ 3467 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2271 ],
            "I1": [ 2269 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3466 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3468 ],
            "I1": [ 3469 ],
            "I2": [ 75 ],
            "I3": [ 3470 ],
            "O": [ 3471 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 2256 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3470 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3472 ],
            "I1": [ 3473 ],
            "I2": [ 75 ],
            "I3": [ 3474 ],
            "O": [ 3475 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2251 ],
            "I1": [ 2249 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3474 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3476 ],
            "I1": [ 3477 ],
            "I2": [ 75 ],
            "I3": [ 3478 ],
            "O": [ 3479 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3048 ],
            "I1": [ 2243 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3478 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3480 ],
            "I1": [ 3481 ],
            "I2": [ 75 ],
            "I3": [ 3482 ],
            "O": [ 3483 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2174 ],
            "I1": [ 2180 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3482 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2235 ],
            "I1": [ 2234 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3442 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3484 ],
            "I1": [ 3485 ],
            "I2": [ 75 ],
            "I3": [ 3486 ],
            "O": [ 3487 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3488 ],
            "I1": [ 3489 ],
            "I2": [ 75 ],
            "I3": [ 3490 ],
            "O": [ 3491 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_30_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2168 ],
            "I1": [ 2164 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3490 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3492 ],
            "I1": [ 3493 ],
            "I2": [ 75 ],
            "I3": [ 3494 ],
            "O": [ 3495 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2149 ],
            "I1": [ 2150 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3494 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2573 ],
            "I1": [ 2569 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3486 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3496 ],
            "I1": [ 3497 ],
            "I2": [ 75 ],
            "I3": [ 3498 ],
            "O": [ 3499 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2558 ],
            "I1": [ 2556 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3498 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3500 ],
            "I1": [ 3501 ],
            "I2": [ 75 ],
            "I3": [ 3502 ],
            "O": [ 3503 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2545 ],
            "I1": [ 2542 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3502 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3504 ],
            "I1": [ 3505 ],
            "I2": [ 75 ],
            "I3": [ 3506 ],
            "O": [ 3507 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2532 ],
            "I1": [ 2529 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3506 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3508 ],
            "I1": [ 3509 ],
            "I2": [ 75 ],
            "I3": [ 3510 ],
            "O": [ 3511 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2487 ],
            "I1": [ 2484 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3510 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3512 ],
            "I1": [ 3513 ],
            "I2": [ 75 ],
            "I3": [ 3514 ],
            "O": [ 3515 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2475 ],
            "I1": [ 2470 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3514 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3516 ],
            "I1": [ 3517 ],
            "I2": [ 75 ],
            "I3": [ 3518 ],
            "O": [ 3519 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2462 ],
            "I1": [ 2458 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3518 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2501 ],
            "I1": [ 2498 ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3394 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3520 ],
            "I1": [ 3521 ],
            "I2": [ 3522 ],
            "I3": [ 3523 ],
            "O": [ 3524 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3525 ],
            "I1": [ 3526 ],
            "I2": [ 3527 ],
            "I3": [ 3528 ],
            "O": [ 3520 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3529 ],
            "I2": [ 3530 ],
            "I3": [ 3531 ],
            "O": [ 3522 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3445 ],
            "I1": [ 2313 ],
            "I2": [ 3437 ],
            "I3": [ 2332 ],
            "O": [ 3530 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2291 ],
            "I1": [ 3453 ],
            "I2": [ 3532 ],
            "I3": [ 3533 ],
            "O": [ 3529 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2416 ],
            "I1": [ 3405 ],
            "I2": [ 3433 ],
            "I3": [ 2327 ],
            "O": [ 3533 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3397 ],
            "I1": [ 2443 ],
            "I2": [ 3505 ],
            "I3": [ 2529 ],
            "O": [ 3532 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3534 ],
            "I1": [ 3535 ],
            "I2": [ 3536 ],
            "I3": [ 3537 ],
            "O": [ 3531 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3401 ],
            "I1": [ 2434 ],
            "I2": [ 3501 ],
            "I3": [ 2542 ],
            "O": [ 3537 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3417 ],
            "I1": [ 2379 ],
            "I2": [ 3517 ],
            "I3": [ 2458 ],
            "O": [ 3536 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3509 ],
            "I1": [ 2484 ],
            "I2": [ 3485 ],
            "I3": [ 2569 ],
            "O": [ 3535 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3449 ],
            "I1": [ 2304 ],
            "I2": [ 3429 ],
            "I3": [ 2335 ],
            "O": [ 3534 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3425 ],
            "I1": [ 2350 ],
            "I2": [ 3538 ],
            "I3": [ 3539 ],
            "O": [ 3521 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3513 ],
            "I1": [ 2470 ],
            "I2": [ 3497 ],
            "I3": [ 2556 ],
            "O": [ 3539 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3405 ],
            "I1": [ 2416 ],
            "I2": [ 3409 ],
            "I3": [ 2403 ],
            "O": [ 3538 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3540 ],
            "I1": [ 3541 ],
            "I2": [ 3542 ],
            "I3": [ 3543 ],
            "O": [ 3528 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3473 ],
            "I1": [ 2249 ],
            "I2": [ 3477 ],
            "I3": [ 2243 ],
            "O": [ 3525 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3544 ],
            "I3": [ 3545 ],
            "O": [ 3527 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3453 ],
            "I1": [ 2291 ],
            "I2": [ 3393 ],
            "I3": [ 2498 ],
            "O": [ 3545 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2150 ],
            "I1": [ 3493 ],
            "I2": [ 3481 ],
            "I3": [ 2180 ],
            "O": [ 3544 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2249 ],
            "I1": [ 3473 ],
            "I2": [ 3465 ],
            "I3": [ 2269 ],
            "O": [ 3526 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3421 ],
            "I1": [ 2361 ],
            "I2": [ 3413 ],
            "I3": [ 2388 ],
            "O": [ 3543 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3441 ],
            "I1": [ 2234 ],
            "I2": [ 3457 ],
            "I3": [ 2284 ],
            "O": [ 3542 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2313 ],
            "I1": [ 3445 ],
            "I2": [ 3461 ],
            "I3": [ 2276 ],
            "O": [ 3541 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3489 ],
            "I1": [ 2164 ],
            "I2": [ 3469 ],
            "I3": [ 2256 ],
            "O": [ 3540 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3546 ],
            "CO": [ 3523 ],
            "I0": [ 2569 ],
            "I1": [ 3547 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3548 ],
            "CO": [ 3549 ],
            "I0": [ 2284 ],
            "I1": [ 3550 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3551 ],
            "CO": [ 3548 ],
            "I0": [ 2276 ],
            "I1": [ 3552 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3553 ],
            "CO": [ 3554 ],
            "I0": [ 2529 ],
            "I1": [ 3555 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3556 ],
            "CO": [ 3553 ],
            "I0": [ 2498 ],
            "I1": [ 3557 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3558 ],
            "CO": [ 3556 ],
            "I0": [ 2484 ],
            "I1": [ 3559 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3560 ],
            "CO": [ 3558 ],
            "I0": [ 2470 ],
            "I1": [ 3561 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3562 ],
            "CO": [ 3560 ],
            "I0": [ 2458 ],
            "I1": [ 3563 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3564 ],
            "CO": [ 3562 ],
            "I0": [ 2443 ],
            "I1": [ 3565 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3566 ],
            "CO": [ 3564 ],
            "I0": [ 2434 ],
            "I1": [ 3567 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3568 ],
            "CO": [ 3566 ],
            "I0": [ 2416 ],
            "I1": [ 3569 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3570 ],
            "CO": [ 3568 ],
            "I0": [ 2403 ],
            "I1": [ 3571 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3572 ],
            "CO": [ 3573 ],
            "I0": [ 2164 ],
            "I1": [ 3574 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3575 ],
            "CO": [ 3551 ],
            "I0": [ 2269 ],
            "I1": [ 3576 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3577 ],
            "CO": [ 3570 ],
            "I0": [ 2388 ],
            "I1": [ 3578 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3579 ],
            "CO": [ 3577 ],
            "I0": [ 2379 ],
            "I1": [ 3580 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3581 ],
            "CO": [ 3579 ],
            "I0": [ 2361 ],
            "I1": [ 3582 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3583 ],
            "CO": [ 3581 ],
            "I0": [ 2350 ],
            "I1": [ 3584 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3585 ],
            "CO": [ 3583 ],
            "I0": [ 2335 ],
            "I1": [ 3586 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3587 ],
            "CO": [ 3585 ],
            "I0": [ 2327 ],
            "I1": [ 3588 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3589 ],
            "CO": [ 3587 ],
            "I0": [ 2332 ],
            "I1": [ 3590 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3591 ],
            "CO": [ 3589 ],
            "I0": [ 2313 ],
            "I1": [ 3592 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3593 ],
            "CO": [ 3591 ],
            "I0": [ 2304 ],
            "I1": [ 3594 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3549 ],
            "CO": [ 3593 ],
            "I0": [ 2291 ],
            "I1": [ 3595 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3596 ],
            "CO": [ 3575 ],
            "I0": [ 2256 ],
            "I1": [ 3597 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3572 ],
            "I0": [ 2150 ],
            "I1": [ 3598 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3599 ],
            "CO": [ 3596 ],
            "I0": [ 2249 ],
            "I1": [ 3600 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3601 ],
            "CO": [ 3599 ],
            "I0": [ 2243 ],
            "I1": [ 3602 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3603 ],
            "CO": [ 3601 ],
            "I0": [ 2234 ],
            "I1": [ 3604 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3605 ],
            "CO": [ 3546 ],
            "I0": [ 2556 ],
            "I1": [ 3606 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3573 ],
            "CO": [ 3603 ],
            "I0": [ 2180 ],
            "I1": [ 3607 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3554 ],
            "CO": [ 3605 ],
            "I0": [ 2542 ],
            "I1": [ 3608 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3485 ],
            "O": [ 3547 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3497 ],
            "O": [ 3606 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3405 ],
            "O": [ 3569 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3409 ],
            "O": [ 3571 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3413 ],
            "O": [ 3578 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3417 ],
            "O": [ 3580 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3421 ],
            "O": [ 3582 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3425 ],
            "O": [ 3584 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3429 ],
            "O": [ 3586 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3433 ],
            "O": [ 3588 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3437 ],
            "O": [ 3590 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3445 ],
            "O": [ 3592 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3501 ],
            "O": [ 3608 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3449 ],
            "O": [ 3594 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3453 ],
            "O": [ 3595 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3457 ],
            "O": [ 3550 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3461 ],
            "O": [ 3552 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3465 ],
            "O": [ 3576 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3469 ],
            "O": [ 3597 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3473 ],
            "O": [ 3600 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3477 ],
            "O": [ 3602 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3441 ],
            "O": [ 3604 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3481 ],
            "O": [ 3607 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3505 ],
            "O": [ 3555 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3489 ],
            "O": [ 3574 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3493 ],
            "O": [ 3598 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3393 ],
            "O": [ 3557 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3509 ],
            "O": [ 3559 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3513 ],
            "O": [ 3561 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3517 ],
            "O": [ 3563 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3397 ],
            "O": [ 3565 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3401 ],
            "O": [ 3567 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3524 ],
            "Q": [ 3609 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3610 ],
            "I2": [ 3611 ],
            "I3": [ 3609 ],
            "O": [ 3612 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3613 ],
            "CO": [ 3610 ],
            "I0": [ 2573 ],
            "I1": [ 3614 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3615 ],
            "CO": [ 3616 ],
            "I0": [ 2286 ],
            "I1": [ 3617 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3618 ],
            "CO": [ 3615 ],
            "I0": [ 2279 ],
            "I1": [ 3619 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3620 ],
            "CO": [ 3621 ],
            "I0": [ 2532 ],
            "I1": [ 3622 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3623 ],
            "CO": [ 3620 ],
            "I0": [ 2501 ],
            "I1": [ 3624 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3625 ],
            "CO": [ 3623 ],
            "I0": [ 2487 ],
            "I1": [ 3626 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3627 ],
            "CO": [ 3625 ],
            "I0": [ 2475 ],
            "I1": [ 3628 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3629 ],
            "CO": [ 3627 ],
            "I0": [ 2462 ],
            "I1": [ 3630 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3631 ],
            "CO": [ 3629 ],
            "I0": [ 2447 ],
            "I1": [ 3632 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3633 ],
            "CO": [ 3631 ],
            "I0": [ 2433 ],
            "I1": [ 3634 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3635 ],
            "CO": [ 3633 ],
            "I0": [ 2421 ],
            "I1": [ 3636 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3637 ],
            "CO": [ 3635 ],
            "I0": [ 2406 ],
            "I1": [ 3638 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3639 ],
            "CO": [ 3640 ],
            "I0": [ 2168 ],
            "I1": [ 3641 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3642 ],
            "CO": [ 3618 ],
            "I0": [ 2271 ],
            "I1": [ 3643 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3644 ],
            "CO": [ 3637 ],
            "I0": [ 2393 ],
            "I1": [ 3645 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3646 ],
            "CO": [ 3644 ],
            "I0": [ 2383 ],
            "I1": [ 3647 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3648 ],
            "CO": [ 3646 ],
            "I0": [ 2366 ],
            "I1": [ 3649 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3650 ],
            "CO": [ 3648 ],
            "I0": [ 2354 ],
            "I1": [ 3651 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3652 ],
            "CO": [ 3650 ],
            "I0": [ 2337 ],
            "I1": [ 3653 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3654 ],
            "CO": [ 3652 ],
            "I0": [ 2329 ],
            "I1": [ 3655 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3656 ],
            "CO": [ 3654 ],
            "I0": [ 2334 ],
            "I1": [ 3657 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3658 ],
            "CO": [ 3656 ],
            "I0": [ 2316 ],
            "I1": [ 3659 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3660 ],
            "CO": [ 3658 ],
            "I0": [ 2307 ],
            "I1": [ 3661 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3616 ],
            "CO": [ 3660 ],
            "I0": [ 2293 ],
            "I1": [ 3662 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3663 ],
            "CO": [ 3642 ],
            "I0": [ 2259 ],
            "I1": [ 3664 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3639 ],
            "I0": [ 2149 ],
            "I1": [ 3665 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3666 ],
            "CO": [ 3663 ],
            "I0": [ 2251 ],
            "I1": [ 3667 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3668 ],
            "CO": [ 3666 ],
            "I0": [ 3048 ],
            "I1": [ 3669 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3670 ],
            "CO": [ 3668 ],
            "I0": [ 2235 ],
            "I1": [ 3671 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3672 ],
            "CO": [ 3613 ],
            "I0": [ 2558 ],
            "I1": [ 3673 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3640 ],
            "CO": [ 3670 ],
            "I0": [ 2174 ],
            "I1": [ 3674 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3621 ],
            "CO": [ 3672 ],
            "I0": [ 2545 ],
            "I1": [ 3675 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3484 ],
            "O": [ 3614 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3496 ],
            "O": [ 3673 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3404 ],
            "O": [ 3636 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3408 ],
            "O": [ 3638 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3412 ],
            "O": [ 3645 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3416 ],
            "O": [ 3647 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3420 ],
            "O": [ 3649 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3424 ],
            "O": [ 3651 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3428 ],
            "O": [ 3653 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3432 ],
            "O": [ 3655 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3436 ],
            "O": [ 3657 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3444 ],
            "O": [ 3659 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3500 ],
            "O": [ 3675 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3448 ],
            "O": [ 3661 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3452 ],
            "O": [ 3662 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3456 ],
            "O": [ 3617 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3460 ],
            "O": [ 3619 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3464 ],
            "O": [ 3643 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3468 ],
            "O": [ 3664 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3472 ],
            "O": [ 3667 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3476 ],
            "O": [ 3669 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3440 ],
            "O": [ 3671 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3480 ],
            "O": [ 3674 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3504 ],
            "O": [ 3622 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3488 ],
            "O": [ 3641 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3492 ],
            "O": [ 3665 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3392 ],
            "O": [ 3624 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3508 ],
            "O": [ 3626 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3512 ],
            "O": [ 3628 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3516 ],
            "O": [ 3630 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3396 ],
            "O": [ 3632 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3400 ],
            "O": [ 3634 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3476 ],
            "I1": [ 3048 ],
            "I2": [ 3676 ],
            "I3": [ 3677 ],
            "O": [ 3611 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3678 ],
            "I1": [ 3679 ],
            "I2": [ 3680 ],
            "I3": [ 3681 ],
            "O": [ 3676 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3682 ],
            "I1": [ 3683 ],
            "I2": [ 3684 ],
            "I3": [ 3685 ],
            "O": [ 3677 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3432 ],
            "I1": [ 2329 ],
            "I2": [ 3504 ],
            "I3": [ 2532 ],
            "O": [ 3685 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3492 ],
            "I1": [ 2149 ],
            "I2": [ 3508 ],
            "I3": [ 2487 ],
            "O": [ 3684 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3408 ],
            "I1": [ 2406 ],
            "I2": [ 3686 ],
            "I3": [ 3687 ],
            "O": [ 3683 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3480 ],
            "I1": [ 2174 ],
            "I2": [ 3484 ],
            "I3": [ 2573 ],
            "O": [ 3687 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2558 ],
            "I1": [ 3496 ],
            "I2": [ 3404 ],
            "I3": [ 2421 ],
            "O": [ 3686 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3456 ],
            "I1": [ 2286 ],
            "I2": [ 3688 ],
            "I3": [ 3689 ],
            "O": [ 3682 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3516 ],
            "I1": [ 2462 ],
            "I2": [ 3392 ],
            "I3": [ 2501 ],
            "O": [ 3689 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3500 ],
            "I3": [ 2545 ],
            "O": [ 3688 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3690 ],
            "I1": [ 3691 ],
            "I2": [ 3692 ],
            "I3": [ 3693 ],
            "O": [ 3679 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2366 ],
            "I1": [ 3420 ],
            "I2": [ 3694 ],
            "I3": [ 3695 ],
            "O": [ 3681 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3496 ],
            "I1": [ 2558 ],
            "I2": [ 3512 ],
            "I3": [ 2475 ],
            "O": [ 3694 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3416 ],
            "I1": [ 2383 ],
            "I2": [ 3412 ],
            "I3": [ 2393 ],
            "O": [ 3695 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3696 ],
            "I1": [ 3452 ],
            "I2": [ 2293 ],
            "I3": [ 3697 ],
            "O": [ 3680 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3440 ],
            "I1": [ 2235 ],
            "I2": [ 3436 ],
            "I3": [ 2334 ],
            "O": [ 3697 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3460 ],
            "I3": [ 2279 ],
            "O": [ 3696 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3444 ],
            "I1": [ 2316 ],
            "I2": [ 3698 ],
            "I3": [ 3699 ],
            "O": [ 3678 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2421 ],
            "I1": [ 3404 ],
            "I2": [ 2307 ],
            "I3": [ 3448 ],
            "O": [ 3699 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3488 ],
            "I1": [ 2168 ],
            "I2": [ 3468 ],
            "I3": [ 2259 ],
            "O": [ 3698 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3420 ],
            "I1": [ 2366 ],
            "I2": [ 3424 ],
            "I3": [ 2354 ],
            "O": [ 3693 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3448 ],
            "I1": [ 2307 ],
            "I2": [ 3472 ],
            "I3": [ 2251 ],
            "O": [ 3692 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3400 ],
            "I1": [ 2433 ],
            "I2": [ 3396 ],
            "I3": [ 2447 ],
            "O": [ 3691 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3464 ],
            "I1": [ 2271 ],
            "I2": [ 3428 ],
            "I3": [ 2337 ],
            "O": [ 3690 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_match_ff_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3612 ],
            "Q": [ 3700 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_match_ff_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3700 ],
            "I3": [ 3612 ],
            "O": [ 2675 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3701 ],
            "Q": [ 2573 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3702 ],
            "Q": [ 2558 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3703 ],
            "Q": [ 2421 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3158 ],
            "I1": [ 3704 ],
            "I2": [ 2421 ],
            "I3": [ 3705 ],
            "O": [ 3703 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3706 ],
            "Q": [ 2406 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3159 ],
            "I1": [ 3704 ],
            "I2": [ 2406 ],
            "I3": [ 3707 ],
            "O": [ 3706 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3708 ],
            "Q": [ 2393 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3161 ],
            "I1": [ 3704 ],
            "I2": [ 2393 ],
            "I3": [ 3709 ],
            "O": [ 3708 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3710 ],
            "Q": [ 2383 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3162 ],
            "I1": [ 3704 ],
            "I2": [ 2383 ],
            "I3": [ 3711 ],
            "O": [ 3710 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3712 ],
            "Q": [ 2366 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3163 ],
            "I1": [ 3704 ],
            "I2": [ 2366 ],
            "I3": [ 3713 ],
            "O": [ 3712 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3714 ],
            "Q": [ 2354 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3164 ],
            "I1": [ 3704 ],
            "I2": [ 2354 ],
            "I3": [ 3715 ],
            "O": [ 3714 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3716 ],
            "Q": [ 2337 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3146 ],
            "I1": [ 3704 ],
            "I2": [ 2337 ],
            "I3": [ 3717 ],
            "O": [ 3716 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3718 ],
            "Q": [ 2329 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3148 ],
            "I1": [ 3704 ],
            "I2": [ 2329 ],
            "I3": [ 3719 ],
            "O": [ 3718 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3720 ],
            "Q": [ 2334 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3150 ],
            "I1": [ 3704 ],
            "I2": [ 2334 ],
            "I3": [ 3721 ],
            "O": [ 3720 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3722 ],
            "Q": [ 2316 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3151 ],
            "I1": [ 3704 ],
            "I2": [ 2316 ],
            "I3": [ 3723 ],
            "O": [ 3722 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3704 ],
            "I2": [ 2558 ],
            "I3": [ 3724 ],
            "O": [ 3702 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3725 ],
            "Q": [ 2545 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3726 ],
            "Q": [ 2307 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3152 ],
            "I1": [ 3704 ],
            "I2": [ 2307 ],
            "I3": [ 3727 ],
            "O": [ 3726 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3728 ],
            "Q": [ 2293 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3153 ],
            "I1": [ 3704 ],
            "I2": [ 2293 ],
            "I3": [ 3729 ],
            "O": [ 3728 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3730 ],
            "Q": [ 2286 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3154 ],
            "I1": [ 3704 ],
            "I2": [ 2286 ],
            "I3": [ 3731 ],
            "O": [ 3730 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3732 ],
            "Q": [ 2279 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3155 ],
            "I1": [ 3704 ],
            "I2": [ 2279 ],
            "I3": [ 3733 ],
            "O": [ 3732 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3734 ],
            "Q": [ 2271 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 3704 ],
            "I2": [ 2271 ],
            "I3": [ 3735 ],
            "O": [ 3734 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3736 ],
            "Q": [ 2259 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1464 ],
            "I1": [ 3704 ],
            "I2": [ 2259 ],
            "I3": [ 3737 ],
            "O": [ 3736 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3738 ],
            "Q": [ 2251 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 3704 ],
            "I2": [ 2251 ],
            "I3": [ 3739 ],
            "O": [ 3738 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3740 ],
            "Q": [ 3048 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 3704 ],
            "I2": [ 3048 ],
            "I3": [ 3741 ],
            "O": [ 3740 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3742 ],
            "Q": [ 2235 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1410 ],
            "I1": [ 3704 ],
            "I2": [ 2235 ],
            "I3": [ 3743 ],
            "O": [ 3742 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3744 ],
            "Q": [ 2174 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1412 ],
            "I1": [ 3704 ],
            "I2": [ 2174 ],
            "I3": [ 3745 ],
            "O": [ 3744 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3160 ],
            "I1": [ 3704 ],
            "I2": [ 2545 ],
            "I3": [ 3746 ],
            "O": [ 3725 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3747 ],
            "Q": [ 2532 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3748 ],
            "Q": [ 2168 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1414 ],
            "I1": [ 3704 ],
            "I2": [ 2168 ],
            "I3": [ 3749 ],
            "O": [ 3748 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3750 ],
            "Q": [ 2149 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3165 ],
            "I1": [ 3704 ],
            "I2": [ 2532 ],
            "I3": [ 3751 ],
            "O": [ 3747 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3752 ],
            "Q": [ 2501 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3166 ],
            "I1": [ 3704 ],
            "I2": [ 2501 ],
            "I3": [ 3753 ],
            "O": [ 3752 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3754 ],
            "Q": [ 2487 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3167 ],
            "I1": [ 3704 ],
            "I2": [ 2487 ],
            "I3": [ 3755 ],
            "O": [ 3754 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3756 ],
            "Q": [ 2475 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3168 ],
            "I1": [ 3704 ],
            "I2": [ 2475 ],
            "I3": [ 3757 ],
            "O": [ 3756 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3758 ],
            "Q": [ 2462 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3169 ],
            "I1": [ 3704 ],
            "I2": [ 2462 ],
            "I3": [ 3759 ],
            "O": [ 3758 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3760 ],
            "Q": [ 2447 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3156 ],
            "I1": [ 3704 ],
            "I2": [ 2447 ],
            "I3": [ 3761 ],
            "O": [ 3760 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3762 ],
            "Q": [ 2433 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3157 ],
            "I1": [ 3704 ],
            "I2": [ 2433 ],
            "I3": [ 3763 ],
            "O": [ 3762 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 3704 ],
            "I2": [ 2573 ],
            "I3": [ 3764 ],
            "O": [ 3701 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3765 ],
            "Q": [ 3704 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 3766 ],
            "I3": [ 3767 ],
            "O": [ 3765 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 3767 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3768 ],
            "Q": [ 2569 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3769 ],
            "Q": [ 2556 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3770 ],
            "Q": [ 2416 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3158 ],
            "I1": [ 3771 ],
            "I2": [ 2416 ],
            "I3": [ 3772 ],
            "O": [ 3770 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3773 ],
            "Q": [ 2403 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3159 ],
            "I1": [ 3771 ],
            "I2": [ 2403 ],
            "I3": [ 3774 ],
            "O": [ 3773 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3775 ],
            "Q": [ 2388 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3161 ],
            "I1": [ 3771 ],
            "I2": [ 2388 ],
            "I3": [ 3776 ],
            "O": [ 3775 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3777 ],
            "Q": [ 2379 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3162 ],
            "I1": [ 3771 ],
            "I2": [ 2379 ],
            "I3": [ 3778 ],
            "O": [ 3777 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3779 ],
            "Q": [ 2361 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3163 ],
            "I1": [ 3771 ],
            "I2": [ 2361 ],
            "I3": [ 3780 ],
            "O": [ 3779 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3781 ],
            "Q": [ 2350 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3164 ],
            "I1": [ 3771 ],
            "I2": [ 2350 ],
            "I3": [ 3782 ],
            "O": [ 3781 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3783 ],
            "Q": [ 2335 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3146 ],
            "I1": [ 3771 ],
            "I2": [ 2335 ],
            "I3": [ 3784 ],
            "O": [ 3783 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3785 ],
            "Q": [ 2327 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3148 ],
            "I1": [ 3771 ],
            "I2": [ 2327 ],
            "I3": [ 3786 ],
            "O": [ 3785 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3787 ],
            "Q": [ 2332 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3150 ],
            "I1": [ 3771 ],
            "I2": [ 2332 ],
            "I3": [ 3788 ],
            "O": [ 3787 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3789 ],
            "Q": [ 2313 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3151 ],
            "I1": [ 3771 ],
            "I2": [ 2313 ],
            "I3": [ 3790 ],
            "O": [ 3789 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3771 ],
            "I2": [ 2556 ],
            "I3": [ 3791 ],
            "O": [ 3769 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3792 ],
            "Q": [ 2542 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3793 ],
            "Q": [ 2304 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3152 ],
            "I1": [ 3771 ],
            "I2": [ 2304 ],
            "I3": [ 3794 ],
            "O": [ 3793 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3795 ],
            "Q": [ 2291 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3153 ],
            "I1": [ 3771 ],
            "I2": [ 2291 ],
            "I3": [ 3796 ],
            "O": [ 3795 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3797 ],
            "Q": [ 2284 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3154 ],
            "I1": [ 3771 ],
            "I2": [ 2284 ],
            "I3": [ 3798 ],
            "O": [ 3797 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3799 ],
            "Q": [ 2276 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3155 ],
            "I1": [ 3771 ],
            "I2": [ 2276 ],
            "I3": [ 3800 ],
            "O": [ 3799 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3801 ],
            "Q": [ 2269 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 3771 ],
            "I2": [ 2269 ],
            "I3": [ 3802 ],
            "O": [ 3801 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3803 ],
            "Q": [ 2256 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1464 ],
            "I1": [ 3771 ],
            "I2": [ 2256 ],
            "I3": [ 3804 ],
            "O": [ 3803 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3805 ],
            "Q": [ 2249 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 3771 ],
            "I2": [ 2249 ],
            "I3": [ 3806 ],
            "O": [ 3805 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3807 ],
            "Q": [ 2243 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 3771 ],
            "I2": [ 2243 ],
            "I3": [ 3808 ],
            "O": [ 3807 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3809 ],
            "Q": [ 2234 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1410 ],
            "I1": [ 3771 ],
            "I2": [ 2234 ],
            "I3": [ 3810 ],
            "O": [ 3809 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3811 ],
            "Q": [ 2180 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1412 ],
            "I1": [ 3771 ],
            "I2": [ 2180 ],
            "I3": [ 3812 ],
            "O": [ 3811 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3160 ],
            "I1": [ 3771 ],
            "I2": [ 2542 ],
            "I3": [ 3813 ],
            "O": [ 3792 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3814 ],
            "Q": [ 2529 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3815 ],
            "Q": [ 2164 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1414 ],
            "I1": [ 3771 ],
            "I2": [ 2164 ],
            "I3": [ 2150 ],
            "O": [ 3815 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3816 ],
            "Q": [ 2150 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2150 ],
            "I2": [ 1416 ],
            "I3": [ 3771 ],
            "O": [ 3816 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3165 ],
            "I1": [ 3771 ],
            "I2": [ 2529 ],
            "I3": [ 3817 ],
            "O": [ 3814 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3818 ],
            "Q": [ 2498 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3166 ],
            "I1": [ 3771 ],
            "I2": [ 2498 ],
            "I3": [ 3819 ],
            "O": [ 3818 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3820 ],
            "Q": [ 2484 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3167 ],
            "I1": [ 3771 ],
            "I2": [ 2484 ],
            "I3": [ 3821 ],
            "O": [ 3820 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3822 ],
            "Q": [ 2470 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3168 ],
            "I1": [ 3771 ],
            "I2": [ 2470 ],
            "I3": [ 3823 ],
            "O": [ 3822 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3824 ],
            "Q": [ 2458 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3169 ],
            "I1": [ 3771 ],
            "I2": [ 2458 ],
            "I3": [ 3825 ],
            "O": [ 3824 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3826 ],
            "Q": [ 2443 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3156 ],
            "I1": [ 3771 ],
            "I2": [ 2443 ],
            "I3": [ 3827 ],
            "O": [ 3826 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3828 ],
            "Q": [ 2434 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3157 ],
            "I1": [ 3771 ],
            "I2": [ 2434 ],
            "I3": [ 3829 ],
            "O": [ 3828 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 3771 ],
            "I2": [ 2569 ],
            "I3": [ 3830 ],
            "O": [ 3768 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3830 ],
            "CO": [ 3831 ],
            "I0": [ "0" ],
            "I1": [ 2569 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3798 ],
            "CO": [ 3796 ],
            "I0": [ "0" ],
            "I1": [ 2284 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3800 ],
            "CO": [ 3798 ],
            "I0": [ "0" ],
            "I1": [ 2276 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3817 ],
            "CO": [ 3813 ],
            "I0": [ "0" ],
            "I1": [ 2529 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3819 ],
            "CO": [ 3817 ],
            "I0": [ "0" ],
            "I1": [ 2498 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3821 ],
            "CO": [ 3819 ],
            "I0": [ "0" ],
            "I1": [ 2484 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3823 ],
            "CO": [ 3821 ],
            "I0": [ "0" ],
            "I1": [ 2470 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3825 ],
            "CO": [ 3823 ],
            "I0": [ "0" ],
            "I1": [ 2458 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3827 ],
            "CO": [ 3825 ],
            "I0": [ "0" ],
            "I1": [ 2443 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3829 ],
            "CO": [ 3827 ],
            "I0": [ "0" ],
            "I1": [ 2434 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3772 ],
            "CO": [ 3829 ],
            "I0": [ "0" ],
            "I1": [ 2416 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3774 ],
            "CO": [ 3772 ],
            "I0": [ "0" ],
            "I1": [ 2403 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2150 ],
            "CO": [ 3812 ],
            "I0": [ "0" ],
            "I1": [ 2164 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3802 ],
            "CO": [ 3800 ],
            "I0": [ "0" ],
            "I1": [ 2269 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3776 ],
            "CO": [ 3774 ],
            "I0": [ "0" ],
            "I1": [ 2388 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3778 ],
            "CO": [ 3776 ],
            "I0": [ "0" ],
            "I1": [ 2379 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3780 ],
            "CO": [ 3778 ],
            "I0": [ "0" ],
            "I1": [ 2361 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3782 ],
            "CO": [ 3780 ],
            "I0": [ "0" ],
            "I1": [ 2350 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3784 ],
            "CO": [ 3782 ],
            "I0": [ "0" ],
            "I1": [ 2335 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3786 ],
            "CO": [ 3784 ],
            "I0": [ "0" ],
            "I1": [ 2327 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3788 ],
            "CO": [ 3786 ],
            "I0": [ "0" ],
            "I1": [ 2332 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3790 ],
            "CO": [ 3788 ],
            "I0": [ "0" ],
            "I1": [ 2313 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3794 ],
            "CO": [ 3790 ],
            "I0": [ "0" ],
            "I1": [ 2304 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3796 ],
            "CO": [ 3794 ],
            "I0": [ "0" ],
            "I1": [ 2291 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3804 ],
            "CO": [ 3802 ],
            "I0": [ "0" ],
            "I1": [ 2256 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3806 ],
            "CO": [ 3804 ],
            "I0": [ "0" ],
            "I1": [ 2249 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3808 ],
            "CO": [ 3806 ],
            "I0": [ "0" ],
            "I1": [ 2243 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3810 ],
            "CO": [ 3808 ],
            "I0": [ "0" ],
            "I1": [ 2234 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3791 ],
            "CO": [ 3830 ],
            "I0": [ "0" ],
            "I1": [ 2556 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3812 ],
            "CO": [ 3810 ],
            "I0": [ "0" ],
            "I1": [ 2180 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3813 ],
            "CO": [ 3791 ],
            "I0": [ "0" ],
            "I1": [ 2542 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 3749 ],
            "I0": [ 3832 ],
            "I1": [ 2149 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3731 ],
            "CO": [ 3729 ],
            "I0": [ "0" ],
            "I1": [ 2286 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3733 ],
            "CO": [ 3731 ],
            "I0": [ "0" ],
            "I1": [ 2279 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3751 ],
            "CO": [ 3746 ],
            "I0": [ "0" ],
            "I1": [ 2532 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3753 ],
            "CO": [ 3751 ],
            "I0": [ "0" ],
            "I1": [ 2501 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3755 ],
            "CO": [ 3753 ],
            "I0": [ "0" ],
            "I1": [ 2487 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3757 ],
            "CO": [ 3755 ],
            "I0": [ "0" ],
            "I1": [ 2475 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3759 ],
            "CO": [ 3757 ],
            "I0": [ "0" ],
            "I1": [ 2462 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3761 ],
            "CO": [ 3759 ],
            "I0": [ "0" ],
            "I1": [ 2447 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3763 ],
            "CO": [ 3761 ],
            "I0": [ "0" ],
            "I1": [ 2433 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3705 ],
            "CO": [ 3763 ],
            "I0": [ "0" ],
            "I1": [ 2421 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3707 ],
            "CO": [ 3705 ],
            "I0": [ "0" ],
            "I1": [ 2406 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3749 ],
            "CO": [ 3745 ],
            "I0": [ "0" ],
            "I1": [ 2168 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3735 ],
            "CO": [ 3733 ],
            "I0": [ "0" ],
            "I1": [ 2271 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3709 ],
            "CO": [ 3707 ],
            "I0": [ "0" ],
            "I1": [ 2393 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3711 ],
            "CO": [ 3709 ],
            "I0": [ "0" ],
            "I1": [ 2383 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3713 ],
            "CO": [ 3711 ],
            "I0": [ "0" ],
            "I1": [ 2366 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3715 ],
            "CO": [ 3713 ],
            "I0": [ "0" ],
            "I1": [ 2354 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3717 ],
            "CO": [ 3715 ],
            "I0": [ "0" ],
            "I1": [ 2337 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3719 ],
            "CO": [ 3717 ],
            "I0": [ "0" ],
            "I1": [ 2329 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3721 ],
            "CO": [ 3719 ],
            "I0": [ "0" ],
            "I1": [ 2334 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3723 ],
            "CO": [ 3721 ],
            "I0": [ "0" ],
            "I1": [ 2316 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3727 ],
            "CO": [ 3723 ],
            "I0": [ "0" ],
            "I1": [ 2307 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3729 ],
            "CO": [ 3727 ],
            "I0": [ "0" ],
            "I1": [ 2293 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3737 ],
            "CO": [ 3735 ],
            "I0": [ "0" ],
            "I1": [ 2259 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3739 ],
            "CO": [ 3737 ],
            "I0": [ "0" ],
            "I1": [ 2251 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3741 ],
            "CO": [ 3739 ],
            "I0": [ "0" ],
            "I1": [ 3048 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3743 ],
            "CO": [ 3741 ],
            "I0": [ "0" ],
            "I1": [ 2235 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3724 ],
            "CO": [ 3764 ],
            "I0": [ "0" ],
            "I1": [ 2558 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3745 ],
            "CO": [ 3743 ],
            "I0": [ "0" ],
            "I1": [ 2174 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3746 ],
            "CO": [ 3724 ],
            "I0": [ "0" ],
            "I1": [ 2545 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3831 ],
            "Q": [ 3832 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1416 ],
            "I1": [ 3832 ],
            "I2": [ 2149 ],
            "I3": [ 3704 ],
            "O": [ 3750 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3833 ],
            "Q": [ 3771 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 3766 ],
            "I3": [ 3834 ],
            "O": [ 3833 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 3834 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3147 ],
            "E": [ 3835 ],
            "Q": [ 3484 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3149 ],
            "E": [ 3835 ],
            "Q": [ 3496 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3158 ],
            "E": [ 3835 ],
            "Q": [ 3404 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3159 ],
            "E": [ 3835 ],
            "Q": [ 3408 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3161 ],
            "E": [ 3835 ],
            "Q": [ 3412 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3162 ],
            "E": [ 3835 ],
            "Q": [ 3416 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3163 ],
            "E": [ 3835 ],
            "Q": [ 3420 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3164 ],
            "E": [ 3835 ],
            "Q": [ 3424 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3146 ],
            "E": [ 3835 ],
            "Q": [ 3428 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3148 ],
            "E": [ 3835 ],
            "Q": [ 3432 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3150 ],
            "E": [ 3835 ],
            "Q": [ 3436 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3151 ],
            "E": [ 3835 ],
            "Q": [ 3444 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3160 ],
            "E": [ 3835 ],
            "Q": [ 3500 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3152 ],
            "E": [ 3835 ],
            "Q": [ 3448 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3153 ],
            "E": [ 3835 ],
            "Q": [ 3452 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3154 ],
            "E": [ 3835 ],
            "Q": [ 3456 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3155 ],
            "E": [ 3835 ],
            "Q": [ 3460 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1462 ],
            "E": [ 3835 ],
            "Q": [ 3464 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1464 ],
            "E": [ 3835 ],
            "Q": [ 3468 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1466 ],
            "E": [ 3835 ],
            "Q": [ 3472 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1468 ],
            "E": [ 3835 ],
            "Q": [ 3476 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1410 ],
            "E": [ 3835 ],
            "Q": [ 3440 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1412 ],
            "E": [ 3835 ],
            "Q": [ 3480 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3165 ],
            "E": [ 3835 ],
            "Q": [ 3504 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1414 ],
            "E": [ 3835 ],
            "Q": [ 3488 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1416 ],
            "E": [ 3835 ],
            "Q": [ 3492 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3166 ],
            "E": [ 3835 ],
            "Q": [ 3392 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3167 ],
            "E": [ 3835 ],
            "Q": [ 3508 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3168 ],
            "E": [ 3835 ],
            "Q": [ 3512 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3169 ],
            "E": [ 3835 ],
            "Q": [ 3516 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3156 ],
            "E": [ 3835 ],
            "Q": [ 3396 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3157 ],
            "E": [ 3835 ],
            "Q": [ 3400 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3147 ],
            "E": [ 3836 ],
            "Q": [ 3485 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3149 ],
            "E": [ 3836 ],
            "Q": [ 3497 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3158 ],
            "E": [ 3836 ],
            "Q": [ 3405 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3159 ],
            "E": [ 3836 ],
            "Q": [ 3409 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3161 ],
            "E": [ 3836 ],
            "Q": [ 3413 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3162 ],
            "E": [ 3836 ],
            "Q": [ 3417 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3163 ],
            "E": [ 3836 ],
            "Q": [ 3421 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3164 ],
            "E": [ 3836 ],
            "Q": [ 3425 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3146 ],
            "E": [ 3836 ],
            "Q": [ 3429 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3148 ],
            "E": [ 3836 ],
            "Q": [ 3433 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3150 ],
            "E": [ 3836 ],
            "Q": [ 3437 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3151 ],
            "E": [ 3836 ],
            "Q": [ 3445 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3160 ],
            "E": [ 3836 ],
            "Q": [ 3501 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3152 ],
            "E": [ 3836 ],
            "Q": [ 3449 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3153 ],
            "E": [ 3836 ],
            "Q": [ 3453 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3154 ],
            "E": [ 3836 ],
            "Q": [ 3457 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3155 ],
            "E": [ 3836 ],
            "Q": [ 3461 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1462 ],
            "E": [ 3836 ],
            "Q": [ 3465 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1464 ],
            "E": [ 3836 ],
            "Q": [ 3469 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1466 ],
            "E": [ 3836 ],
            "Q": [ 3473 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1468 ],
            "E": [ 3836 ],
            "Q": [ 3477 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1410 ],
            "E": [ 3836 ],
            "Q": [ 3441 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1412 ],
            "E": [ 3836 ],
            "Q": [ 3481 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3165 ],
            "E": [ 3836 ],
            "Q": [ 3505 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1414 ],
            "E": [ 3836 ],
            "Q": [ 3489 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1416 ],
            "E": [ 3836 ],
            "Q": [ 3493 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3166 ],
            "E": [ 3836 ],
            "Q": [ 3393 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3167 ],
            "E": [ 3836 ],
            "Q": [ 3509 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3168 ],
            "E": [ 3836 ],
            "Q": [ 3513 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3169 ],
            "E": [ 3836 ],
            "Q": [ 3517 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3156 ],
            "E": [ 3836 ],
            "Q": [ 3397 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3157 ],
            "E": [ 3836 ],
            "Q": [ 3401 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3487 ],
            "Q": [ 1152 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3499 ],
            "Q": [ 1362 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3407 ],
            "Q": [ 1331 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3411 ],
            "Q": [ 1178 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3415 ],
            "Q": [ 1300 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3419 ],
            "Q": [ 1245 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3423 ],
            "Q": [ 1252 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3427 ],
            "Q": [ 1260 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3431 ],
            "Q": [ 1268 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3435 ],
            "Q": [ 1275 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3439 ],
            "Q": [ 1282 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3447 ],
            "Q": [ 1186 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3503 ],
            "Q": [ 1200 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3451 ],
            "Q": [ 1195 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3455 ],
            "Q": [ 1212 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3459 ],
            "Q": [ 1221 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3463 ],
            "Q": [ 1339 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3467 ],
            "Q": [ 1229 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3471 ],
            "Q": [ 1237 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3475 ],
            "Q": [ 1348 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3479 ],
            "Q": [ 1357 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3443 ],
            "Q": [ 1117 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3483 ],
            "Q": [ 1128 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3507 ],
            "Q": [ 1285 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3491 ],
            "Q": [ 1112 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3495 ],
            "Q": [ 1138 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3395 ],
            "Q": [ 1293 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3511 ],
            "Q": [ 1307 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3515 ],
            "Q": [ 1315 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3519 ],
            "Q": [ 1161 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3399 ],
            "Q": [ 1323 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3403 ],
            "Q": [ 1170 ],
            "R": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3838 ],
            "Q": [ 3176 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 300 ],
            "I3": [ 3766 ],
            "O": [ 3838 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 300 ],
            "I3": [ 3766 ],
            "O": [ 3837 ]
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 78 ],
            "I2": [ 77 ],
            "I3": [ 101 ],
            "O": [ 3766 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 77 ],
            "I2": [ 3839 ],
            "I3": [ 300 ],
            "O": [ 3840 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3839 ],
            "I2": [ 77 ],
            "I3": [ 76 ],
            "O": [ 3175 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3175 ],
            "I2": [ 389 ],
            "I3": [ 3841 ],
            "O": [ 3170 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3175 ],
            "I2": [ 389 ],
            "I3": [ 3842 ],
            "O": [ 3171 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 3766 ],
            "I3": [ 3842 ],
            "O": [ 3836 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 74 ],
            "O": [ 3842 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 3766 ],
            "I3": [ 3841 ],
            "O": [ 3835 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 3841 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 75 ],
            "I2": [ 3175 ],
            "I3": [ 300 ],
            "O": [ 3172 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 101 ],
            "O": [ 3839 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 74 ],
            "Q": [ 1254 ],
            "R": [ 3843 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3844 ],
            "Q": [ 1262 ],
            "R": [ 3843 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 3844 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 230 ],
            "Q": [ 1188 ],
            "R": [ 3845 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_2_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 3840 ],
            "O": [ 3845 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 221 ],
            "Q": [ 1154 ],
            "R": [ 3846 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_3_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 76 ],
            "I2": [ 3840 ],
            "I3": [ 75 ],
            "O": [ 3846 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 221 ],
            "Q": [ 1214 ],
            "R": [ 3847 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_4_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3840 ],
            "I2": [ 76 ],
            "I3": [ 75 ],
            "O": [ 3847 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 74 ],
            "Q": [ 1122 ],
            "R": [ 3848 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_5_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 75 ],
            "I2": [ 76 ],
            "I3": [ 3840 ],
            "O": [ 3848 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 74 ],
            "Q": [ 1163 ],
            "R": [ 3849 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_6_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3840 ],
            "I2": [ 76 ],
            "I3": [ 75 ],
            "O": [ 3849 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 75 ],
            "Q": [ 1197 ],
            "R": [ 3843 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3840 ],
            "I3": [ 76 ],
            "O": [ 3843 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:751_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3840 ],
            "Q": [ 3850 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:751_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 3850 ],
            "I2": [ 3851 ],
            "I3": [ 3852 ],
            "O": [ 3853 ]
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:751_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3179 ],
            "I3": [ 3853 ],
            "O": [ 268 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3165 ],
            "E": [ 3854 ],
            "Q": [ 70 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3855 ],
            "I2": [ 70 ],
            "I3": [ 2375 ],
            "O": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3857 ],
            "I1": [ 3858 ],
            "I2": [ 3859 ],
            "I3": [ 3860 ],
            "O": [ 3861 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3860 ],
            "CO": [ 3862 ],
            "I0": [ 3858 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3863 ],
            "CO": [ 3860 ],
            "I0": [ 3864 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3865 ],
            "CO": [ 3863 ],
            "I0": [ 3866 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3867 ],
            "CO": [ 3865 ],
            "I0": [ 3868 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3869 ],
            "CO": [ 3867 ],
            "I0": [ 3870 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3871 ],
            "CO": [ 3869 ],
            "I0": [ 3872 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3873 ],
            "CO": [ 3871 ],
            "I0": [ 3874 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3875 ],
            "CO": [ 3873 ],
            "I0": [ 3876 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3877 ],
            "CO": [ 3875 ],
            "I0": [ 3878 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3862 ],
            "CO": [ 3879 ],
            "I0": [ 3880 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3167 ],
            "E": [ 3854 ],
            "Q": [ 3881 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3168 ],
            "E": [ 3854 ],
            "Q": [ 3882 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3154 ],
            "E": [ 3854 ],
            "Q": [ 3857 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3155 ],
            "E": [ 3854 ],
            "Q": [ 3883 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1462 ],
            "E": [ 3854 ],
            "Q": [ 3884 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1464 ],
            "E": [ 3854 ],
            "Q": [ 3885 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1466 ],
            "E": [ 3854 ],
            "Q": [ 3886 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1468 ],
            "E": [ 3854 ],
            "Q": [ 3887 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1410 ],
            "E": [ 3854 ],
            "Q": [ 3888 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1412 ],
            "E": [ 3854 ],
            "Q": [ 3889 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1414 ],
            "E": [ 3854 ],
            "Q": [ 3890 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 1416 ],
            "E": [ 3854 ],
            "Q": [ 3891 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3169 ],
            "E": [ 3854 ],
            "Q": [ 3892 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3156 ],
            "E": [ 3854 ],
            "Q": [ 3893 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3157 ],
            "E": [ 3854 ],
            "Q": [ 3894 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3158 ],
            "E": [ 3854 ],
            "Q": [ 3895 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3159 ],
            "E": [ 3854 ],
            "Q": [ 3896 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3151 ],
            "E": [ 3854 ],
            "Q": [ 3855 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3152 ],
            "E": [ 3854 ],
            "Q": [ 3897 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3153 ],
            "E": [ 3854 ],
            "Q": [ 3898 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3899 ],
            "Q": [ 3900 ],
            "R": [ 3901 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3902 ],
            "I2": [ 3899 ],
            "I3": [ 3903 ],
            "O": [ 3904 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3905 ],
            "I1": [ 3906 ],
            "I2": [ 3907 ],
            "I3": [ 3908 ],
            "O": [ 3899 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3902 ],
            "I3": [ 3903 ],
            "O": [ 3901 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3902 ],
            "I3": [ 3903 ],
            "O": [ 3909 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3910 ],
            "E": [ 3909 ],
            "Q": [ 3911 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3912 ],
            "E": [ 3909 ],
            "Q": [ 3913 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3914 ],
            "E": [ 3909 ],
            "Q": [ 3915 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3890 ],
            "I1": [ 3915 ],
            "I2": [ 3916 ],
            "I3": [ 3917 ],
            "O": [ 3914 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3918 ],
            "E": [ 3909 ],
            "Q": [ 3917 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3891 ],
            "I2": [ 3917 ],
            "I3": [ 3916 ],
            "O": [ 3918 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3898 ],
            "I1": [ 3913 ],
            "I2": [ 3916 ],
            "I3": [ 3919 ],
            "O": [ 3912 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3920 ],
            "E": [ 3909 ],
            "Q": [ 3921 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3857 ],
            "I1": [ 3921 ],
            "I2": [ 3916 ],
            "I3": [ 3922 ],
            "O": [ 3920 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3923 ],
            "E": [ 3909 ],
            "Q": [ 3924 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3883 ],
            "I1": [ 3924 ],
            "I2": [ 3916 ],
            "I3": [ 3925 ],
            "O": [ 3923 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3926 ],
            "E": [ 3909 ],
            "Q": [ 3927 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3884 ],
            "I1": [ 3927 ],
            "I2": [ 3916 ],
            "I3": [ 3928 ],
            "O": [ 3926 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3929 ],
            "E": [ 3909 ],
            "Q": [ 3930 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3885 ],
            "I1": [ 3930 ],
            "I2": [ 3916 ],
            "I3": [ 3931 ],
            "O": [ 3929 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3932 ],
            "E": [ 3909 ],
            "Q": [ 3933 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3886 ],
            "I1": [ 3933 ],
            "I2": [ 3916 ],
            "I3": [ 3934 ],
            "O": [ 3932 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3935 ],
            "E": [ 3909 ],
            "Q": [ 3936 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3887 ],
            "I1": [ 3936 ],
            "I2": [ 3916 ],
            "I3": [ 3937 ],
            "O": [ 3935 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3938 ],
            "E": [ 3909 ],
            "Q": [ 3939 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3888 ],
            "I1": [ 3939 ],
            "I2": [ 3916 ],
            "I3": [ 3940 ],
            "O": [ 3938 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3941 ],
            "E": [ 3909 ],
            "Q": [ 3942 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3889 ],
            "I1": [ 3942 ],
            "I2": [ 3916 ],
            "I3": [ 3943 ],
            "O": [ 3941 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3897 ],
            "I1": [ 3911 ],
            "I2": [ 3916 ],
            "I3": [ 3944 ],
            "O": [ 3910 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3922 ],
            "CO": [ 3919 ],
            "I0": [ 3921 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3925 ],
            "CO": [ 3922 ],
            "I0": [ 3924 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3928 ],
            "CO": [ 3925 ],
            "I0": [ 3927 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3931 ],
            "CO": [ 3928 ],
            "I0": [ 3930 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3934 ],
            "CO": [ 3931 ],
            "I0": [ 3933 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3937 ],
            "CO": [ 3934 ],
            "I0": [ 3936 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3940 ],
            "CO": [ 3937 ],
            "I0": [ 3939 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3943 ],
            "CO": [ 3940 ],
            "I0": [ 3942 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3917 ],
            "CO": [ 3943 ],
            "I0": [ 3915 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3919 ],
            "CO": [ 3944 ],
            "I0": [ 3913 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3945 ],
            "I3": [ 3946 ],
            "O": [ 3902 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 3900 ],
            "I2": [ 3947 ],
            "I3": [ 2385 ],
            "O": [ 2387 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I1_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3948 ],
            "E": [ 1785 ],
            "Q": [ 3947 ],
            "R": [ 34 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I1_I2_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2127 ],
            "I1": [ 2227 ],
            "I2": [ 2374 ],
            "I3": [ 2125 ],
            "O": [ 3948 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3900 ],
            "O": [ 3949 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3949 ],
            "Q": [ 3946 ],
            "R": [ 3950 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3945 ],
            "I2": [ 3951 ],
            "I3": [ 3856 ],
            "O": [ 3952 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3953 ],
            "I1": [ 3954 ],
            "I2": [ 3955 ],
            "I3": [ 3956 ],
            "O": [ 3951 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3952 ],
            "I3": [ 3957 ],
            "O": [ 3958 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3856 ],
            "I3": [ 70 ],
            "O": [ 3957 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3945 ],
            "I3": [ 3859 ],
            "O": [ 3959 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3960 ],
            "I2": [ 3961 ],
            "I3": [ 3962 ],
            "O": [ 3859 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3877 ],
            "I1": [ 3878 ],
            "I2": [ 3876 ],
            "I3": [ 3874 ],
            "O": [ 3962 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3872 ],
            "I1": [ 3870 ],
            "I2": [ 3868 ],
            "I3": [ 3866 ],
            "O": [ 3961 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3864 ],
            "I1": [ 3858 ],
            "I2": [ 3880 ],
            "I3": [ 3963 ],
            "O": [ 3960 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3959 ],
            "I3": [ 3856 ],
            "O": [ 3964 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3965 ],
            "E": [ 3964 ],
            "Q": [ 3955 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3956 ],
            "I2": [ "1" ],
            "I3": [ 3966 ],
            "O": [ 3967 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3955 ],
            "I2": [ "1" ],
            "I3": [ 3968 ],
            "O": [ 3965 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3954 ],
            "I2": [ "1" ],
            "I3": [ 3953 ],
            "O": [ 3969 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3968 ],
            "CO": [ 3966 ],
            "I0": [ 3955 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3953 ],
            "CO": [ 3968 ],
            "I0": [ 3954 ],
            "I1": [ "1" ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESS_E": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3967 ],
            "E": [ 3964 ],
            "Q": [ 3956 ],
            "S": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESS_E_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3969 ],
            "E": [ 3964 ],
            "Q": [ 3954 ],
            "S": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3970 ],
            "E": [ 3964 ],
            "Q": [ 3953 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3953 ],
            "I2": [ 3893 ],
            "I3": [ 3856 ],
            "O": [ 3970 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3856 ],
            "I3": [ 3959 ],
            "O": [ 3971 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3856 ],
            "I3": [ 3945 ],
            "O": [ 3972 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3973 ],
            "E": [ 3972 ],
            "Q": [ 3963 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3897 ],
            "I1": [ 3963 ],
            "I2": [ 3859 ],
            "I3": [ 3879 ],
            "O": [ 3973 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3974 ],
            "E": [ 3972 ],
            "Q": [ 3880 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3975 ],
            "E": [ 3972 ],
            "Q": [ 3858 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3976 ],
            "E": [ 3972 ],
            "Q": [ 3877 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3890 ],
            "I2": [ 3977 ],
            "I3": [ 3856 ],
            "O": [ 3976 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3891 ],
            "I2": [ 3859 ],
            "I3": [ 3877 ],
            "O": [ 3977 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3898 ],
            "I2": [ 3861 ],
            "I3": [ 3856 ],
            "O": [ 3975 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3978 ],
            "E": [ 3972 ],
            "Q": [ 3864 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3857 ],
            "I2": [ 3979 ],
            "I3": [ 3856 ],
            "O": [ 3978 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3883 ],
            "I1": [ 3864 ],
            "I2": [ 3859 ],
            "I3": [ 3863 ],
            "O": [ 3979 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3980 ],
            "E": [ 3972 ],
            "Q": [ 3866 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3883 ],
            "I2": [ 3981 ],
            "I3": [ 3856 ],
            "O": [ 3980 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3884 ],
            "I1": [ 3866 ],
            "I2": [ 3859 ],
            "I3": [ 3865 ],
            "O": [ 3981 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3982 ],
            "E": [ 3972 ],
            "Q": [ 3868 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3884 ],
            "I2": [ 3983 ],
            "I3": [ 3856 ],
            "O": [ 3982 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3885 ],
            "I1": [ 3868 ],
            "I2": [ 3859 ],
            "I3": [ 3867 ],
            "O": [ 3983 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3984 ],
            "E": [ 3972 ],
            "Q": [ 3870 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3885 ],
            "I2": [ 3985 ],
            "I3": [ 3856 ],
            "O": [ 3984 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3886 ],
            "I1": [ 3870 ],
            "I2": [ 3859 ],
            "I3": [ 3869 ],
            "O": [ 3985 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3986 ],
            "E": [ 3972 ],
            "Q": [ 3872 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3886 ],
            "I2": [ 3987 ],
            "I3": [ 3856 ],
            "O": [ 3986 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3887 ],
            "I1": [ 3872 ],
            "I2": [ 3859 ],
            "I3": [ 3871 ],
            "O": [ 3987 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3988 ],
            "E": [ 3972 ],
            "Q": [ 3874 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3887 ],
            "I2": [ 3989 ],
            "I3": [ 3856 ],
            "O": [ 3988 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3888 ],
            "I1": [ 3874 ],
            "I2": [ 3859 ],
            "I3": [ 3873 ],
            "O": [ 3989 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3990 ],
            "E": [ 3972 ],
            "Q": [ 3876 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3888 ],
            "I2": [ 3991 ],
            "I3": [ 3856 ],
            "O": [ 3990 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3889 ],
            "I1": [ 3876 ],
            "I2": [ 3859 ],
            "I3": [ 3875 ],
            "O": [ 3991 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3992 ],
            "E": [ 3972 ],
            "Q": [ 3878 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3889 ],
            "I2": [ 3993 ],
            "I3": [ 3856 ],
            "O": [ 3992 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3890 ],
            "I1": [ 3878 ],
            "I2": [ 3859 ],
            "I3": [ 3877 ],
            "O": [ 3993 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3897 ],
            "I2": [ 3994 ],
            "I3": [ 3856 ],
            "O": [ 3974 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3898 ],
            "I1": [ 3880 ],
            "I2": [ 3859 ],
            "I3": [ 3862 ],
            "O": [ 3994 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3995 ],
            "I1": [ 3996 ],
            "I2": [ 3997 ],
            "I3": [ 3882 ],
            "O": [ 3945 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 61 ],
            "I2": [ 3892 ],
            "I3": [ 3998 ],
            "O": [ 3997 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ 65 ],
            "I2": [ 3892 ],
            "I3": [ 3881 ],
            "O": [ 3996 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 63 ],
            "I2": [ 3881 ],
            "I3": [ 3892 ],
            "O": [ 3995 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 59 ],
            "I2": [ 3892 ],
            "I3": [ 3881 ],
            "O": [ 3998 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3999 ],
            "E": [ 4000 ],
            "Q": [ 4001 ],
            "R": [ 3950 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4002 ],
            "I3": [ 4003 ],
            "O": [ 3999 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2376 ],
            "I1": [ 2375 ],
            "I2": [ 4003 ],
            "I3": [ 70 ],
            "O": [ 4000 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4002 ],
            "I3": [ 4001 ],
            "O": [ 4004 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 70 ],
            "O": [ 3950 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4005 ],
            "Q": [ 1364 ],
            "R": [ 4006 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4007 ],
            "Q": [ 1202 ],
            "R": [ 4006 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4008 ],
            "Q": [ 1115 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4010 ],
            "I2": [ 3890 ],
            "I3": [ 74 ],
            "O": [ 4008 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4011 ],
            "I2": [ 4012 ],
            "I3": [ 4002 ],
            "O": [ 4010 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4013 ],
            "E": [ 3958 ],
            "Q": [ 4011 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4011 ],
            "E": [ 3958 ],
            "Q": [ 4012 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4014 ],
            "I2": [ 4015 ],
            "I3": [ 3893 ],
            "O": [ 4013 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4016 ],
            "Q": [ 1144 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4017 ],
            "I2": [ 3891 ],
            "I3": [ 74 ],
            "O": [ 4016 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4018 ],
            "I2": [ 4019 ],
            "I3": [ 4002 ],
            "O": [ 4017 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4020 ],
            "E": [ 3958 ],
            "Q": [ 4018 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4018 ],
            "E": [ 3958 ],
            "Q": [ 4019 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4015 ],
            "I2": [ 4021 ],
            "I3": [ 3893 ],
            "O": [ 4020 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4014 ],
            "E": [ 3971 ],
            "Q": [ 4015 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4015 ],
            "E": [ 3971 ],
            "Q": [ 4021 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4015 ],
            "I1": [ 4021 ],
            "I2": [ 4022 ],
            "I3": [ 4023 ],
            "O": [ 4024 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3881 ],
            "Q": [ 1309 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3882 ],
            "Q": [ 1317 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3892 ],
            "Q": [ 1164 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3893 ],
            "Q": [ 1325 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3894 ],
            "Q": [ 1172 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3895 ],
            "Q": [ 1333 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3896 ],
            "Q": [ 1180 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3855 ],
            "Q": [ 1189 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4026 ],
            "I2": [ 4027 ],
            "I3": [ 4002 ],
            "O": [ 4007 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4026 ],
            "E": [ 3958 ],
            "Q": [ 4027 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4028 ],
            "E": [ 3958 ],
            "Q": [ 4026 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4029 ],
            "Q": [ 1155 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3897 ],
            "Q": [ 1198 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3898 ],
            "Q": [ 1215 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3857 ],
            "Q": [ 1223 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3883 ],
            "Q": [ 1342 ],
            "R": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_23_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4009 ],
            "I3": [ 74 ],
            "O": [ 4025 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4030 ],
            "I1": [ 4004 ],
            "I2": [ 4031 ],
            "I3": [ 74 ],
            "O": [ 4029 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4032 ],
            "E": [ 3904 ],
            "Q": [ 4031 ],
            "R": [ 3903 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4033 ],
            "I3": [ 4034 ],
            "O": [ 4032 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3855 ],
            "I2": [ 4031 ],
            "I3": [ 70 ],
            "O": [ 3903 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3917 ],
            "I1": [ 3915 ],
            "I2": [ 3942 ],
            "I3": [ 3939 ],
            "O": [ 4035 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3936 ],
            "I1": [ 3933 ],
            "I2": [ 3930 ],
            "I3": [ 3927 ],
            "O": [ 4036 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3924 ],
            "I1": [ 3921 ],
            "I2": [ 3913 ],
            "I3": [ 3911 ],
            "O": [ 4037 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4038 ],
            "Q": [ 1287 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4039 ],
            "I2": [ 70 ],
            "I3": [ 74 ],
            "O": [ 4038 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4040 ],
            "I2": [ 4041 ],
            "I3": [ 4002 ],
            "O": [ 4039 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4040 ],
            "E": [ 3958 ],
            "Q": [ 4041 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4042 ],
            "E": [ 3958 ],
            "Q": [ 4040 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4043 ],
            "I3": [ 3893 ],
            "O": [ 4042 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4024 ],
            "I1": [ 4044 ],
            "I2": [ 4045 ],
            "I3": [ 4046 ],
            "O": [ 4043 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4014 ],
            "I1": [ 4047 ],
            "I2": [ 4048 ],
            "I3": [ 3894 ],
            "O": [ 4044 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4049 ],
            "Q": [ 1231 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4050 ],
            "I2": [ 3884 ],
            "I3": [ 74 ],
            "O": [ 4049 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4051 ],
            "I2": [ 4052 ],
            "I3": [ 4002 ],
            "O": [ 4050 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4053 ],
            "E": [ 3958 ],
            "Q": [ 4051 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4051 ],
            "E": [ 3958 ],
            "Q": [ 4052 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4046 ],
            "I2": [ 4023 ],
            "I3": [ 3893 ],
            "O": [ 4053 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4054 ],
            "Q": [ 1239 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4055 ],
            "I2": [ 3885 ],
            "I3": [ 74 ],
            "O": [ 4054 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4056 ],
            "I2": [ 4057 ],
            "I3": [ 4002 ],
            "O": [ 4055 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4058 ],
            "E": [ 3958 ],
            "Q": [ 4056 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4056 ],
            "E": [ 3958 ],
            "Q": [ 4057 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4023 ],
            "I2": [ 4022 ],
            "I3": [ 3893 ],
            "O": [ 4058 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4059 ],
            "Q": [ 1351 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4060 ],
            "I2": [ 3886 ],
            "I3": [ 74 ],
            "O": [ 4059 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4061 ],
            "I2": [ 4062 ],
            "I3": [ 4002 ],
            "O": [ 4060 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4063 ],
            "E": [ 3958 ],
            "Q": [ 4061 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4061 ],
            "E": [ 3958 ],
            "Q": [ 4062 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4022 ],
            "I2": [ 4045 ],
            "I3": [ 3893 ],
            "O": [ 4063 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4023 ],
            "E": [ 3971 ],
            "Q": [ 4022 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4064 ],
            "Q": [ 1360 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4065 ],
            "I2": [ 3887 ],
            "I3": [ 74 ],
            "O": [ 4064 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4066 ],
            "I2": [ 4067 ],
            "I3": [ 4002 ],
            "O": [ 4065 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4068 ],
            "E": [ 3958 ],
            "Q": [ 4066 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4066 ],
            "E": [ 3958 ],
            "Q": [ 4067 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4045 ],
            "I2": [ 4048 ],
            "I3": [ 3893 ],
            "O": [ 4068 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4045 ],
            "E": [ 3971 ],
            "Q": [ 4048 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4022 ],
            "E": [ 3971 ],
            "Q": [ 4045 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4069 ],
            "Q": [ 1124 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4070 ],
            "I2": [ 3888 ],
            "I3": [ 74 ],
            "O": [ 4069 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4071 ],
            "I2": [ 4072 ],
            "I3": [ 4002 ],
            "O": [ 4070 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4073 ],
            "E": [ 3958 ],
            "Q": [ 4071 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4071 ],
            "E": [ 3958 ],
            "Q": [ 4072 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4048 ],
            "I2": [ 4047 ],
            "I3": [ 3893 ],
            "O": [ 4073 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4074 ],
            "Q": [ 1134 ],
            "R": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4075 ],
            "I2": [ 3889 ],
            "I3": [ 74 ],
            "O": [ 4074 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4076 ],
            "I2": [ 4077 ],
            "I3": [ 4002 ],
            "O": [ 4075 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4078 ],
            "E": [ 3958 ],
            "Q": [ 4076 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4076 ],
            "E": [ 3958 ],
            "Q": [ 4077 ],
            "R": [ 3856 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4047 ],
            "I2": [ 4014 ],
            "I3": [ 3893 ],
            "O": [ 4078 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4048 ],
            "E": [ 3971 ],
            "Q": [ 4047 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4047 ],
            "E": [ 3971 ],
            "Q": [ 4014 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 304 ],
            "I3": [ 300 ],
            "O": [ 4009 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4002 ],
            "I2": [ 4001 ],
            "I3": [ 4030 ],
            "O": [ 4005 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4002 ],
            "E": [ 4079 ],
            "Q": [ 4030 ],
            "R": [ 4080 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4001 ],
            "E": [ 4079 ],
            "Q": [ 4002 ],
            "R": [ 4080 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2376 ],
            "I1": [ 2375 ],
            "I2": [ 4003 ],
            "I3": [ 70 ],
            "O": [ 4079 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4003 ],
            "I3": [ 70 ],
            "O": [ 4080 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4009 ],
            "I3": [ 74 ],
            "O": [ 4006 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:706_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4081 ],
            "Q": [ 3852 ]
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:706_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 300 ],
            "I3": [ 304 ],
            "O": [ 4081 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4082 ],
            "Q": [ 4083 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4085 ],
            "Q": [ 4086 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4087 ],
            "I3": [ 4088 ],
            "O": [ 4085 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4087 ],
            "Q": [ 4088 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4087 ],
            "I3": [ 4086 ],
            "O": [ 4082 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4089 ],
            "Q": [ 4090 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4090 ],
            "O": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_o_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4092 ],
            "Q": [ 4093 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_o_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4087 ],
            "I3": [ 4083 ],
            "O": [ 4092 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_sync_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4093 ],
            "Q": [ 4094 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4095 ],
            "E": [ 4096 ],
            "Q": [ 2346 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4098 ],
            "E": [ 4096 ],
            "Q": [ 4099 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4100 ],
            "E": [ 4096 ],
            "Q": [ 4101 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4102 ],
            "E": [ 4096 ],
            "Q": [ 4103 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4104 ],
            "E": [ 4096 ],
            "Q": [ 4105 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4106 ],
            "E": [ 4096 ],
            "Q": [ 4107 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4108 ],
            "E": [ 4096 ],
            "Q": [ 4109 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4110 ],
            "E": [ 4096 ],
            "Q": [ 4111 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4112 ],
            "E": [ 4096 ],
            "Q": [ 4113 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4114 ],
            "E": [ 4096 ],
            "Q": [ 4115 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4116 ],
            "E": [ 4096 ],
            "Q": [ 4117 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4118 ],
            "E": [ 4096 ],
            "Q": [ 4119 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4120 ],
            "E": [ 4096 ],
            "Q": [ 4121 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4122 ],
            "E": [ 4096 ],
            "Q": [ 4123 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4124 ],
            "E": [ 4096 ],
            "Q": [ 4125 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4126 ],
            "E": [ 4096 ],
            "Q": [ 4127 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4128 ],
            "E": [ 4096 ],
            "Q": [ 4129 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4130 ],
            "E": [ 4096 ],
            "Q": [ 4131 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4132 ],
            "E": [ 4096 ],
            "Q": [ 4133 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4134 ],
            "E": [ 4096 ],
            "Q": [ 4135 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4136 ],
            "E": [ 4096 ],
            "Q": [ 4137 ],
            "R": [ 4097 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4103 ],
            "I3": [ 4138 ],
            "O": [ 4102 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4105 ],
            "I3": [ 4139 ],
            "O": [ 4104 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4099 ],
            "I3": [ 4140 ],
            "O": [ 4098 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4121 ],
            "I3": [ 4141 ],
            "O": [ 4120 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4125 ],
            "I3": [ 4142 ],
            "O": [ 4124 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4127 ],
            "I3": [ 4143 ],
            "O": [ 4126 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4129 ],
            "I3": [ 4144 ],
            "O": [ 4128 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4131 ],
            "I3": [ 4145 ],
            "O": [ 4130 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4133 ],
            "I3": [ 4146 ],
            "O": [ 4132 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4135 ],
            "I3": [ 4147 ],
            "O": [ 4134 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4137 ],
            "I3": [ 4148 ],
            "O": [ 4136 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4101 ],
            "I3": [ 4149 ],
            "O": [ 4100 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4107 ],
            "I3": [ 4150 ],
            "O": [ 4106 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4123 ],
            "O": [ 4122 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4109 ],
            "I3": [ 4151 ],
            "O": [ 4108 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4111 ],
            "I3": [ 4152 ],
            "O": [ 4110 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4113 ],
            "I3": [ 4153 ],
            "O": [ 4112 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4115 ],
            "I3": [ 4154 ],
            "O": [ 4114 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4117 ],
            "I3": [ 4155 ],
            "O": [ 4116 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2346 ],
            "I3": [ 4156 ],
            "O": [ 4095 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4119 ],
            "I3": [ 4123 ],
            "O": [ 4118 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4138 ],
            "CO": [ 4149 ],
            "I0": [ "0" ],
            "I1": [ 4103 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4139 ],
            "CO": [ 4138 ],
            "I0": [ "0" ],
            "I1": [ 4105 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4141 ],
            "CO": [ 4140 ],
            "I0": [ "0" ],
            "I1": [ 4121 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4142 ],
            "CO": [ 4141 ],
            "I0": [ "0" ],
            "I1": [ 4125 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4143 ],
            "CO": [ 4142 ],
            "I0": [ "0" ],
            "I1": [ 4127 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4144 ],
            "CO": [ 4143 ],
            "I0": [ "0" ],
            "I1": [ 4129 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4145 ],
            "CO": [ 4144 ],
            "I0": [ "0" ],
            "I1": [ 4131 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4146 ],
            "CO": [ 4145 ],
            "I0": [ "0" ],
            "I1": [ 4133 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4147 ],
            "CO": [ 4146 ],
            "I0": [ "0" ],
            "I1": [ 4135 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4148 ],
            "CO": [ 4147 ],
            "I0": [ "0" ],
            "I1": [ 4137 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4149 ],
            "CO": [ 4148 ],
            "I0": [ "0" ],
            "I1": [ 4101 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4150 ],
            "CO": [ 4139 ],
            "I0": [ "0" ],
            "I1": [ 4107 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4151 ],
            "CO": [ 4150 ],
            "I0": [ "0" ],
            "I1": [ 4109 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4152 ],
            "CO": [ 4151 ],
            "I0": [ "0" ],
            "I1": [ 4111 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4153 ],
            "CO": [ 4152 ],
            "I0": [ "0" ],
            "I1": [ 4113 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4154 ],
            "CO": [ 4153 ],
            "I0": [ "0" ],
            "I1": [ 4115 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4155 ],
            "CO": [ 4154 ],
            "I0": [ "0" ],
            "I1": [ 4117 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4123 ],
            "CO": [ 4155 ],
            "I0": [ "0" ],
            "I1": [ 4119 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4140 ],
            "CO": [ 4156 ],
            "I0": [ "0" ],
            "I1": [ 4099 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4157 ],
            "Q": [ 1341 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4159 ],
            "Q": [ 1350 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_1_D_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4160 ],
            "Q": [ 4159 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_1_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4159 ],
            "I3": [ 4087 ],
            "O": [ 4160 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2347 ],
            "Q": [ 1359 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_2_D_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4161 ],
            "Q": [ 2345 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_2_D_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4162 ],
            "I1": [ 389 ],
            "I2": [ 4094 ],
            "I3": [ 1462 ],
            "O": [ 4161 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4163 ],
            "Q": [ 1123 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 67 ],
            "I3": [ 4163 ],
            "O": [ 4164 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 61 ],
            "I2": [ 69 ],
            "I3": [ 4163 ],
            "O": [ 4165 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4164 ],
            "I1": [ 4165 ],
            "I2": [ 4166 ],
            "I3": [ 4167 ],
            "O": [ 4168 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4169 ],
            "I1": [ 4170 ],
            "I2": [ 4167 ],
            "I3": [ 4166 ],
            "O": [ 4171 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4166 ],
            "Q": [ 1133 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4167 ],
            "Q": [ 1114 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 72 ],
            "Q": [ 1143 ],
            "R": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4172 ],
            "E": [ 4173 ],
            "Q": [ 4157 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 4162 ],
            "I3": [ 4094 ],
            "O": [ 4173 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4157 ],
            "I2": [ 3155 ],
            "I3": [ 4094 ],
            "O": [ 4172 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4157 ],
            "I2": [ 4094 ],
            "I3": [ 4173 ],
            "O": [ 4174 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4175 ],
            "E": [ 4174 ],
            "Q": [ 2347 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFER_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4094 ],
            "I3": [ 1468 ],
            "O": [ 4175 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4176 ],
            "E": [ 4174 ],
            "Q": [ 4163 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_1": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4177 ],
            "E": [ 4174 ],
            "Q": [ 4166 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1412 ],
            "I3": [ 4094 ],
            "O": [ 4177 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4178 ],
            "E": [ 4174 ],
            "Q": [ 4167 ],
            "S": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1414 ],
            "I3": [ 4094 ],
            "O": [ 4178 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 57 ],
            "I2": [ 65 ],
            "I3": [ 4163 ],
            "O": [ 4169 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 63 ],
            "I3": [ 4163 ],
            "O": [ 4170 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1410 ],
            "I3": [ 4094 ],
            "O": [ 4176 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 300 ],
            "I3": [ 4162 ],
            "O": [ 4158 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4179 ],
            "Q": [ 3851 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 300 ],
            "I3": [ 4162 ],
            "O": [ 4179 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4162 ],
            "I1": [ 389 ],
            "I2": [ 4094 ],
            "I3": [ 1464 ],
            "O": [ 4180 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFR_D": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4180 ],
            "Q": [ 4097 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 76 ],
            "I2": [ 3841 ],
            "I3": [ 303 ],
            "O": [ 4162 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4181 ],
            "E": [ 4174 ],
            "Q": [ 72 ],
            "R": [ 4084 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4094 ],
            "I3": [ 1416 ],
            "O": [ 4181 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4171 ],
            "I1": [ 4168 ],
            "I2": [ 72 ],
            "I3": [ 4097 ],
            "O": [ 4096 ]
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2345 ],
            "I1": [ 2346 ],
            "I2": [ 2347 ],
            "I3": [ 72 ],
            "O": [ 4087 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4182 ],
            "Q": [ 4089 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4183 ],
            "Q": [ 4182 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4184 ],
            "Q": [ 4183 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4185 ],
            "Q": [ 4184 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4186 ],
            "Q": [ 4185 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4187 ],
            "Q": [ 4186 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.rstn_gen_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ "1" ],
            "Q": [ 4187 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.sys_rstn_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4188 ],
            "Q": [ 4189 ],
            "R": [ 4091 ]
          }
        },
        "neorv32_inst.sys_rstn_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4090 ],
            "I3": [ 4093 ],
            "O": [ 4188 ]
          }
        },
        "neorv32_inst.sys_rstn_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4189 ],
            "O": [ 34 ]
          }
        },
        "pll_inst": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
            "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
            "DIVF": "0101111",
            "DIVQ": "101",
            "DIVR": "0000",
            "ENABLE_ICEGATE": "0",
            "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
            "FDA_FEEDBACK": "0000",
            "FDA_RELATIVE": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001",
            "PLLOUT_SELECT": "GENCLK",
            "SHIFTREG_DIV_MODE": "0",
            "TEST_MODE": "0"
          },
          "attributes": {
          },
          "port_directions": {
            "BYPASS": "input",
            "DYNAMICDELAY": "input",
            "EXTFEEDBACK": "input",
            "LATCHINPUTVALUE": "input",
            "LOCK": "output",
            "PLLOUTCORE": "output",
            "PLLOUTGLOBAL": "output",
            "REFERENCECLK": "input",
            "RESETB": "input",
            "SCLK": "input",
            "SDI": "input",
            "SDO": "output"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "DYNAMICDELAY": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EXTFEEDBACK": [ "0" ],
            "LATCHINPUTVALUE": [ "0" ],
            "LOCK": [ 4190 ],
            "PLLOUTCORE": [ 4191 ],
            "PLLOUTGLOBAL": [ 30 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ],
            "SCLK": [ "0" ],
            "SDI": [ "0" ],
            "SDO": [ 4192 ]
          }
        },
        "pll_rstn_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4190 ],
            "O": [ 4091 ]
          }
        },
        "uart_rxd_i_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 3 ],
            "Q": [ 4193 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4194 ],
            "Q": [ 4195 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4196 ],
            "E": [ 3971 ],
            "Q": [ 4197 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D_Q_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4197 ],
            "E": [ 3971 ],
            "Q": [ 4046 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4046 ],
            "E": [ 3971 ],
            "Q": [ 4023 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4197 ],
            "O": [ 4028 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4195 ],
            "Q": [ 4198 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4198 ],
            "Q": [ 4196 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4198 ],
            "I2": [ 4195 ],
            "I3": [ 4196 ],
            "O": [ 4199 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4199 ],
            "E": [ 3952 ],
            "Q": [ 2375 ],
            "R": [ 3957 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFFESR_D_Q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 2375 ],
            "Q": [ 2376 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFFESR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 4004 ],
            "I2": [ 304 ],
            "I3": [ 300 ],
            "O": [ 4003 ]
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4193 ],
            "Q": [ 4194 ]
          }
        },
        "uart_txd_o_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4200 ],
            "Q": [ 4 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4201 ],
            "I3": [ 3946 ],
            "O": [ 4200 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4202 ],
            "E": [ 4203 ],
            "Q": [ 4201 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4034 ],
            "I1": [ 4033 ],
            "I2": [ 4204 ],
            "I3": [ 3903 ],
            "O": [ 4202 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4205 ],
            "E": [ 4203 ],
            "Q": [ 3907 ],
            "R": [ 4206 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3908 ],
            "I2": [ "1" ],
            "I3": [ 4207 ],
            "O": [ 4208 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3907 ],
            "I2": [ "1" ],
            "I3": [ 4209 ],
            "O": [ 4205 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3906 ],
            "I2": [ "1" ],
            "I3": [ 3905 ],
            "O": [ 4210 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4209 ],
            "CO": [ 4207 ],
            "I0": [ 3907 ],
            "I1": [ "1" ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3905 ],
            "CO": [ 4209 ],
            "I0": [ 3906 ],
            "I1": [ "1" ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3903 ],
            "O": [ 4206 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESS_E": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4208 ],
            "E": [ 4203 ],
            "Q": [ 3908 ],
            "S": [ 4206 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESS_E_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4210 ],
            "E": [ 4203 ],
            "Q": [ 3906 ],
            "S": [ 4206 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4211 ],
            "E": [ 4203 ],
            "Q": [ 3905 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFE_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3893 ],
            "I2": [ 3905 ],
            "I3": [ 3903 ],
            "O": [ 4211 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4034 ],
            "I1": [ 4033 ],
            "I2": [ 3903 ],
            "I3": [ 4203 ],
            "O": [ 4212 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4213 ],
            "E": [ 4212 ],
            "Q": [ 4214 ],
            "S": [ 4215 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4216 ],
            "I2": [ 1466 ],
            "I3": [ 1462 ],
            "O": [ 4213 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4217 ],
            "I1": [ 1416 ],
            "I2": [ 1414 ],
            "I3": [ 3894 ],
            "O": [ 4216 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1412 ],
            "I1": [ 1410 ],
            "I2": [ 1468 ],
            "I3": [ 1464 ],
            "O": [ 4217 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1462 ],
            "I2": [ 4214 ],
            "I3": [ 3903 ],
            "O": [ 4218 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3903 ],
            "I3": [ 3893 ],
            "O": [ 4215 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4218 ],
            "E": [ 4212 ],
            "Q": [ 4219 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4220 ],
            "E": [ 4212 ],
            "Q": [ 4221 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_1_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1466 ],
            "I2": [ 4221 ],
            "I3": [ 3903 ],
            "O": [ 4222 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4222 ],
            "E": [ 4212 ],
            "Q": [ 4223 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_2_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1468 ],
            "I2": [ 4223 ],
            "I3": [ 3903 ],
            "O": [ 4224 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4224 ],
            "E": [ 4212 ],
            "Q": [ 4225 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_3_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1410 ],
            "I2": [ 4225 ],
            "I3": [ 3903 ],
            "O": [ 4226 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4226 ],
            "E": [ 4212 ],
            "Q": [ 4227 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_4_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1412 ],
            "I2": [ 4227 ],
            "I3": [ 3903 ],
            "O": [ 4228 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4228 ],
            "E": [ 4212 ],
            "Q": [ 4229 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_5_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1414 ],
            "I2": [ 4229 ],
            "I3": [ 3903 ],
            "O": [ 4230 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4230 ],
            "E": [ 4212 ],
            "Q": [ 4231 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_6_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1416 ],
            "I2": [ 4231 ],
            "I3": [ 3903 ],
            "O": [ 4232 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4232 ],
            "E": [ 4212 ],
            "Q": [ 4204 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4033 ],
            "I3": [ 74 ],
            "O": [ 3854 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 74 ],
            "I2": [ 3855 ],
            "I3": [ 70 ],
            "O": [ 4034 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 304 ],
            "I3": [ 389 ],
            "O": [ 4033 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1464 ],
            "I2": [ 4219 ],
            "I3": [ 3903 ],
            "O": [ 4220 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3916 ],
            "I3": [ 3909 ],
            "O": [ 4203 ]
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4035 ],
            "I1": [ 4037 ],
            "I2": [ 4036 ],
            "I3": [ 3903 ],
            "O": [ 3916 ]
          }
        }
      },
      "netnames": {
        "clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "gpio_o": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
          }
        },
        "neorv32_inst.cfs_in_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst cfs_in_i"
          }
        },
        "neorv32_inst.cfs_out_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst cfs_out_o"
          }
        },
        "neorv32_inst.clk_div": {
          "hide_name": 0,
          "bits": [ 9, 11, 27, 26, 24, 22, 20, 18, 16, 14, 29, 33 ],
          "attributes": {
            "hdlname": "neorv32_inst clk_div"
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 37, 36, 45, 44, 43, 42, 41, 40, 39, 38, 35, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "neorv32_inst.clk_div_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 9, 10, 25, 23, 21, 19, 17, 15, 12, 13, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.clk_div_ff": {
          "hide_name": 0,
          "bits": [ 53, 52, 51, "x", "x", 50, 49, "x", "x", 48, 47, 46 ],
          "attributes": {
            "hdlname": "neorv32_inst clk_div_ff"
          }
        },
        "neorv32_inst.clk_gen": {
          "hide_name": 0,
          "bits": [ 69, 67, 65, 63, 61, 59, 57, 55 ],
          "attributes": {
            "hdlname": "neorv32_inst clk_gen"
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_gen_en": {
          "hide_name": 0,
          "bits": [ 73, 71, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst clk_gen_en"
          }
        },
        "neorv32_inst.clk_gen_en_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "neorv32_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst clk_i"
          }
        },
        "neorv32_inst.fencei_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst fencei_o"
          }
        },
        "neorv32_inst.gpio_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst gpio_i"
          }
        },
        "neorv32_inst.gpio_o": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055, 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
            "hdlname": "neorv32_inst gpio_o"
          }
        },
        "neorv32_inst.jtag_tck_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst jtag_tck_i"
          }
        },
        "neorv32_inst.jtag_tdi_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst jtag_tdi_i"
          }
        },
        "neorv32_inst.jtag_tdo_o": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst jtag_tdo_o"
          }
        },
        "neorv32_inst.jtag_tms_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst jtag_tms_i"
          }
        },
        "neorv32_inst.jtag_trst_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst jtag_trst_i"
          }
        },
        "neorv32_inst.mext_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst mext_irq_i"
          }
        },
        "neorv32_inst.msw_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst msw_irq_i"
          }
        },
        "neorv32_inst.mtime_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst mtime_i"
          }
        },
        "neorv32_inst.mtime_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst mtime_irq_i"
          }
        },
        "neorv32_inst.mtime_o": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst mtime_o"
          }
        },
        "neorv32_inst.neoled_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neoled_o"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 79, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 82, 220, 81, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.3.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.4.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.5.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.6.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.7.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.acc_en": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst acc_en"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.rdata": {
          "hide_name": 0,
          "bits": [ 86, 90, 94, 98, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 148, 152, 156, 160, 164, 168, 172, 176, 180, 184, 188, 192, 196, 200, 204, 208, 212, 216 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst rdata"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.rden": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst rden"
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.rden_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst:593": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_boot_rom_inst_true.neorv32_boot_rom_inst:593"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control": {
          "hide_name": 0,
          "bits": [ 238, 242, 241, 237, 235, 250 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst control"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.control_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 242, 239, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst err_i"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 245, 246, 247, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 254, 1372, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 252, 256, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 258, 1570, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 104, 268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 269, 1366, 253, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_i_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 246, 104, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.err_o": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst err_o"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_bus_keeper_inst:563": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_bus_keeper_inst:563"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.A": {
          "hide_name": 0,
          "bits": [ "1", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.B": {
          "hide_name": 0,
          "bits": [ 4253, 4254, 4255, "0", "0", "0", "1", "0", "0", "0", 4256, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 10"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4257, 4258, 4259, "0", "0", "0", 4260, "0", "0", "0", 4261, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 6 10"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4257, "0", 4260, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4258, "0", "0", 4261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 3"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4259, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.S": {
          "hide_name": 0,
          "bits": [ 4262, 4263, 4260, 4264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y": {
          "hide_name": 0,
          "bits": [ 284, 278, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_B": {
          "hide_name": 0,
          "bits": [ 4265, 4266, 4259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 272, 275, 276, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 282, 283, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 279, 275, 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 272, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 289, 273, 290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q": {
          "hide_name": 0,
          "bits": [ 285, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1065.Y_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_Q": {
          "hide_name": 0,
          "bits": [ 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.A": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.B": {
          "hide_name": 0,
          "bits": [ 4267, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4268, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4268, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.S": {
          "hide_name": 0,
          "bits": [ 4262, 4269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1068.Y_B": {
          "hide_name": 0,
          "bits": [ 4268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.A": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.B": {
          "hide_name": 0,
          "bits": [ "0", 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.S": {
          "hide_name": 0,
          "bits": [ 4271, 4260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.1070.Y_B": {
          "hide_name": 0,
          "bits": [ 4270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_bus_addr_i": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst ca_bus_addr_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_bus_rdata_o": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst ca_bus_rdata_o"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_bus_wdata_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst ca_bus_wdata_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst ca_rd_req_buf"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 296, 281, 297, 295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 233, 298, 219, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 74, 4004, 304, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 308, 309, 310, 311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 316, 317, 318, 319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 332, 333, 334, 335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 312, 313, 314, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst ca_wr_req_buf"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 289, 276, 275, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 358, 359, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_4_O": {
          "hide_name": 0,
          "bits": [ 303, 76, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 369, 370, 371, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 286, 287, 288, 368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 288, 104, 287, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 381, 378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_I3": {
          "hide_name": 0,
          "bits": [ 381, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O": {
          "hide_name": 0,
          "bits": [ 219, 298, 299, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 304, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 381, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 391, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 392, 393, 394, 329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 233, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 397, 398, 399, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 400, 401, 402, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 83, 306, 307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 328, 329, 330, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i": {
          "hide_name": 0,
          "bits": [ "0", "0", 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_addr_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_10_D": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_11_D": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_12_D": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_13_D": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_14_D": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_15_D": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_16_D": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_17_D": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_18_D": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_19_D": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_20_D": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_21_D": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_22_D": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_23_D": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_24_D": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_25_D": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_26_D": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_27_D": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_28_D": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_29_D": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_3_D": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_5_D": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_6_D": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_7_D": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_8_D": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_9_D": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 301, 417, 442, 441, 440, 439, 432, 420, 418, 419, 438, 437, 436, 435, 434, 433, 431, 430, 429, 428, 427, 426, 425, 424, 423, 421, 422, 443, 444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_ben_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_ben_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_lock_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_lock_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_rdata_o": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_rdata_o"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_wdata_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_wdata_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_bus_we_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_bus_we_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_rd_req_buf"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_req_buffered": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_req_buffered"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.cb_wr_req_buf": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst cb_wr_req_buf"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.p_bus_addr_o": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst p_bus_addr_o",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.p_bus_err_i": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst p_bus_err_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.p_bus_rdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst p_bus_rdata_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.p_bus_wdata_o": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst p_bus_wdata_o"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst:318": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst:318"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst:327": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst:327"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst:336": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst:336",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_busswitch_inst:338": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_busswitch_inst:338"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.d_bus_addr_o": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst d_bus_addr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.d_bus_priv_o": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst d_bus_priv_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.d_bus_rdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst d_bus_rdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.d_bus_wdata_o": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst d_bus_wdata_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.db_halt_req_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst db_halt_req_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.firq_i": {
          "hide_name": 0,
          "bits": [ 4272, "0", 4273, 3900, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst firq_i",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_addr_o": {
          "hide_name": 0,
          "bits": [ "0", "0", 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_addr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_ben_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_ben_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_fence_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_fence_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_lock_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_lock_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_priv_o": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_priv_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_rdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_rdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_wdata_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_wdata_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.i_bus_we_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst i_bus_we_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.mext_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst mext_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.msw_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst msw_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.mtime_irq_i": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst mtime_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.B": {
          "hide_name": 0,
          "bits": [ 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 685, 688, 529, 772, 539, 803, 537, 808, 811, 815, 691, 694, 700, 705, 707, 709, 711, 714, 717, 719, 750, 752, 754, 756, 759, 761, 763, 765, 767, 769, 775, 780, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S": {
          "hide_name": 0,
          "bits": [ 4338, 4339, 509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 511, 509, 512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_I1_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 528, 772, 513, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 520, 521, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 522, 513, 542, 530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 528, 539, 513, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 523, 534, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 535, 1020, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 541, 527, 542, 540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2896, 2736, 543, 547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835.S_SB_LUT4_I2_O_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 544, 545, 546, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.add_o": {
          "hide_name": 0,
          "bits": [ 660, 612, 526, 671, 541, 664, 648, 604, 561, 557, 656, 652, 644, 640, 636, 632, 628, 624, 620, 616, 608, 600, 596, 592, 588, 584, 580, 576, 572, 568, 683, 679 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst add_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res": {
          "hide_name": 0,
          "bits": [ 660, 612, 526, 671, 541, 664, 648, 604, 561, 557, 656, 652, 644, 640, 636, 632, 628, 624, 620, 616, 608, 600, 596, 592, 588, 584, 580, 576, 572, 568, 683, 679, 676 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst addsub_res"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 659, 611, 564, 670, 667, 663, 647, 603, 560, 556, 655, 651, 643, 639, 635, 631, 627, 623, 619, 615, 607, 599, 595, 591, 587, 583, 579, 575, 571, 567, 682, 678, 675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.cp_res": {
          "hide_name": 0,
          "bits": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst cp_res",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i": {
          "hide_name": 0,
          "bits": [ 685, 688, 529, 772, 539, 803, 537, 808, 811, 815, 691, 694, 700, 705, 707, 709, 711, 714, 717, 719, 750, 752, 754, 756, 759, 761, 763, 765, 767, 769, 775, 780 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst csr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_11_R": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_12_R": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 734, 735, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 724, 727, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 735, 740, 728, 726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2447, 788, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 738, 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 737, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 731, 733, 730, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_1_R_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 745, 799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_24_R": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_2_R": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_30_R": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_30_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 702, 776, 777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 782, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 784, 791, 788, 785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 728, 786, 787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 792, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 741, 742, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1505, 796, 797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 730, 733, 794, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 782, 783, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_31_R_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 698, 696, 715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_3_R": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_4_R": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_6_R": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_7_R": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 702, 703, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_8_R_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 724, 813, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_9_R": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 816, 722, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 720, 721, 722, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst ctrl_i",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.fpu_flags_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst fpu_flags_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i": {
          "hide_name": 0,
          "bits": [ 963, 957, 946, 939, 932, 928, 925, 922, 919, 916, 912, 903, 895, 891, 887, 883, 877, 871, 865, 856, 852, 845, 990, 986, 982, 978, 974, 970, 955, 901, 843, 841 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst imm_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 857, 850, 858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_13_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 866, 850, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 872, 624, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 872, 850, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_15_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 878, 850, 879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 888, 850, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 892, 850, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 904, 905, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 906, 907, 908, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_26_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 789, 913, 929, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 933, 541, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 933, 934, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 940, 671, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_28_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 940, 941, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 947, 526, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_29_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 947, 948, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 958, 612, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_30_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 958, 959, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_31_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 964, 735, 965, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 846, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 992, 848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 734, 913, 961, 937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 966, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 906, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 910, 848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 992, 741, 993, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.imm_i_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst ctrl_i",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.imm_i": {
          "hide_name": 0,
          "bits": [ 963, 957, 946, 939, 932, 928, 925, 922, 919, 916, 912, 903, 895, 891, 887, 883, 877, 871, 865, 856, 852, 845, 990, 986, 982, 978, 974, 970, 955, 901, 843, 841 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst imm_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.res_o": {
          "hide_name": 0,
          "bits": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst res_o",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.rs1_i": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst rs1_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.rs2_i": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst rs2_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.start_i": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst start_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.start_i_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 510, 509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst:6838": {
          "hide_name": 0,
          "bits": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst neorv32_cpu_cp_shifter_inst:6838",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.opa": {
          "hide_name": 0,
          "bits": [ 658, 610, 563, 669, 666, 662, 646, 602, 559, 555, 654, 650, 642, 638, 634, 630, 626, 622, 618, 614, 606, 598, 594, 590, 586, 582, 578, 574, 570, 566, 681, 674 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst opa"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i": {
          "hide_name": 0,
          "bits": [ "0", 1024, 490, 488, 486, 484, 482, 480, 478, 476, 474, 472, 468, 466, 464, 462, 460, 458, 456, 454, 452, 449, 505, 503, 501, 499, 497, 495, 493, 491, 469, 506 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst pc2_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 888, 636, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 892, 640, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 896, 850, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 904, 652, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 656, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 917, 557, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 920, 561, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 923, 604, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 926, 648, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 884, 850, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 849, 600, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_11_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 735, 854, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 742, 899, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 743, 953, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 744, 968, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 790, 972, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 730, 976, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 789, 980, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 731, 984, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 943, 988, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 848, 950, 1085, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 846, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i_SB_DFFES_Q_D": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.rs1_i": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst rs1_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.rs2_i": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst rs2_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst:840": {
          "hide_name": 0,
          "bits": [ 660, 612, 526, 671, 541, 664, 648, 604, 561, 557, 656, 652, 644, 640, 636, 632, 628, 624, 620, 616, 608, 600, 596, 592, 588, 584, 580, 576, 572, 568, 683, 679 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst:840"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst:841": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_alu_inst:841"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6913.B": {
          "hide_name": 0,
          "bits": [ "0", 379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6913.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6913.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6913.Y_B": {
          "hide_name": 0,
          "bits": [ 4343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4344, "0", "0", "0", "0", 4345, "0", "0", "0", "0", 4346, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 5 10"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4344, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4345, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", 4346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.S": {
          "hide_name": 0,
          "bits": [ 4344, 4345, 4346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6945.Y_B": {
          "hide_name": 0,
          "bits": [ 4344, 4345, 4346, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6969.A": {
          "hide_name": 0,
          "bits": [ 1434, 1432, 1428, 1426, 1424, 1422, 1420, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6969.B": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 1460, 1458, 1452, 1430, 1408, 1406, 1456, 1454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6969.Y": {
          "hide_name": 0,
          "bits": [ 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.A": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B": {
          "hide_name": 0,
          "bits": [ 4347, 4348, 4349, 4350, 4351, 4351, 377, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4352, 4353, 4354, 4355, 4356, 4356, 4357, 4357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4352, 4356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4353, 4356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4354, 4357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6971.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4355, 4357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7003.A": {
          "hide_name": 0,
          "bits": [ 1402, 1401, 1400, 1399, 549, 1387, 1378, 1377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7003.B": {
          "hide_name": 0,
          "bits": [ 1398, 1397, 1396, 1395, 551, 1394, 1393, 1392, 1391, 1390, 1389, 1388, 548, 1386, 1385, 1384, 1383, 1382, 1381, 1380, 550, 1379, 1404, 1403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7003.S": {
          "hide_name": 0,
          "bits": [ 4344, 4345, 4346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7187.A": {
          "hide_name": 0,
          "bits": [ 1398, 1397, 1396, 1395, 551, 1394, 1393, 1392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.A": {
          "hide_name": 0,
          "bits": [ 1391, 1390, 1389, 1388, 548, 1386, 1385, 1384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B": {
          "hide_name": 0,
          "bits": [ 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7191.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.A": {
          "hide_name": 0,
          "bits": [ 1383, 1382, 1381, 1380, 550, 1379, 1404, 1403, 1402, 1401, 1400, 1399, 549, 1387, 1378, 1377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B": {
          "hide_name": 0,
          "bits": [ 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4358, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376, 4376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4367, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[10].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[11].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[12].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[13].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[14].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[15].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4367, 4377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7194.Y_B": {
          "hide_name": 0,
          "bits": [ 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378, 4378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.addr_i": {
          "hide_name": 0,
          "bits": [ 660, 612, 526, 671, 541, 664, 648, 604, 561, 557, 656, 652, 644, 640, 636, 632, 628, 624, 620, 616, 608, 600, 596, 592, 588, 584, 580, 576, 572, 568, 683, 679 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst addr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.be_instr_o": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst be_instr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst ctrl_i",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter": {
          "hide_name": 0,
          "bits": [ 260, 261, 1096, 251 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst d_arbiter"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_addr_o": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst d_bus_addr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst d_bus_rdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1106, 1107, 1108, 1109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_11_I0": {
          "hide_name": 0,
          "bits": [ 1116, 1117, 1118, 1119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_12_I0": {
          "hide_name": 0,
          "bits": [ 1127, 1128, 1129, 1130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_13_I0": {
          "hide_name": 0,
          "bits": [ 1137, 1138, 1139, 1140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1147, 1107, 1148, 1149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 1156, 1107, 1157, 1158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1165, 1107, 1166, 1167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1173, 1107, 1174, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1181, 1107, 1182, 1183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1190, 1098, 1191, 1192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1102, 1098, 1103, 1104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1207, 1098, 1208, 1209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1216, 1098, 1217, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1224, 1107, 1225, 1226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 1232, 1098, 1233, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1240, 1098, 1241, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 1247, 1098, 1248, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1255, 1098, 1256, 1257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 1263, 1098, 1264, 1265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 1270, 1098, 1271, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 1277, 1098, 1278, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1203, 1098, 1204, 1205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_30_I0": {
          "hide_name": 0,
          "bits": [ 1292, 1293, 1294, 1295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_31_I0": {
          "hide_name": 0,
          "bits": [ 1299, 1300, 1301, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1288, 1098, 1289, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1310, 1098, 1311, 1312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 1318, 1098, 1319, 1320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1326, 1098, 1327, 1328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1334, 1098, 1335, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1343, 1098, 1344, 1345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 1352, 1107, 1353, 1354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1097, 1098, 1099, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_wdata_o": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst d_bus_wdata_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i": {
          "hide_name": 0,
          "bits": [ "0", 370, 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst fetch_pc_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_addr_o": {
          "hide_name": 0,
          "bits": [ "0", "0", 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_addr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_ben_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_ben_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_fence_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_fence_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_lock_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_lock_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_rdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_rdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_wdata_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_wdata_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_bus_we_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_bus_we_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_misaligned": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst i_misaligned"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.i_misaligned_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 288, 286, 272, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.if_pmp_fault": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst if_pmp_fault"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.instr_o": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst instr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ld_pmp_fault": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst ld_pmp_fault"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst ma_instr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFE_D_Q": {
          "hide_name": 0,
          "bits": [ 1370, 1368, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ma_instr_o_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 269, 1372, 1365, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst mar"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar_o": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst mar_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi": {
          "hide_name": 0,
          "bits": [ 1398, 1397, 1396, 1395, 551, 1394, 1393, 1392, 1391, 1390, 1389, 1388, 548, 1386, 1385, 1384, 1383, 1382, 1381, 1380, 550, 1379, 1404, 1403, 1402, 1401, 1400, 1399, 549, 1387, 1378, 1377 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst mdi"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 1460, 1458, 1452, 1430, 1408, 1406, 1456, 1454, 1450, 1448, 1446, 1444, 1442, 1440, 1438, 1436, 1434, 1432, 1428, 1426, 1424, 1422, 1420, 1418 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst mdo"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.pmp_addr_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst pmp_addr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.pmp_ctrl_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst pmp_ctrl_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.st_pmp_fault": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst st_pmp_fault"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.wdata_i": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst wdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:851": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:851"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:853": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:853"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:854": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:854"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:856": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:856"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:863": {
          "hide_name": 0,
          "bits": [ "0", "0", 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:863"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:864": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:864"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:865": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:865"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:866": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:866"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:868": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:868"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:869": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:869"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:870": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:870"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst:871": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_bus_inst:871"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S": {
          "hide_name": 0,
          "bits": [ 4379, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 373, 374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:268.22-268.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1471, 374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_I2_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1471, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.S_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_B": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1472, 1365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1374, 1373, 450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 370, 1365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2588.Y_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2589.S": {
          "hide_name": 0,
          "bits": [ 4379, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2589.Y": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2589.Y_B": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S": {
          "hide_name": 0,
          "bits": [ 4380, 1476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1477, 1476, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_1_D": {
          "hide_name": 0,
          "bits": [ 1480, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 1480, 1479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I1_O_SB_DFFESR_E_Q": {
          "hide_name": 0,
          "bits": [ 372, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:268.22-268.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 259, 258, 1481, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1490, 1506, 1483, 1792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1490, 1491, 1484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 734, 735, 1492, 1493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1494, 1492, 1495, 1484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 1495, 1503, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2700.S_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 516, 511, 1801, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.A": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.B": {
          "hide_name": 0,
          "bits": [ 907, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4381, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4381, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859.Y_B": {
          "hide_name": 0,
          "bits": [ 4381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.A": {
          "hide_name": 0,
          "bits": [ 734, 950, 943, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B": {
          "hide_name": 0,
          "bits": [ 961, 951, 944, 936, "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4382, 4383, 4384, 4385, "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4382, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4383, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4384, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4385, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862.Y_B": {
          "hide_name": 0,
          "bits": [ 4382, 4383, 4384, 4385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.A": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.B": {
          "hide_name": 0,
          "bits": [ 907, "0", 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4386, "0", 4387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4386, "0", 4387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.A": {
          "hide_name": 0,
          "bits": [ 741, 741, 741, 741, 741, 741, 741, 741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B": {
          "hide_name": 0,
          "bits": [ 376, 378, 524, 1058, 881, 875, 869, 861, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4388, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4389, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4390, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4391, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4392, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4393, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4394, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4395, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875.Y_B": {
          "hide_name": 0,
          "bits": [ 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.A": {
          "hide_name": 0,
          "bits": [ 741, 741, 741, 741, 741, 741, 741, 741, 741, 741, 741, 741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B": {
          "hide_name": 0,
          "bits": [ 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4396, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[10].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4406, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[11].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4407, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4397, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4398, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4399, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4400, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4401, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4402, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4403, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4404, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4405, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880.Y_B": {
          "hide_name": 0,
          "bits": [ 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2912.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A": {
          "hide_name": 0,
          "bits": [ 1024, 4408, 1530, 1562, 1560, 1558, 1556, 1554, 1534, 1513, 1511, 1552, 1550, 1548, 1546, 1544, 1542, 1540, 1538, 1536, 1532, 1529, 1527, 1525, 1523, 1521, 1519, 1517, 1515, 265, 1564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.A_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 490, 1561, 1559, 1557, 1555, 1553, 1533, 1512, 1510, 1551, 1549, 1547, 1545, 1543, 1541, 1539, 1537, 1535, 1531, 1528, 1526, 1524, 1522, 1520, 1518, 1516, 1514, 1565, 1563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B": {
          "hide_name": 0,
          "bits": [ "0", 1612, 1610, 1608, 1606, 1604, 1602, 1600, 1598, 1596, 1594, 1590, 1588, 1586, 1584, 1582, 1580, 1578, 1576, 1574, 1572, 1753, 1752, 1751, 1745, 1703, 1662, 1614, 1592, 1570, 1568, 1747, 1742, 1737, 1733, 1729, 1725, 1721, 1717, 1713, 1709, 1705, 1700, 1696, 1692, 1688, 1684, 1680, 1676, 1672, 1668, 1664, 1658, 1653, 1648, 1643, 1638, 1633, 1629, 1625, 264, 1617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[10].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4418, 4449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[11].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4419, 4450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[12].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4420, 4451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[13].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4421, 4452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[14].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4422, 4453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[15].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4423, 4454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[16].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4424, 4455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[17].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4425, 4456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[18].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4426, 4457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[19].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4427, 4458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4409, 4440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[20].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4428, 4459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[21].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4429, 4460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[22].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4430, 4461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[23].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4431, 4462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[24].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4432, 4463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[25].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4433, 4464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[26].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4434, 4465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[27].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4435, 4466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[28].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4436, 4467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[29].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4437, 4468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4410, 4441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[30].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4438, 4469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4411, 4442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4412, 4443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4413, 4444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4414, 4445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4415, 4446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4416, 4447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4417, 4448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_30_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1618, 1566, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_31_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1622, 1569, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_32_D": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_32_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1626, 1591, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_33_D": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_33_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1630, 1613, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_34_D": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_34_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1634, 1635, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_35_D": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_35_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1639, 1640, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_36_D": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_36_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1644, 1645, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_37_D": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_37_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1649, 1650, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_38_D": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_38_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1654, 1655, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_39_D": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_39_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1659, 1660, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_40_D": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_40_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1665, 1571, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_41_D": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_41_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1669, 1573, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_42_D": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_42_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1673, 1575, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_43_D": {
          "hide_name": 0,
          "bits": [ 1675 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_43_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1677, 1577, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_44_D": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_44_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1681, 1579, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_45_D": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_45_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1685, 1581, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_46_D": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_46_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1689, 1583, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_47_D": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_47_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1693, 1585, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_48_D": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_48_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1697, 1587, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_49_D": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_49_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1701, 1589, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_50_D": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_50_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1706, 1593, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_51_D": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_51_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1710, 1595, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_52_D": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_52_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1714, 1597, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_53_D": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_53_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1718, 1599, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_54_D": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_55_D": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_55_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1726, 1603, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_56_D": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_56_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1730, 1605, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_57_D": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_57_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1734, 1607, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_58_D": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_58_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1738, 1739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_59_D": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_59_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1743, 1611, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_60_D": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_60_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1748, 1749, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.B_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y": {
          "hide_name": 0,
          "bits": [ 960, 949, 942, 935, 930, 1056, 1054, 1052, 1050, 1048, 1046, 1044, 1042, 1040, 1057, 880, 874, 868, 859, 1064, 1062, 1086, 1083, 1081, 1079, 1077, 1075, 1073, 1071, 1069, 997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_B": {
          "hide_name": 0,
          "bits": [ 4439, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1664, 1756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1668, 1757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1672, 1758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 258, 1578, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1680, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1684, 1761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 258, 1584, 1762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 258, 1586, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 258, 1588, 1764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1700, 1765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1705, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 258, 1596, 1768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 258, 1598, 1769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1717, 1770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 258, 1602, 1771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1725, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 258, 1606, 1773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1733, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 258, 1610, 1775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 258, 1612, 1776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1629, 1777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 258, 1662, 1778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 258, 1703, 1779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1643, 1780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1648, 1781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 258, 1752, 1782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 258, 1753, 1783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1754, 1625, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1754, 1617, 1755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.A": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.B": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4500, "0", "0", 4501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4500, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.S": {
          "hide_name": 0,
          "bits": [ 4500, 4501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3307.Y_B": {
          "hide_name": 0,
          "bits": [ 4500, 4501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.A": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.B": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4502, 4502, 4503, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4502, 4503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4502, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.S": {
          "hide_name": 0,
          "bits": [ 4502, 4503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3326.Y_B": {
          "hide_name": 0,
          "bits": [ 4504, 4502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B": {
          "hide_name": 0,
          "bits": [ 4505, 4502, 4502, "0", "1", "0", "0", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", 4506, "0", "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1 2 20"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4507, 4508, 4508, "0", 4509, "0", "0", "0", 4510, "0", "0", 4510, 4511, 4511, 4511, "0", "0", "0", "0", 4512, 4513, "0", 4514, 4514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2 4 8 11 12 13 14 19 20 22 23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4507, 4515, 4510, 4511, "0", 4513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3 5"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4508, "0", "0", 4511, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4508, "0", "0", 4511, "0", 4514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 3 5"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", 4510, "0", 4512, 4514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "2 4 5"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407.S": {
          "hide_name": 0,
          "bits": [ 4516, 4517, 4510, 4511, 4512, 4514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411.B": {
          "hide_name": 0,
          "bits": [ 4505, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4507, 4518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4507, 4519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411.S": {
          "hide_name": 0,
          "bits": [ 4516, 4520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.A": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.B": {
          "hide_name": 0,
          "bits": [ 4521, 4522, 833, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4523, 4524, 4525, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4523, 4525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4524, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.S": {
          "hide_name": 0,
          "bits": [ 4516, 4526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414.Y_B": {
          "hide_name": 0,
          "bits": [ 4527, 4524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3417.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3417.B": {
          "hide_name": 0,
          "bits": [ "1", 4528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3417.S": {
          "hide_name": 0,
          "bits": [ 4529, 4511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3419.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3419.B": {
          "hide_name": 0,
          "bits": [ 4530, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3419.S": {
          "hide_name": 0,
          "bits": [ 4516, 4531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3472.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3472.B": {
          "hide_name": 0,
          "bits": [ 2578, 4532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3472.S": {
          "hide_name": 0,
          "bits": [ 4502, 4533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3569.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3569.B": {
          "hide_name": 0,
          "bits": [ "1", 4534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", 4535, 4536, 4535, "0", "0", "0", "1", "0", 4537, 4538, 4539, 4540, 4541, 4541, "0", "0", 4542, "0", "0", "0", "0", "1", "0", "1", "1", "1", "0", "1", 1784, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "4 5 6 12 13 14 15 16 17 20"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_AND_S": {
          "hide_name": 0,
          "bits": [ 4543, "0", "0", "0", 4544, 4545, 4544, "0", "0", "0", 4546, "0", 4547, 4548, 4549, 4550, 4551, 4551, "0", "0", 4552, "0", "0", "0", "0", 4553, "0", 4553, 4554, 4554, "0", 4554, 4555, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 4 5 6 10 12 13 14 15 16 17 20 25 27 28 29 31 32"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4543, 4544, "0", 4547, 4551, 4552, "0", 4554, 4555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 3 4 5 7 8"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4545, "0", 4548, 4551, "0", 4553, 4554, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 3 4 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4544, 4546, 4549, "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 4550, "0", "0", 4553, 4554, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "3 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1484, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.B_SB_DFFER_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S": {
          "hide_name": 0,
          "bits": [ 4543, 821, 4546, 998, 4556, 4557, 4553, 4554, 1795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 2 4 5 6 7"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1796, 1797, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 511, 1801, 516, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.S_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y": {
          "hide_name": 0,
          "bits": [ 1819, 1816, 1814, 1810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 797, 1813, 1811, 1826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 263, 264, 265, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570.Y_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1812, 1815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574.B": {
          "hide_name": 0,
          "bits": [ 4558, "1", 4534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574.S": {
          "hide_name": 0,
          "bits": [ 821, 4559, 4560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574.Y": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.B": {
          "hide_name": 0,
          "bits": [ 4561, "1", 4562, 839, 4563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 2 4"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.S": {
          "hide_name": 0,
          "bits": [ 998, 4564, 4565, 4566, 1795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 256, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_3_Q": {
          "hide_name": 0,
          "bits": [ 995, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_E_Q": {
          "hide_name": 0,
          "bits": [ 1796, 1798, 1806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1821, 1093, 1824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1093, 833, 1821, 1822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586.Y_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 839, 850, 1826, 1827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.A": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.B": {
          "hide_name": 0,
          "bits": [ "0", "1", 4567, 4568, "1", "1", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4569, 4570, 4571, 4565, 4565, 4572, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 2 3 4 5 6"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4570, 4565, 4573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4569, 4571, 4565, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.S": {
          "hide_name": 0,
          "bits": [ 4569, 998, 4565, 4574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y": {
          "hide_name": 0,
          "bits": [ 1834, 1832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1830, 1828, 1831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1835, 1831, 1836, 1837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1839, 1840, 998, 1838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1817, 850, 1818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1841, 524, 839, 1842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 1844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417, 1847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1874, 1873, 1871, 1870, 1869, 1868, 1867, 1866, 1865, 1864, 1863, 1862, 1860, 1859, 1858, 1857, 1856, 1855, 1854, 1853, 1852, 1851, 1880, 1879, 1878, 1877, 1876, 1875, 1872, 1861, 1850, 1849, 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1896, 1897, 1910, 1909, 1908, 1907, 1895, 1883, 1881, 1882, 1906, 1905, 1904, 1903, 1902, 1901, 1900, 1899, 1898, 1894, 1893, 1892, 1891, 1890, 1889, 1888, 1887, 1886, 1884, 1885, 1911, 1846, 1845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ "1", 1896, 1897, 1910, 1909, 1908, 1907, 1895, 1883, 1881, 1882, 1906, 1905, 1904, 1903, 1902, 1901, 1900, 1899, 1898, 1894, 1893, 1892, 1891, 1890, 1889, 1888, 1887, 1886, 1884, 1885, 1911, 1846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 524, 378, 1843, 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1912, 1913, 1914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1017, 1459, 1917, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1923, 1924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1919, 1920, 1921, 1922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1002, 1419, 1925, 1926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1031, 1437, 1927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1025, 1415, 1915, 1916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1932, 1933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591.Y_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1928, 1929, 1930, 1931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.B": {
          "hide_name": 0,
          "bits": [ 4607, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.S": {
          "hide_name": 0,
          "bits": [ 998, 4608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.Y": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 833, 1830, 850, 1935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4306.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4306.B": {
          "hide_name": 0,
          "bits": [ "1", 4609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "1 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4306.Y": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539.A": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539.B": {
          "hide_name": 0,
          "bits": [ "0", 4610, 4611, 4612, 4613, 4614, 4506, 4615, 4616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539.S": {
          "hide_name": 0,
          "bits": [ 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4512, 4514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y": {
          "hide_name": 0,
          "bits": [ 1963, 1749, 1611, 1609, 1607, 1605, 1603, 1601, 1599, 1597, 1595, 1593, 1589, 1587, 1585, 1583, 1581, 1579, 1577, 1575, 1573, 1571, 1660, 1655, 1650, 1645, 1640, 1635, 1613, 1591, 1569, 1566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 752, 376, 378, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 750, 376, 378, 1940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 719, 376, 378, 1941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 717, 376, 378, 1942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 714, 376, 378, 1943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 711, 376, 378, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 709, 376, 378, 1945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 707, 376, 378, 1946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 705, 376, 378, 1947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 700, 376, 378, 1948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 775, 376, 378, 1938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 694, 376, 378, 1950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 691, 376, 378, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 815, 376, 378, 1952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 811, 376, 378, 1953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 808, 376, 378, 1954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 537, 376, 378, 1955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 803, 376, 378, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 539, 376, 378, 1957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 772, 376, 378, 1958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 529, 376, 378, 1959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 769, 376, 378, 1949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 688, 376, 378, 1961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 685, 376, 378, 1962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 767, 376, 378, 1960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 765, 376, 378, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 763, 376, 378, 1965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 761, 376, 378, 1966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 759, 376, 378, 1967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 756, 376, 378, 1968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 754, 376, 378, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5189.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 780, 376, 378, 1937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B": {
          "hide_name": 0,
          "bits": [ "0", 1024, 490, 488, 486, 484, 482, 480, 478, 476, 474, 472, 468, 466, 464, 462, 460, 458, 456, 454, 452, 449, 505, 503, 501, 499, 497, 495, 493, 491, 469, 506, "0", 1750, 1744, 1740, 1735, 1731, 1727, 1970, 1719, 1715, 1711, 1707, 1702, 1698, 1694, 1690, 1686, 1682, 1678, 1674, 1670, 1666, 1661, 1656, 1651, 1646, 1641, 1636, 1631, 1627, 1623, 1619, 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414, 2002, 2001, 2000, 1999, 1998, 1997, 1996, 1995, 1994, 1993, 1992, 1991, 1990, 1989, 1988, 1987, 1986, 1985, 1984, 1983, 1982, 1981, 1980, 1979, 1978, 1977, 1976, 1975, 1974, 1973, 1972, 1971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, "0", 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0", 4694, 4726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[10].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4641, 4672, 4704, 4736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[11].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4642, 4673, 4705, 4737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[12].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4643, 4674, 4706, 4738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[13].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4644, 4675, 4707, 4739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[14].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4645, 4676, 4708, 4740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[15].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4646, 4677, 4709, 4741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[16].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4647, 4678, 4710, 4742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[17].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4648, 4679, 4711, 4743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[18].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4649, 4680, 4712, 4744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[19].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4650, 4681, 4713, 4745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4632, 4663, 4695, 4727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[20].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4651, 4682, 4714, 4746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[21].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4652, 4683, 4715, 4747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[22].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4653, 4684, 4716, 4748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[23].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4654, 4685, 4717, 4749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[24].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4655, 4686, 4718, 4750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[25].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4656, 4687, 4719, 4751 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[26].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4657, 4688, 4720, 4752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[27].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4658, 4689, 4721, 4753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[28].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4659, 4690, 4722, 4754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[29].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4660, 4691, 4723, 4755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4633, 4664, 4696, 4728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[30].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4661, 4692, 4724, 4756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[31].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4662, 4693, 4725, 4757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4634, 4665, 4697, 4729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4635, 4666, 4698, 4730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4636, 4667, 4699, 4731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4637, 4668, 4700, 4732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4638, 4669, 4701, 4733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4639, 4670, 4702, 4734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 4640, 4671, 4703, 4735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:589.23-589.33",
            "unused_bits": "0 1 2 3"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y": {
          "hide_name": 0,
          "bits": [ 2080, 2078, 2072, 2069, 2066, 2063, 2060, 2057, 2054, 2051, 2048, 2045, 2039, 2036, 2033, 2030, 2027, 2024, 2021, 2018, 2015, 2009, 2098, 2095, 2092, 2089, 2086, 2083, 2076, 2043, 2007, 2005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1666, 2008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_10_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1981, 2010, 2011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1670, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_11_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1982, 2010, 2016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1674, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_12_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1983, 2010, 2019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1678, 2020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_13_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1984, 2010, 2022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1682, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_14_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1985, 2010, 2025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1686, 2026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_15_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1986, 2010, 2028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1690, 2029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_16_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1987, 2010, 2031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1694, 2032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_17_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1988, 2010, 2034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1698, 2035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_18_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1989, 2010, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1702, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_19_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1990, 2010, 2040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1623, 2006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1972, 2010, 2041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1707, 2044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_20_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1991, 2010, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1711, 2047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_21_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1992, 2010, 2049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1715, 2050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_22_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1993, 2010, 2052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1719, 2053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1994, 2010, 2055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1970, 2056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_24_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1995, 2010, 2058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1727, 2059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1996, 2010, 2061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1731, 2062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_26_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1997, 2010, 2064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1735, 2065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_27_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1998, 2010, 2067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1740, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_28_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1999, 2010, 2070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1744, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_29_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2000, 2010, 2073 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1627, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1973, 2010, 2074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1750, 2077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_30_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2001, 2010, 2079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1631, 2075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1974, 2010, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1636, 2082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_4_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1975, 2010, 2084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1641, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1976, 2010, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1646, 2088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_6_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1977, 2010, 2090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1651, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_7_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1978, 2010, 2093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1656, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_8_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1979, 2010, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 2003, 1661, 2097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351.Y_SB_LUT4_O_9_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1980, 2010, 2099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B": {
          "hide_name": 0,
          "bits": [ 2114, 2117, 2112, 2101, 2108, 2104, 2150, 2149, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2102 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_E": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_2_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1749, 2108, 2154, 2109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2118, 2141, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2121, 2122, 2123, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2125, 2126, 2127, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2132, 2133, 2134, 2135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2136, 2137, 2138, 2139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 258, 259, 2120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_I3_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 259, 2131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1971, 2010, 2143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2003, 1619, 2004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_5_E": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.B_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2144, 2145, 2146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2147, 817, 2148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B": {
          "hide_name": 0,
          "bits": [ 2156, 1747, 2158, 2155, 2154, 2152, 2164, 2168, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2153 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.B_SB_DFFER_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2104, 1963, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 791, 788, 818, 819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2152, 818, 2162, 2163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2164, 791, 2165, 2166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2154, 819, 2167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B": {
          "hide_name": 0,
          "bits": [ 1612, 2173, 1742, 2171, 2169, 2159, 2180, 2174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_DFFES_Q_E": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.B_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1612, 738, 2175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2179, 2178, 2177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2180, 791, 2176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B": {
          "hide_name": 0,
          "bits": [ 2218, 2215, 1610, 2182, 1737, 2184, 2181, 2130, 2234, 2235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2185, 1609, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2124, 2129, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2188, 2189, 2190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1490, 1498, 1495, 2191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2195, 2193, 2521, 2519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 2194, 2195, 2193, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 1501, 1502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2211, 1487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 414, 2012, 2013, 506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2141, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2123, 2198, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2199, 2200, 2121, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2201, 2202, 2203, 2204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2205, 2206, 2207, 2208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2209, 2210, 2211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1792, 2212, 1487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2213, 1498, 1490, 1483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_3_E": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 256, 255, 2219, 1738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFER_Q_4_E": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2220 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2221, 2130, 2215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2124, 2129, 2130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2224, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2121, 2227, 2226, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2181, 784, 2228, 2229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1737, 724, 2230, 2231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1610, 738, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2130, 785, 2232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B": {
          "hide_name": 0,
          "bits": [ 1608, 2237, 1733, 2239, 2236, 2243, 3048, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.B_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2242, 2241, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2243, 791, 2244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.B": {
          "hide_name": 0,
          "bits": [ 1606, 2246, 1729, 2245, 2249, 2251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2246, 736, 2248, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2249, 791, 2250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.B": {
          "hide_name": 0,
          "bits": [ 1604, 2253, 1725, 2252, 2256, 2259, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1725, 724, 2255, 2254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2256, 791, 2257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1604, 738, 2258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B": {
          "hide_name": 0,
          "bits": [ 2219, 2262, 1602, 2261, 1721, 2260, 2131, 2269, 2271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFER_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1722, 1723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1602, 738, 2265, 2266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2260, 784, 2267, 2268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2269, 791, 2270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.B": {
          "hide_name": 0,
          "bits": [ "1", 1600, 2273, 1717, 2272, 2276, 2279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1717, 724, 2275, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2276, 791, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1600, 738, 2278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.B": {
          "hide_name": 0,
          "bits": [ 1598, 2281, 1713, 2280, 2284, 2286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B": {
          "hide_name": 0,
          "bits": [ 814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2281, 736, 2283, 2282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2284, 791, 2285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.B": {
          "hide_name": 0,
          "bits": [ 1596, 2288, 1709, 2287, 2291, 2293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2288, 736, 2290, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2291, 791, 2292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B": {
          "hide_name": 0,
          "bits": [ 2298, 2296, 1594, 2295, 1705, 2294, 2129, 2304, 2307, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2297 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2299, 2129, 2296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2301, 2302, 2303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1705, 724, 2305, 2306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2307, 788, 2308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.B": {
          "hide_name": 0,
          "bits": [ 2298, 1590, 2310, 1700, 2309, 2313, 2316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1700, 724, 2312, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2313, 791, 2314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1590, 738, 2315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.B": {
          "hide_name": 0,
          "bits": [ 1588, 1586, 1584, 2322, 2321, 2320, 1696, 1692, 1688, 2319, 2318, 2317, 2332, 2327, 2335, 2334, 2329, 2337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B": {
          "hide_name": 0,
          "bits": [ 704, 706, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1692, 724, 2325, 2326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2327, 791, 2328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2322, 736, 2330, 2331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2332, 791, 2333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2320, 736, 2323, 2324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2335, 791, 2336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B": {
          "hide_name": 0,
          "bits": [ 2340, 1582, 2339, 1684, 2338, 2121, 2350, 2354, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2121, 2342, 2343, 2340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2121, 785, 2348, 2349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2339, 736, 2351, 2352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2340, 727, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B": {
          "hide_name": 0,
          "bits": [ 2357, 1580, 2356, 1680, 2355, 2128, 2361, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2359, 2128, 2357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2361, 791, 2362, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2355, 784, 2364, 2365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B": {
          "hide_name": 0,
          "bits": [ 2369, 1578, 2368, 1676, 2367, 2127, 2379, 2383, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2371, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.B_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2127, 785, 2377, 2378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2368, 736, 2380, 2381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2369, 727, 2382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B": {
          "hide_name": 0,
          "bits": [ 2385, 1576, 2386, 1672, 2384, 2125, 2388, 2393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2388, 791, 2389, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2384, 784, 2391, 2392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B": {
          "hide_name": 0,
          "bits": [ 2396, 1574, 2395, 1668, 2394, 2135, 2403, 2406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2398, 2135, 2396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2374, 2400, 2135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2204, 2199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2396, 727, 2401, 2402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2394, 784, 2404, 2405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B": {
          "hide_name": 0,
          "bits": [ 2409, 1572, 2408, 1664, 2407, 2134, 2416, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2410 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2411, 2134, 2409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2412 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2415, 2413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2134, 2414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2416, 791, 2417, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2407, 784, 2419, 2420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B": {
          "hide_name": 0,
          "bits": [ 2424, 1753, 2423, 1658, 2422, 2132, 2434, 2433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2426, 2132, 2424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2428, 2413, 2132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1753, 738, 2429, 2430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2422, 784, 2431, 2432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B": {
          "hide_name": 0,
          "bits": [ "1", 2436, 1752, 2437, 1653, 2435, 2139, 2443, 2447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2439, 2139, 2436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2440 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1752, 738, 2441, 2442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1653, 724, 2444, 2445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2436, 727, 2446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B": {
          "hide_name": 0,
          "bits": [ 2449, 1751, 2450, 1648, 2448, 2138, 2458, 2462, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2452, 2138, 2449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2453 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2138, 785, 2456, 2457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1648, 724, 2459, 2460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2449, 727, 2461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B": {
          "hide_name": 0,
          "bits": [ 2465, 1745, 2464, 1643, 2463, 2136, 2470, 2475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2467, 2136, 2465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2139, 2413, 2469, 2415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2470, 791, 2471, 2472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1643, 724, 2473, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B": {
          "hide_name": 0,
          "bits": [ 2478, 1703, 2477, 1638, 2476, 2207, 2484, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2480, 2207, 2478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2208, 2202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1703, 738, 2482, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2477, 736, 2485, 2486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B": {
          "hide_name": 0,
          "bits": [ 2489, 1662, 2490, 1633, 2488, 2208, 2498, 2501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2492, 2208, 2489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1662, 738, 2496, 2497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1633, 724, 2499, 2500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B": {
          "hide_name": 0,
          "bits": [ 2503, 1614, 2504, 1629, 2502, 2506, 2529, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2505 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2507, 2506, 2503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2509, 2415, 2374, 2400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2139, 2207, 2510, 2506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2207, 2506, 2510, 2203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 259, 2128, 2511, 2517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 2511, 2512, 2513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2515, 2516, 2204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 258, 998, 2514, 2218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1735, 486, 1620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2494, 2374, 2495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2519, 2454, 2455, 2520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2210, 2205, 2211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2519, 2521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2522, 2203, 2204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2523, 2374, 2199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2226, 2131, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2185, 2196, 1620, 2172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2189, 2192, 2129, 2190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2506, 785, 2527, 2528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1629, 724, 2530, 2531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B": {
          "hide_name": 0,
          "bits": [ 2535, 1592, 2534, 1625, 2533, 2515, 2542, 2545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2537, 2515, 2535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2515, 2539, 2518, 2210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1592, 738, 2540, 2541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2534, 736, 2543, 2544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B": {
          "hide_name": 0,
          "bits": [ "1", 2548, 1570, 2547, 264, 2546, 2210, 2556, 2558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2550, 2210, 2548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2548, 727, 2552, 2553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 264, 724, 2554, 2555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2556, 791, 2557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B": {
          "hide_name": 0,
          "bits": [ 2563, 1568, 2560, 1617, 2562, 2559, 2211, 2569, 2573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2565, 2211, 2563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.B_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2562, 792, 2567, 2568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2569, 791, 2570, 2571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2559, 784, 2572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.alu_add_i": {
          "hide_name": 0,
          "bits": [ 660, 612, 526, 671, 541, 664, 648, 604, 561, 557, 656, 652, 644, 640, 636, 632, 628, 624, 620, 616, 608, 600, 596, 592, 588, 584, 580, 576, 572, 568, 683, 679 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst alu_add_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst be_instr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFE_D_Q": {
          "hide_name": 0,
          "bits": [ 2575, 2574, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.bus_fast_ir": {
          "hide_name": 0,
          "bits": [ 4340 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst bus_fast_ir",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue": {
          "hide_name": 0,
          "bits": [ 825, 823, 838, 836, 834, 832, 830, 2643, 2640, 2637, 2634, 2631, 1089, 1088, 1087, 2620, 2617, 2614, 2611, 2608, 1508, 2603, 2674, 2671, 2668, 829, 828, 827, 822, 820, 999, 1509, "0", 4758, 4759, "0", 4760 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst cmd_issue",
            "unused_bits": "33 34 36"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cnt_event": {
          "hide_name": 0,
          "bits": [ 2110, "0", 2160, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst cnt_event"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cnt_event_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2577 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst csr_acc_valid"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid_SB_DFFSR_D_Q": {
          "hide_name": 0,
          "bits": [ 696, 697, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_rdata_o": {
          "hide_name": 0,
          "bits": [ 685, 688, 529, 772, 539, 803, 537, 808, 811, 815, 691, 694, 700, 705, 707, 709, 711, 714, 717, 719, 750, 752, 754, 756, 759, 761, 763, 765, 767, 769, 775, 780 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst csr_rdata_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl": {
          "hide_name": 0,
          "bits": [ 542, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, "0", "0", "0", "0", "0", "0", "0", 286, 287, "0", 1375, 1376, "0", "0", "0", "x", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst ctrl"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 742, 1830, 833, 2585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1801, 1934, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 909, 910, 2595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 996, 837, 839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 376, 862, 863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 263, 259, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl_o": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst ctrl_o",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.curr_pc_o": {
          "hide_name": 0,
          "bits": [ "0", 1024, 490, 488, 486, 484, 482, 480, 478, 476, 474, 472, 468, 466, 464, 462, 460, 458, 456, 454, 452, 449, 505, 503, 501, 499, 497, 495, 493, 491, 469, 506 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst curr_pc_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.db_halt_req_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst db_halt_req_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.fetch_pc_o": {
          "hide_name": 0,
          "bits": [ "0", 370, 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst fetch_pc_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.firq_i": {
          "hide_name": 0,
          "bits": [ 4272, "0", 4273, 3900, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst firq_i",
            "unused_bits": "0 2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.fpu_flags_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst fpu_flags_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.illegal_compressed": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst illegal_compressed"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.imm_o": {
          "hide_name": 0,
          "bits": [ 963, 957, 946, 939, 932, 928, 925, 922, 919, 916, 912, 903, 895, 891, 887, 883, 877, 871, 865, 856, 852, 845, 990, 986, 982, 978, 974, 970, 955, 901, 843, 841 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst imm_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.clear_i": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer clear_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.rdata_o": {
          "hide_name": 0,
          "bits": [ 825, 823, 838, 836, 834, 832, 830, 2643, 2640, 2637, 2634, 2631, 1089, 1088, 1087, 2620, 2617, 2614, 2611, 2608, 1508, 2603, 2674, 2671, 2668, 829, 828, 827, 822, 820, 999, 1509, 4758, 4759 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer rdata_o",
            "unused_bits": "32 33"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.rstn_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i": {
          "hide_name": 0,
          "bits": [ 1141, 1110, 1131, 1120, 1355, 1346, 1235, 1227, 1337, 1219, 1210, 1193, 1184, 1280, 1273, 1266, 1258, 1250, 1243, 1303, 1176, 1329, 1168, 1321, 1159, 1313, 1291, 1296, 1206, 1105, 1101, 1150, 1366, 253 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer wdata_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605": {
          "hide_name": 0,
          "bits": [ 825, 823, 838, 836, 834, 832, 830, 2643, 2640, 2637, 2634, 2631, 1089, 1088, 1087, 2620, 2617, 2614, 2611, 2608, 1508, 2603, 2674, 2671, 2668, 829, 828, 827, 822, 820, 999, 1509, 4758, 4759 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst instr_prefetch_buffer:2605",
            "unused_bits": "32 33"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 2601, 2602, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 2604, 2605, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 2606, 2607, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 2609, 2610, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 2612, 2613, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 2615, 2616, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 2618, 2619, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 2621, 2622, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 2623, 2624, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 2625, 2626, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2599, 2600, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 2629, 2630, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 2632, 2633, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 2635, 2636, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 2638, 2639, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ 2641, 2642, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ 2644, 2645, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ 2646, 2647, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ 2648, 2649, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_28_I1": {
          "hide_name": 0,
          "bits": [ 2650, 2651, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ 2652, 2653, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2627, 2628, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ 2656, 2657, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 2658, 2659, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2654, 2655, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 2660, 2661, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 2662, 2663, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 2664, 2665, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 2666, 2667, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 2669, 2670, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 2672, 2673, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2597, 2598, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ma_instr_i": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst ma_instr_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mar_i": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst mar_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mext_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst mext_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.msw_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst msw_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst mtime_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2675 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 2676, 2131, 2677, 2262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.mtime_irq_i_SB_LUT4_I0_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2678 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.nm_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst nm_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.pmp_addr_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst pmp_addr_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.pmp_ctrl_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst pmp_ctrl_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.rs1_i": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst rs1_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.time_i": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569, 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst time_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:808": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:808",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:809": {
          "hide_name": 0,
          "bits": [ 963, 957, 946, 939, 932, 928, 925, 922, 919, 916, 912, 903, 895, 891, 887, 883, 877, 871, 865, 856, 852, 845, 990, 986, 982, 978, 974, 970, 955, 901, 843, 841 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:809"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:810": {
          "hide_name": 0,
          "bits": [ "0", 370, 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:810"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:811": {
          "hide_name": 0,
          "bits": [ "0", 1024, 490, 488, 486, 484, 482, 480, 478, 476, 474, 472, 468, 466, 464, 462, 460, 458, 456, 454, 452, 449, 505, 503, 501, 499, 497, 495, 493, 491, 469, 506 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:811"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:812": {
          "hide_name": 0,
          "bits": [ 685, 688, 529, 772, 539, 803, 537, 808, 811, 815, 691, 694, 700, 705, 707, 709, 711, 714, 717, 719, 750, 752, 754, 756, 759, 761, 763, 765, 767, 769, 775, 780 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:812"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:813": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:813"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:814": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_control_inst:814"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i": {
          "hide_name": 0,
          "bits": [ 542, 1058, 881, 875, 869, 861, 735, 734, 950, 943, 731, 907, 961, 951, 944, 936, 2589, 2587, 2586, 2584, 2582, 552, 553, 659, 1001, 2593, 672, 524, 742, "x", "x", "x", 376, 378, 286, 287, 4340, 1375, 1376, 524, 4341, 4342, "x", "0", "0", "x", "0", "0", "0", 376, 378, 524, 735, 734, 950, 943, 731, 789, 730, 790, 744, 743, 742, 741, 826, 824, 839, 837, 835, 833, 831, "1", "1", 3009, 4342, "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst ctrl_i",
            "unused_bits": "36 40 41 74"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr": {
          "hide_name": 0,
          "bits": [ 2680, 2681, 2682, 2683, 2684 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst opa_addr"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 2719, 2587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2718, 936, 2679, 861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2720, 2589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2579, 2580, 545, 2724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFR_D_Q": {
          "hide_name": 0,
          "bits": [ 256, 3052, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.opa_addr_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 907, 961, 2729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata": {
          "hide_name": 0,
          "bits": [ 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rf_wdata"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 378, 1402, 2730, 2735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2737, 2738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 759, 528, 542, 2740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2739, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 378, 1403, 2730, 2742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2743, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 756, 528, 542, 2746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2745, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 378, 1404, 2730, 2748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2749, 2750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 754, 528, 542, 2752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2751, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 378, 1379, 2730, 2754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2755, 2756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2767, 2758, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2761, 1003, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2762, 1031, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2753, 2741, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2765, 1029, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2768, 1004, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2758, 513, 542, 2759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2757, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 378, 550, 2730, 2770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2771, 2772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 750, 528, 542, 2774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2775, 2753, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2773, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 378, 1380, 2730, 2776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2777, 2778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 719, 528, 542, 2780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2779, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 378, 1381, 2730, 2781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2782, 2783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2792, 2785, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2787 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2788, 1006, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2790, 1005, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2793, 1007, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2789, 2767, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2785, 513, 542, 2786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2784, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 378, 1382, 2730, 2795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2796, 2797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 714, 528, 542, 2799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2798, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2801, 2802, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2805, 2806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 636, 527, 2808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2807, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2810, 2811, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2812, 2813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 640, 527, 2815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 528, 705, 513, 2816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2817 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2818, 1011, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 513, 2820, 632, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2822 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2823, 1009, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2824, 1008, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2821, 1010, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2809, 2792, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2814, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2830, 2831, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2832, 2833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 644, 527, 2835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2834, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2836, 2837, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2838, 2839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2848, 2841, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2843 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2844, 1014, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2846, 1012, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2847 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2849, 1015, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2850 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2845, 2819, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2841, 513, 2842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2840, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2851, 2852, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2853, 2854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2845, 513, 2856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2855, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2857, 2858, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2859, 2860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 557, 527, 2862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2861, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ 2800, 2863, 2864, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2865, 2866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 561, 527, 2868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2869, 2845, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2870 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2871, 1017, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2873, 1016, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2874 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2875, 1018, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2872, 2848, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2867, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 377, 379, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1395, 384, 2878, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_24_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2803, 1390, 2804, 1401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I0": {
          "hide_name": 0,
          "bits": [ 671, 527, 542, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 527, 664, 2885, 2886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2890, 545, 2891, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2736, 2888, 542, 2889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2893, 2872, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2894 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2895, 1019, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 532, 533, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2892, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 378, 1377, 2730, 2900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2907, 2908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 780, 528, 542, 2910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2909, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 378, 1378, 2730, 2912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2913, 2914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2916, 513, 542, 2917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2915, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 378, 1387, 2730, 2918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2919, 2920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 769, 528, 542, 2922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2923, 2911, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2925 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2924 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2921, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 378, 549, 2730, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2927, 2928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 767, 528, 542, 2930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2929, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 378, 1399, 2730, 2932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2933, 2934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2936, 2923, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2938 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2939, 1026, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2940, 1022, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2941 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2931, 2916, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2942 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2943, 1002, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2944, 1013, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2945, 1000, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2946, 1027, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2936, 513, 542, 2937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2935, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 378, 1400, 2730, 2948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2949, 2950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 763, 528, 542, 2952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 580, 527, 513, 2953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2954, 1028, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2955 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2747, 2766, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2956 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_DFFER_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2957, 1030, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2951, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 378, 1401, 2730, 2958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2736, 2959, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 761, 528, 542, 2962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2961, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 657, 609, 562, 668, 665, 661, 645, 601, 558, 554, 653, 649, 641, 637, 633, 629, 625, 621, 617, 613, 605, 597, 593, 589, 585, 581, 577, 573, 569, 565, 680, 677, 673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 2965, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2882, 2736, 2883, 2884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 648, 527, 542, 538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2966, 545, 2967, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 533, 2582, 2968, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2970 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 2971, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2973 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2897, 2736, 2898, 2899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 2974, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ "1", 1800, 2975, 2972, 2969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2976 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2901, 2736, 2902, 2903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2977, 545, 2978, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 2979, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2980 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2904, 2736, 2905, 2906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2983, 545, 2984, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1025, 2582, 2985, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 2988, 2987, 553, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2827, 2828, 2829, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 528, 685, 513, 2991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2992 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2993, 1023, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2994 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 2981, 513, 542, 2982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2995, 1021, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2989, 545, 2990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2986 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_DFFER_D_Q": {
          "hide_name": 0,
          "bits": [ 1800, 1802, 1803, 1804, 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2964, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2996, 709, 553, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2732, 2733, 2734, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 2998, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2736, 2999, 3000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2879, 2880, 2881, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3001, 797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 524, 2997, 2800, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1392, 1403, 379, 3002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 808, 528, 3003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2963, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3004, 711, 553, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 542, 3006, 3005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1383, 378, 2730, 2731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_we": {
          "hide_name": 0,
          "bits": [ 2685 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rf_we"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs1": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rs1"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs1_o": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rs1_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs2": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rs2"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs2_o": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst rs2_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst:830": {
          "hide_name": 0,
          "bits": [ 1025, 1023, 1021, 521, 533, 1020, 1019, 1018, 1017, 1016, 1015, 1014, 1012, 1011, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1031, 1030, 1029, 1028, 1027, 1026, 1022, 1013, 1002, 1000 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst:830"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst:831": {
          "hide_name": 0,
          "bits": [ 1415, 1413, 1411, 1409, 1467, 1465, 1463, 1461, 1459, 1457, 1451, 1429, 1407, 1405, 1455, 1453, 1449, 1447, 1445, 1443, 1441, 1439, 1437, 1435, 1433, 1431, 1427, 1425, 1423, 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst neorv32_cpu_regfile_inst:831"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.nm_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst nm_irq_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o": {
          "hide_name": 0,
          "bits": [ 3009 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst sleep_o"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 850, 1817, 3007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1820, 1481, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_DFFES_Q_D": {
          "hide_name": 0,
          "bits": [ 3010 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_DFFES_Q_E": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 733, 2588, 1796, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 3008 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 950, 3012, 3013, 3007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 723, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 741, 730, 733, 1505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 259, 3009, 1482, 1486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3014, 821, 1835, 1809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1504, 3015, 3016, 1493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 742, 741, 3015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 3015, 3017, 3018, 3019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2721, 2722, 2720, 2723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 835, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 966, 937, 831, 3021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 378, 376, 524, 3024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 848, 1839, 1840, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 837, 839, 3026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2595, 3021, 3022, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 376, 3022, 2595, 3027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 524, 378, 909, 3028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 824, 826, 3029, 3025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 862, 1829, 3031, 3030 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1790, 1791, 998, 1792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3032 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3033, 3034, 2210, 2515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2506, 3035, 2208, 2207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 998, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1828, 524, 1830, 1833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1807, 1808, 1809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3036, 3037, 3023, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 524, 1828, 3039, 833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 833, 524, 742, 3038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1828, 3020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2727, 778, 2725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1058, 881, 3042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 739, 3043, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 739, 786, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2111, 3045, 3044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 734, 735, 740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3046, 746, 3016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 721, 806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 696, 3040, 817, 3041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1608, 738, 3049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 730, 3050, 733, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 725, 728, 3046, 3047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 798, 3050, 3051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 735, 786, 799, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3017, 3043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2161, 3052, 3053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 702, 770, 2728, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_cpu_inst.sleep_o_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_cpu_inst.time_i": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569, 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst time_i"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:247": {
          "hide_name": 0,
          "bits": [ "0", "0", 301, 360, 362, 364, 366, 105, 102, 354, 358, 405, 403, 407, 400, 356, 409, 350, 415, 322, 324, 326, 320, 344, 346, 411, 348, 336, 340, 338, 342, 413 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:247"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:249": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:249"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:250": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:250"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:251": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:251"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:253": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:253"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:256": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:256"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:257": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:257"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:258": {
          "hide_name": 0,
          "bits": [ 379, 377, 302, 361, 363, 365, 367, 106, 103, 355, 359, 406, 404, 408, 401, 357, 410, 351, 416, 323, 325, 327, 321, 345, 347, 412, 349, 337, 341, 339, 343, 414 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:258"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:260": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:260"
          }
        },
        "neorv32_inst.neorv32_cpu_inst:268": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_cpu_inst:268"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.B": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055, 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B": {
          "hide_name": 0,
          "bits": [ 3127, 3125, 3120, 3118, 3116, 3113, 3110, 3107, 3104, 3101, 3098, 3095, 3089, 3086, 3083, 3080, 3077, 3074, 3071, 3068, 3065, 3062, 3145, 3142, 3139, 3136, 3133, 3130, 3123, 3092, 3059, 3056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3174 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst data_i"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 390, 1380, 2877, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_o": {
          "hide_name": 0,
          "bits": [ 1142, 1113, 1132, 1121, 1358, 1349, 1238, 1230, 1340, 1222, 1213, 1196, 1187, 1283, 1276, 1269, 1261, 1253, 1246, 1301, 1179, 1332, 1171, 1324, 1162, 1316, 1308, 1294, 1286, 1201, 1363, 1153 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst data_o"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.din_hi": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst din_hi"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.din_lo": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst din_lo"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi": {
          "hide_name": 0,
          "bits": [ 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst dout_hi"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst dout_lo"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.gpio_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst gpio_i"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.gpio_o": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055, 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst gpio_o"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649": {
          "hide_name": 0,
          "bits": [ 1142, 1113, 1132, 1121, 1358, 1349, 1238, 1230, 1340, 1222, 1213, 1196, 1187, 1283, 1276, 1269, 1261, 1253, 1246, 1301, 1179, 1332, 1171, 1324, 1162, 1316, 1308, 1294, 1286, 1201, 1363, 1153 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst:649"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:650": {
          "hide_name": 0,
          "bits": [ 3174 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst:650"
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:650_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3173 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:651": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055, 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_gpio_inst_true.neorv32_gpio_inst:651"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3180 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 396, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3181, 1146, 3182, 3183, 3184, 1106, 3185, 3186, 3187, 1136, 3188, 3189, 3190, 1125, 3191, 3192 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3193 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3194, 1352, 3195, 3196, 3197, 1347, 3198, 3199, 3200, 1236, 3201, 3202, 3203, 1224, 3204, 3205 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3206 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 395, 383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3207, 1338, 3208, 3209, 3210, 1220, 3211, 3212, 3213, 1211, 3214, 3215, 3216, 1194, 3217, 3218 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3220, 1181, 3221, 3222, 3223, 1281, 3224, 3225, 3226, 1274, 3227, 3228, 3229, 1267, 3230, 3231 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3232 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3233, 1259, 3234, 3235, 3236, 1251, 3237, 3238, 3239, 1244, 3240, 3241, 3242, 1304, 3243, 3244 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3246, 1173, 3247, 3248, 3249, 1330, 3250, 3251, 3252, 1165, 3253, 3254, 3255, 1322, 3256, 3257 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3258 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3259, 1156, 3260, 3261, 3262, 1314, 3263, 3264, 3265, 1306, 3266, 3267, 3268, 1297, 3269, 3270 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3271 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3272, 1284, 3273, 3274, 3275, 1199, 3276, 3277, 3278, 1361, 3279, 3280, 3281, 1147, 3282, 3283 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3178 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst data_i"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b0_rd": {
          "hide_name": 0,
          "bits": [ 1146, 1106, 1136, 1125, 1352, 1347, 1236, 1224 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst mem_ram_b0_rd"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b1_rd": {
          "hide_name": 0,
          "bits": [ 1338, 1220, 1211, 1194, 1181, 1281, 1274, 1267 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst mem_ram_b1_rd"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b2_rd": {
          "hide_name": 0,
          "bits": [ 1259, 1251, 1244, 1304, 1173, 1330, 1165, 1322 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst mem_ram_b2_rd"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b3_rd": {
          "hide_name": 0,
          "bits": [ 1156, 1314, 1306, 1297, 1284, 1199, 1361, 1147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst mem_ram_b3_rd"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.rden": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst rden"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.rden_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst:584": {
          "hide_name": 0,
          "bits": [ 3178 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_dmem_inst_true.neorv32_int_dmem_inst:584"
          }
        },
        "neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst:584_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3285 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3287, 1145, 3288, 3289, 3290, 1111, 3291, 3292, 3293, 1135, 3294, 3295, 3296, 1126, 3297, 3298 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3300, 1356, 3301, 3302, 3303, 1343, 3304, 3305, 3306, 1232, 3307, 3308, 3309, 1228, 3310, 3311 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3313, 1334, 3314, 3315, 3316, 1216, 3317, 3318, 3319, 1207, 3320, 3321, 3322, 1190, 3323, 3324 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3325 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3326, 1185, 3327, 3328, 3329, 1277, 3330, 3331, 3332, 1270, 3333, 3334, 3335, 1263, 3336, 3337 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3338 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3339, 1255, 3340, 3341, 3342, 1247, 3343, 3344, 3345, 1240, 3346, 3347, 3348, 1305, 3349, 3350 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3351 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3352, 1177, 3353, 3354, 3355, 1326, 3356, 3357, 3358, 1169, 3359, 3360, 3361, 1318, 3362, 3363 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 3364 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 396, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3365, 1160, 3366, 3367, 3368, 1310, 3369, 3370, 3371, 1288, 3372, 3373, 3374, 1298, 3375, 3376 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3377 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3378, 1203, 3379, 3380, 3381, 1102, 3382, 3383, 3384, 1097, 3385, 3386, 3387, 1151, 3388, 3389 ],
          "attributes": {
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3177 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.ack_o_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3390 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst data_i"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b0_rd": {
          "hide_name": 0,
          "bits": [ 1145, 1111, 1135, 1126, 1356, 1343, 1232, 1228 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst mem_b0_rd"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b1_rd": {
          "hide_name": 0,
          "bits": [ 1334, 1216, 1207, 1190, 1185, 1277, 1270, 1263 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst mem_b1_rd"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b2_rd": {
          "hide_name": 0,
          "bits": [ 1255, 1247, 1240, 1305, 1177, 1326, 1169, 1318 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst mem_b2_rd"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b3_rd": {
          "hide_name": 0,
          "bits": [ 1160, 1310, 1288, 1298, 1203, 1102, 1097, 1151 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst mem_b3_rd"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rden": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst rden"
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.rden_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3391 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst:572": {
          "hide_name": 0,
          "bits": [ 3177 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_int_imem_inst_true.neorv32_int_imem_inst:572"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.A": {
          "hide_name": 0,
          "bits": [ 3492, 3488, 3480, 3440, 3476, 3472, 3468, 3464, 3460, 3456, 3452, 3448, 3444, 3436, 3432, 3428, 3424, 3420, 3416, 3412, 3408, 3404, 3400, 3396, 3516, 3512, 3508, 3392, 3504, 3500, 3496, 3484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.B": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569, 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573, 3493, 3489, 3481, 3441, 3477, 3473, 3469, 3465, 3461, 3457, 3453, 3449, 3445, 3437, 3433, 3429, 3425, 3421, 3417, 3413, 3409, 3405, 3401, 3397, 3517, 3513, 3509, 3393, 3505, 3501, 3497, 3485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y": {
          "hide_name": 0,
          "bits": [ 3495, 3491, 3483, 3443, 3479, 3475, 3471, 3467, 3463, 3459, 3455, 3451, 3447, 3439, 3435, 3431, 3427, 3423, 3419, 3415, 3411, 3407, 3403, 3399, 3519, 3515, 3511, 3395, 3507, 3503, 3499, 3487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 3400, 3401, 75, 3402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 3404, 3405, 75, 3406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 3408, 3409, 75, 3410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 3412, 3413, 75, 3414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 3416, 3417, 75, 3418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 3420, 3421, 75, 3422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 3424, 3425, 75, 3426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 3428, 3429, 75, 3430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 3432, 3433, 75, 3434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 3436, 3437, 75, 3438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3396, 3397, 75, 3398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 3444, 3445, 75, 3446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 3448, 3449, 75, 3450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 75, 3454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 3456, 3457, 75, 3458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 3460, 3461, 75, 3462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 3464, 3465, 75, 3466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 3468, 3469, 75, 3470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 3472, 3473, 75, 3474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 3476, 3477, 75, 3478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 3480, 3481, 75, 3482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3440, 3441, 75, 3442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_30_I3": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 75, 3490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 3492, 3493, 75, 3494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 3484, 3485, 75, 3486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 3496, 3497, 75, 3498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 3500, 3501, 75, 3502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 3504, 3505, 75, 3506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 3508, 3509, 75, 3510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 75, 3514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 3516, 3517, 75, 3518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1830.Y_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3392, 3393, 75, 3394 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3176 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo": {
          "hide_name": 0,
          "bits": [ 3524 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst cmp_lo"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3520, 3521, 3522, 3523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3529, 3530, 3531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2291, 3453, 3532, 3533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3534, 3535, 3536, 3537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3425, 2350, 3538, 3539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3525, 3526, 3527, 3528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3544, 3545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3540, 3541, 3542, 3543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3572, 3573, 3603, 3601, 3599, 3596, 3575, 3551, 3548, 3549, 3593, 3591, 3589, 3587, 3585, 3583, 3581, 3579, 3577, 3570, 3568, 3566, 3564, 3562, 3560, 3558, 3556, 3553, 3554, 3605, 3546, 3523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3572, 3573, 3603, 3601, 3599, 3596, 3575, 3551, 3548, 3549, 3593, 3591, 3589, 3587, 3585, 3583, 3581, 3579, 3577, 3570, 3568, 3566, 3564, 3562, 3560, 3558, 3556, 3553, 3554, 3605, 3546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3598, 3574, 3607, 3604, 3602, 3600, 3597, 3576, 3552, 3550, 3595, 3594, 3592, 3590, 3588, 3586, 3584, 3582, 3580, 3578, 3571, 3569, 3567, 3565, 3563, 3561, 3559, 3557, 3555, 3608, 3606, 3547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff": {
          "hide_name": 0,
          "bits": [ 3609 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst cmp_lo_ff"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 3639, 3640, 3670, 3668, 3666, 3663, 3642, 3618, 3615, 3616, 3660, 3658, 3656, 3654, 3652, 3650, 3648, 3646, 3644, 3637, 3635, 3633, 3631, 3629, 3627, 3625, 3623, 3620, 3621, 3672, 3613, 3610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3639, 3640, 3670, 3668, 3666, 3663, 3642, 3618, 3615, 3616, 3660, 3658, 3656, 3654, 3652, 3650, 3648, 3646, 3644, 3637, 3635, 3633, 3631, 3629, 3627, 3625, 3623, 3620, 3621, 3672, 3613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I1_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3665, 3641, 3674, 3671, 3669, 3667, 3664, 3643, 3619, 3617, 3662, 3661, 3659, 3657, 3655, 3653, 3651, 3649, 3647, 3645, 3638, 3636, 3634, 3632, 3630, 3628, 3626, 3624, 3622, 3675, 3673, 3614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 3610, 3611, 3609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3476, 3048, 3676, 3677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3682, 3683, 3684, 3685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3408, 2406, 3686, 3687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 3456, 2286, 3688, 3689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3678, 3679, 3680, 3681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2366, 3420, 3694, 3695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3696, 3452, 2293, 3697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 3444, 2316, 3698, 3699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_lo_ff_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3690, 3691, 3692, 3693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_match_ff": {
          "hide_name": 0,
          "bits": [ 3700 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst cmp_match_ff"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.cmp_match_ff_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3700, 3612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst data_i"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.data_o": {
          "hide_name": 0,
          "bits": [ 1138, 1112, 1128, 1117, 1357, 1348, 1237, 1229, 1339, 1221, 1212, 1195, 1186, 1282, 1275, 1268, 1260, 1252, 1245, 1300, 1178, 1331, 1170, 1323, 1161, 1315, 1307, 1293, 1285, 1200, 1362, 1152 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst data_o"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.irq_o": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst irq_o"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi": {
          "hide_name": 0,
          "bits": [ 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_hi"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3703 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3706 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3708 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3710 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3712 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3714 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 3716 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 3718 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 3720 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 3722 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3702 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 3726 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 3728 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 3730 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 3732 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 3734 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 3736 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 3740 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3725 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 3748 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 3750 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3752 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3754 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3756 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3758 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3760 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3762 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3701 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we": {
          "hide_name": 0,
          "bits": [ 3704 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_hi_we"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3765 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_hi_we_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 389, 3766, 3767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_lo"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3770 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3773 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3775 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3777 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3779 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3781 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 3783 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 3785 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 3787 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 3789 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3769 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 3793 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 3795 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 3797 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 3799 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 3801 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 3803 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 3805 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 3807 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 3809 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 3811 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3792 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 3815 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 3816 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3814 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3818 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3820 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3822 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3824 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3826 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3828 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3768 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt": {
          "hide_name": 0,
          "bits": [ 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 3831 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_lo_nxt",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_nxt_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 2150, 3812, 3810, 3808, 3806, 3804, 3802, 3800, 3798, 3796, 3794, 3790, 3788, 3786, 3784, 3782, 3780, 3778, 3776, 3774, 3772, 3829, 3827, 3825, 3823, 3821, 3819, 3817, 3813, 3791, 3830, 3831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl": {
          "hide_name": 0,
          "bits": [ 3832 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_lo_ovfl"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_ovfl_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 3749, 3745, 3743, 3741, 3739, 3737, 3735, 3733, 3731, 3729, 3727, 3723, 3721, 3719, 3717, 3715, 3713, 3711, 3709, 3707, 3705, 3763, 3761, 3759, 3757, 3755, 3753, 3751, 3746, 3724, 3764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we": {
          "hide_name": 0,
          "bits": [ 3771 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtime_lo_we"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3833 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo_we_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 389, 3766, 3834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi": {
          "hide_name": 0,
          "bits": [ 3492, 3488, 3480, 3440, 3476, 3472, 3468, 3464, 3460, 3456, 3452, 3448, 3444, 3436, 3432, 3428, 3424, 3420, 3416, 3412, 3408, 3404, 3400, 3396, 3516, 3512, 3508, 3392, 3504, 3500, 3496, 3484 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtimecmp_hi"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo": {
          "hide_name": 0,
          "bits": [ 3493, 3489, 3481, 3441, 3477, 3473, 3469, 3465, 3461, 3457, 3453, 3449, 3445, 3437, 3433, 3429, 3425, 3421, 3417, 3413, 3409, 3405, 3401, 3397, 3517, 3513, 3509, 3393, 3505, 3501, 3497, 3485 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst mtimecmp_lo"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.time_o": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569, 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst time_o"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679": {
          "hide_name": 0,
          "bits": [ 1138, 1112, 1128, 1117, 1357, 1348, 1237, 1229, 1339, 1221, 1212, 1195, 1186, 1282, 1275, 1268, 1260, 1252, 1245, 1300, 1178, 1331, 1170, 1323, 1161, 1315, 1307, 1293, 1285, 1200, 1362, 1152 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst:679"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680": {
          "hide_name": 0,
          "bits": [ 3176 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst:680"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3838 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 389, 3766, 3841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:680_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3837 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:681": {
          "hide_name": 0,
          "bits": [ 2150, 2164, 2180, 2234, 2243, 2249, 2256, 2269, 2276, 2284, 2291, 2304, 2313, 2332, 2327, 2335, 2350, 2361, 2379, 2388, 2403, 2416, 2434, 2443, 2458, 2470, 2484, 2498, 2529, 2542, 2556, 2569, 2149, 2168, 2174, 2235, 3048, 2251, 2259, 2271, 2279, 2286, 2293, 2307, 2316, 2334, 2329, 2337, 2354, 2366, 2383, 2393, 2406, 2421, 2433, 2447, 2462, 2475, 2487, 2501, 2532, 2545, 2558, 2573 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst:681"
          }
        },
        "neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:682": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_mtime_inst_true.neorv32_mtime_inst:682"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.data_o": {
          "hide_name": 0,
          "bits": [ 1122, "0", 1122, 1122, "0", "0", 1214, 1163, "0", 1214, 1214, 1197, 1188, 1163, 1214, 1197, 1262, 1254, 1122, "0", 1163, "0", 1122, "0", 1163, "0", "0", "0", "0", "0", "0", 1154 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst data_o"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden": {
          "hide_name": 0,
          "bits": [ 3840 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst rden"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 77, 78, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 77, 3839, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3175, 389, 3841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_I3": {
          "hide_name": 0,
          "bits": [ 3175, 389, 3842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3836 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 3171 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 76, 3841, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3835 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3170 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst.rden_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3172 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750": {
          "hide_name": 0,
          "bits": [ 1122, "0", 1122, 1122, "0", "0", 1214, 1163, "0", 1214, 1214, 1197, 1188, 1163, 1214, 1197, 1262, 1254, 1122, "0", 1163, "0", 1122, "0", 1163, "0", "0", "0", "0", "0", "0", 1154 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst:750"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3844 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_2_R": {
          "hide_name": 0,
          "bits": [ 3845 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_3_R": {
          "hide_name": 0,
          "bits": [ 3846 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_4_R": {
          "hide_name": 0,
          "bits": [ 3847 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_5_R": {
          "hide_name": 0,
          "bits": [ 3848 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_6_R": {
          "hide_name": 0,
          "bits": [ 3849 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:750_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3843 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:751": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_sysinfo_inst:751"
          }
        },
        "neorv32_inst.neorv32_sysinfo_inst:751_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3179, 3853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3852 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst clkgen_en_o"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3898, 3861, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_en_o_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3877, 3875, 3873, 3871, 3869, 3867, 3865, 3863, 3860, 3862, 3879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.clkgen_i": {
          "hide_name": 0,
          "bits": [ 69, 67, 65, 63, 61, 59, 57, 55 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst clkgen_i"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl": {
          "hide_name": 0,
          "bits": [ 3891, 3890, 3889, 3888, 3887, 3886, 3885, 3884, 3883, 3857, 3898, 3897, 3855, "0", "0", "0", "0", "0", "0", "0", 3896, 3895, 3894, 3893, 3892, 3882, 3881, "0", 70, "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst ctrl"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 3854 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst data_i"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.data_o": {
          "hide_name": 0,
          "bits": [ 1144, 1115, 1134, 1124, 1360, 1351, 1239, 1231, 1342, 1223, 1215, 1198, 1189, "0", "0", "0", "0", "0", "0", "0", 1180, 1333, 1172, 1325, 1164, 1317, 1309, "0", 1287, 1202, 1364, 1155 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst data_o"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_rxd_o": {
          "hide_name": 0,
          "bits": [ 4273 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst irq_rxd_o",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o": {
          "hide_name": 0,
          "bits": [ 3900 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst irq_txd_o"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3902, 3899, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3904 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3901 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3902, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3916, 3909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_10_D": {
          "hide_name": 0,
          "bits": [ 3914 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_11_D": {
          "hide_name": 0,
          "bits": [ 3918 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_1_D": {
          "hide_name": 0,
          "bits": [ 3912 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_2_D": {
          "hide_name": 0,
          "bits": [ 3920 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_3_D": {
          "hide_name": 0,
          "bits": [ 3923 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_4_D": {
          "hide_name": 0,
          "bits": [ 3926 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_5_D": {
          "hide_name": 0,
          "bits": [ 3929 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_6_D": {
          "hide_name": 0,
          "bits": [ 3932 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_7_D": {
          "hide_name": 0,
          "bits": [ 3935 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_8_D": {
          "hide_name": 0,
          "bits": [ 3938 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_9_D": {
          "hide_name": 0,
          "bits": [ 3941 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 3910 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3917, 3943, 3940, 3937, 3934, 3931, 3928, 3925, 3922, 3919, 3944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 3917, 3915, 3942, 3939, 3936, 3933, 3930, 3927, 3924, 3921, 3913, 3911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 2125, 3900, 3947, 2385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I1_I2_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 3948 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3949 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q": {
          "hide_name": 0,
          "bits": [ 3945, 3946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 3945, 3951, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3952, 3957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3958 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3857, 3858, 3859, 3860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3960, 3961, 3962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3959, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 4793, 3969, 3965, 3967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFESR_E_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3953, 3968, 3966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 3970 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 3953, 3954, 3955, 3956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3971 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3972 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 3973 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_10_D": {
          "hide_name": 0,
          "bits": [ 3976 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3890, 3977, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_1_D": {
          "hide_name": 0,
          "bits": [ 3975 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_2_D": {
          "hide_name": 0,
          "bits": [ 3978 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3857, 3979, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_3_D": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3883, 3981, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_4_D": {
          "hide_name": 0,
          "bits": [ 3982 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3884, 3983, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_5_D": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3885, 3985, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_6_D": {
          "hide_name": 0,
          "bits": [ 3986 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3886, 3987, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_7_D": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3887, 3989, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_8_D": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3888, 3991, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_9_D": {
          "hide_name": 0,
          "bits": [ 3992 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3889, 3993, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3897, 3994, 3856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_I3_O_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 3877, 3878, 3876, 3874, 3872, 3870, 3868, 3866, 3864, 3858, 3880, 3963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3995, 3996, 3997, 3882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 69, 61, 3892, 3998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R": {
          "hide_name": 0,
          "bits": [ 3950 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_D": {
          "hide_name": 0,
          "bits": [ 3999 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_E": {
          "hide_name": 0,
          "bits": [ 4000 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o_SB_LUT4_I3_O_SB_DFFSR_D_R_SB_DFFESR_R_Q": {
          "hide_name": 0,
          "bits": [ 4002, 4001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.num_bits": {
          "hide_name": 0,
          "bits": [ 3893, "1", "0", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst num_bits"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.uart_cts_ff": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst uart_cts_ff"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.uart_cts_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst uart_cts_i"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.uart_rxd_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst uart_rxd_i"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.uart_txd_o": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst uart_txd_o"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705": {
          "hide_name": 0,
          "bits": [ 1144, 1115, 1134, 1124, 1360, 1351, 1239, 1231, 1342, 1223, 1215, 1198, 1189, "0", "0", "0", "0", "0", "0", "0", 1180, 1333, 1172, 1325, 1164, 1317, 1309, "0", 1287, 1202, 1364, 1155 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:705"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 4008 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4010, 3890, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4011, 4012, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4013 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 4016 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4017, 3891, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4018, 4019, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4020 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4014, 4015, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4015, 4021, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4026, 4027, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 4028 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_23_R": {
          "hide_name": 0,
          "bits": [ 4025 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 4029 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3855, 4031, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4032 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4035, 4037, 4036, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 4038 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4039, 70, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4040, 4041, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 4042 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4043, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 4024, 4044, 4045, 4046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 4049 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4050, 3884, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4051, 4052, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4053 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 4054 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4055, 3885, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4056, 4057, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4058 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 4059 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4060, 3886, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4061, 4062, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4063 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4023, 4022, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 4064 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4065, 3887, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4066, 4067, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4068 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4022, 4045, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 4069 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4070, 3888, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4071, 4072, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4073 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4075, 3889, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4076, 4077, 4002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4078 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4048, 4047, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4047, 4014, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_9_R": {
          "hide_name": 0,
          "bits": [ 4009, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 4005 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4030, 4004, 4031, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4079 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 4080 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 4006 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:706": {
          "hide_name": 0,
          "bits": [ 3852 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:706"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:706_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 4081 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:707": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:707"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:708": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:708"
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:710": {
          "hide_name": 0,
          "bits": [ 4273 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:710",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711": {
          "hide_name": 0,
          "bits": [ 3900 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_uart0_inst_true.neorv32_uart0_inst:711"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.ack_o": {
          "hide_name": 0,
          "bits": [ 3851 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst ack_o"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.addr_i": {
          "hide_name": 0,
          "bits": [ "x", "x", 221, 230, 222, 223, 225, 226, 224, 227, 228, 229, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst addr_i",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.clk_i": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst clk_i"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.clkgen_en_o": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst clkgen_en_o"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.clkgen_i": {
          "hide_name": 0,
          "bits": [ 69, 67, 65, 63, 61, 59, 57, 55 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst clkgen_i"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.data_i": {
          "hide_name": 0,
          "bits": [ 1416, 1414, 1412, 1410, 1468, 1466, 1464, 1462, 3155, 3154, 3153, 3152, 3151, 3150, 3148, 3146, 3164, 3163, 3162, 3161, 3159, 3158, 3157, 3156, 3169, 3168, 3167, 3166, 3165, 3160, 3149, 3147 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst data_i"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.data_o": {
          "hide_name": 0,
          "bits": [ 1143, 1114, 1133, 1123, 1359, 1350, "0", "0", 1341, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst data_o"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.irq_o": {
          "hide_name": 0,
          "bits": [ 4272 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst irq_o",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen": {
          "hide_name": 0,
          "bits": [ 4088, 4086, 4083, 4093 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst rst_gen"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 4085 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 4087, 4086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rst_gen_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4090 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst rstn_i"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4084 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_o": {
          "hide_name": 0,
          "bits": [ 4093 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst rstn_o"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_o_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_sync": {
          "hide_name": 0,
          "bits": [ 4094 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst rstn_sync"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt": {
          "hide_name": 0,
          "bits": [ 4123, 4119, 4117, 4115, 4113, 4111, 4109, 4107, 4105, 4103, 4101, 4137, 4135, 4133, 4131, 4129, 4127, 4125, 4121, 4099, 2346 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst wdt_cnt"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4122, 4118, 4116, 4114, 4112, 4110, 4108, 4106, 4104, 4102, 4100, 4136, 4134, 4132, 4130, 4128, 4126, 4124, 4120, 4098, 4095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 4123, 4155, 4154, 4153, 4152, 4151, 4150, 4139, 4138, 4149, 4148, 4147, 4146, 4145, 4144, 4143, 4142, 4141, 4140, 4156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661": {
          "hide_name": 0,
          "bits": [ 1143, 1114, 1133, 1123, 1359, 1350, "0", "0", 1341, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst:661"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 4159, 4087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_1_D_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 4160 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_2_D_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 4161 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 59, 67, 4163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4164, 4165, 4166, 4167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 4171, 4168, 72, 4097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 4157, 3155, 4094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 4172 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 4157, 4094, 4173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 4174 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFER_E_D": {
          "hide_name": 0,
          "bits": [ 4175 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_1_D": {
          "hide_name": 0,
          "bits": [ 4177 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2_D": {
          "hide_name": 0,
          "bits": [ 4178 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_2_Q": {
          "hide_name": 0,
          "bits": [ 4169, 4170, 4167, 4166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_D_SB_LUT4_I1_1_O_SB_DFFES_E_D": {
          "hide_name": 0,
          "bits": [ 4176 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 4158 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662": {
          "hide_name": 0,
          "bits": [ 3851 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst:662"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 4179 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4162, 389, 4094, 1464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:662_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 4180 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst:663"
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 4181 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 4096 ],
          "attributes": {
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:664": {
          "hide_name": 0,
          "bits": [ 4272 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst:664",
            "unused_bits": "0 "
          }
        },
        "neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:665": {
          "hide_name": 0,
          "bits": [ 4093 ],
          "attributes": {
            "hdlname": "neorv32_inst neorv32_wdt_inst_true.neorv32_wdt_inst:665"
          }
        },
        "neorv32_inst.nm_irq_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst nm_irq_i"
          }
        },
        "neorv32_inst.rstn_gen": {
          "hide_name": 0,
          "bits": [ 4187, 4186, 4185, 4184, 4183, 4182, 4089, 4090 ],
          "attributes": {
            "hdlname": "neorv32_inst rstn_gen"
          }
        },
        "neorv32_inst.rstn_i": {
          "hide_name": 0,
          "bits": [ 4190 ],
          "attributes": {
            "hdlname": "neorv32_inst rstn_i"
          }
        },
        "neorv32_inst.slink_rx_dat_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_rx_dat_i"
          }
        },
        "neorv32_inst.slink_rx_rdy_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_rx_rdy_o"
          }
        },
        "neorv32_inst.slink_rx_val_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_rx_val_i"
          }
        },
        "neorv32_inst.slink_tx_dat_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_tx_dat_o"
          }
        },
        "neorv32_inst.slink_tx_rdy_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_tx_rdy_i"
          }
        },
        "neorv32_inst.slink_tx_val_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst slink_tx_val_o"
          }
        },
        "neorv32_inst.spi_csn_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "neorv32_inst spi_csn_o"
          }
        },
        "neorv32_inst.spi_sck_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst spi_sck_o"
          }
        },
        "neorv32_inst.spi_sdi_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst spi_sdi_i"
          }
        },
        "neorv32_inst.spi_sdo_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst spi_sdo_o"
          }
        },
        "neorv32_inst.sys_rstn": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "neorv32_inst sys_rstn"
          }
        },
        "neorv32_inst.sys_rstn_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 4188 ],
          "attributes": {
          }
        },
        "neorv32_inst.sys_rstn_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "neorv32_inst.twi_scl_io": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst twi_scl_io"
          }
        },
        "neorv32_inst.twi_sda_io": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst twi_sda_io"
          }
        },
        "neorv32_inst.uart0_cts_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst uart0_cts_i"
          }
        },
        "neorv32_inst.uart0_rxd_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "neorv32_inst uart0_rxd_i"
          }
        },
        "neorv32_inst.uart0_txd_o": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "neorv32_inst uart0_txd_o"
          }
        },
        "neorv32_inst.uart1_cts_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst uart1_cts_i"
          }
        },
        "neorv32_inst.uart1_rts_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst uart1_rts_o"
          }
        },
        "neorv32_inst.uart1_rxd_i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "neorv32_inst uart1_rxd_i"
          }
        },
        "neorv32_inst.uart1_txd_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst uart1_txd_o"
          }
        },
        "neorv32_inst.wb_ack_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_ack_i"
          }
        },
        "neorv32_inst.wb_adr_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_adr_o"
          }
        },
        "neorv32_inst.wb_cyc_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_cyc_o"
          }
        },
        "neorv32_inst.wb_dat_i": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_dat_i"
          }
        },
        "neorv32_inst.wb_dat_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_dat_o"
          }
        },
        "neorv32_inst.wb_err_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_err_i"
          }
        },
        "neorv32_inst.wb_lock_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_lock_o"
          }
        },
        "neorv32_inst.wb_sel_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_sel_o"
          }
        },
        "neorv32_inst.wb_stb_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_stb_o"
          }
        },
        "neorv32_inst.wb_tag_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_tag_o"
          }
        },
        "neorv32_inst.wb_we_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "neorv32_inst wb_we_o"
          }
        },
        "neorv32_inst:36": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 3115, 3112, 3109, 3106, 3103, 3100, 3097, 3094, 3088, 3085, 3082, 3079, 3076, 3073, 3070, 3067, 3064, 3061, 3144, 3141, 3138, 3135, 3132, 3129, 3122, 3091, 3058, 3055, 3126, 3124, 3119, 3117, 3114, 3111, 3108, 3105, 3102, 3099, 3096, 3093, 3087, 3084, 3081, 3078, 3075, 3072, 3069, 3066, 3063, 3060, 3143, 3140, 3137, 3134, 3131, 3128, 3121, 3090, 3057, 3054 ],
          "attributes": {
          }
        },
        "neorv32_inst:38": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "pll_clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "pll_inst_PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 4191 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pll_inst_SDO": {
          "hide_name": 0,
          "bits": [ 4192 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pll_rstn": {
          "hide_name": 0,
          "bits": [ 4190 ],
          "attributes": {
          }
        },
        "pll_rstn_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4091 ],
          "attributes": {
          }
        },
        "uart_rxd_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "uart_rxd_i_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 4196, 4198, 4195, 4194, 4193, 2375, 2376, 3953, 3954, 3955, 3956, 4021, 4015, 4014, 4047, 4048, 4045, 4022, 4023, 4046, 4197, 3877, 3878, 3876, 3874, 3872, 3870, 3868, 3866, 3864, 3858, 3880, 3963 ],
          "attributes": {
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 4198, 4195, 4196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D_Q": {
          "hide_name": 0,
          "bits": [ 4197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_DFFE_D_Q_SB_DFFE_D_Q": {
          "hide_name": 0,
          "bits": [ 4046, 4023, 3893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 4199 ],
          "attributes": {
          }
        },
        "uart_rxd_i_SB_DFF_D_Q_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 2376, 2375, 4003, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 4200 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 4201, 3946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 4202 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4034, 4033, 3903, 4203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 4794, 4210, 4205, 4208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 "
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3905, 4209, 4207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFESR_E_R": {
          "hide_name": 0,
          "bits": [ 4206 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 4211 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 3905, 3906, 3907, 3908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 4212 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D": {
          "hide_name": 0,
          "bits": [ 4213 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4216, 1466, 1462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 4217, 1416, 1414, 3894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_Q": {
          "hide_name": 0,
          "bits": [ 1462, 4214, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFESS_E_S": {
          "hide_name": 0,
          "bits": [ 4215 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_1_D": {
          "hide_name": 0,
          "bits": [ 4220 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_1_Q": {
          "hide_name": 0,
          "bits": [ 1466, 4221, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_2_D": {
          "hide_name": 0,
          "bits": [ 4222 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_2_Q": {
          "hide_name": 0,
          "bits": [ 1468, 4223, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_3_D": {
          "hide_name": 0,
          "bits": [ 4224 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_3_Q": {
          "hide_name": 0,
          "bits": [ 1410, 4225, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_4_D": {
          "hide_name": 0,
          "bits": [ 4226 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_4_Q": {
          "hide_name": 0,
          "bits": [ 1412, 4227, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_5_D": {
          "hide_name": 0,
          "bits": [ 4228 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_5_Q": {
          "hide_name": 0,
          "bits": [ 1414, 4229, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_6_D": {
          "hide_name": 0,
          "bits": [ 4230 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_6_Q": {
          "hide_name": 0,
          "bits": [ 1416, 4231, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7_D": {
          "hide_name": 0,
          "bits": [ 4232 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_7_Q": {
          "hide_name": 0,
          "bits": [ 4034, 4033, 4204, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 4218 ],
          "attributes": {
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_I3_O_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 1464, 4219, 3903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_txd_o_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3891, 3917, 3916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        }
      }
    }
  }
}
