   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"CLK002.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CLK002_Init,"ax",%progbits
  18              		.align	2
  19              		.global	CLK002_Init
  20              		.code	16
  21              		.thumb_func
  23              	CLK002_Init:
  24              	.LFB38:
  25              		.file 1 "../Dave/Generated/src/CLK002/CLK002.c"
   1:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
   2:../Dave/Generated/src/CLK002/CLK002.c **** **  DAVE App Name : CLK002       App Version: 1.0.8               
   3:../Dave/Generated/src/CLK002/CLK002.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/CLK002/CLK002.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
   6:../Dave/Generated/src/CLK002/CLK002.c **** 
   7:../Dave/Generated/src/CLK002/CLK002.c **** /*CODE_BLOCK_BEGIN[CLK002.c]*/
   8:../Dave/Generated/src/CLK002/CLK002.c **** 
   9:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
  10:../Dave/Generated/src/CLK002/CLK002.c ****  Copyright (c) 2013, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/CLK002/CLK002.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/CLK002/CLK002.c ****                                                                               **
  13:../Dave/Generated/src/CLK002/CLK002.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/CLK002/CLK002.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/CLK002/CLK002.c ****                                                                               **
  16:../Dave/Generated/src/CLK002/CLK002.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/CLK002/CLK002.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/CLK002/CLK002.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/CLK002/CLK002.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/CLK002/CLK002.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/CLK002/CLK002.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/CLK002/CLK002.c ****  may be used to endorse or promote products derived from this software without** 
  23:../Dave/Generated/src/CLK002/CLK002.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/CLK002/CLK002.c ****                                                                               **
  25:../Dave/Generated/src/CLK002/CLK002.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/CLK002/CLK002.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/CLK002/CLK002.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/CLK002/CLK002.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/CLK002/CLK002.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/CLK002/CLK002.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/CLK002/CLK002.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/CLK002/CLK002.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/CLK002/CLK002.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/CLK002/CLK002.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/CLK002/CLK002.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/CLK002/CLK002.c ****                                                                               **
  37:../Dave/Generated/src/CLK002/CLK002.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/CLK002/CLK002.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/CLK002/CLK002.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/CLK002/CLK002.c ****                                                                               **
  41:../Dave/Generated/src/CLK002/CLK002.c **** ********************************************************************************
  42:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  43:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  44:../Dave/Generated/src/CLK002/CLK002.c **** ** PLATFORM : Infineon XMC1xxx Series                                         **
  45:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  46:../Dave/Generated/src/CLK002/CLK002.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  48:../Dave/Generated/src/CLK002/CLK002.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  50:../Dave/Generated/src/CLK002/CLK002.c **** ** MAY BE CHANGED BY USER [Yes/No]: Yes                                       **
  51:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  52:../Dave/Generated/src/CLK002/CLK002.c **** ** MODIFICATION DATE : Oct 30, 2013                                           **
  53:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  54:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
  55:../Dave/Generated/src/CLK002/CLK002.c **** /* Revision History
  56:../Dave/Generated/src/CLK002/CLK002.c ****  *****************************************************************************
  57:../Dave/Generated/src/CLK002/CLK002.c ****  *
  58:../Dave/Generated/src/CLK002/CLK002.c **** */
  59:../Dave/Generated/src/CLK002/CLK002.c **** /**
  60:../Dave/Generated/src/CLK002/CLK002.c ****  * @file   CLK002.c
  61:../Dave/Generated/src/CLK002/CLK002.c ****  *
  62:../Dave/Generated/src/CLK002/CLK002.c ****  * @brief  SCU_Clock_CLK002 App
  63:../Dave/Generated/src/CLK002/CLK002.c ****  *         
  64:../Dave/Generated/src/CLK002/CLK002.c ****  *  CLK002 App is a singleton app which is used by all applications to configure 
  65:../Dave/Generated/src/CLK002/CLK002.c ****  *  the PLL as well as enable the Clock of Peripheral Units.
  66:../Dave/Generated/src/CLK002/CLK002.c ****  
  67:../Dave/Generated/src/CLK002/CLK002.c ****  * Revision History
  68:../Dave/Generated/src/CLK002/CLK002.c ****  * 18 Jan 2013   v1.0.0  Initial Version
  69:../Dave/Generated/src/CLK002/CLK002.c ****  * 04 Sep 2013   v1.0.4  Added support for XMC1201, XMC1202, XMC1301 devices
  70:../Dave/Generated/src/CLK002/CLK002.c ****  * 30 Oct 2013   v1.0.6  SystemCoreClockUpdate API called at end of CLK002_Init API
  71:../Dave/Generated/src/CLK002/CLK002.c ****  */
  72:../Dave/Generated/src/CLK002/CLK002.c **** 
  73:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
  74:../Dave/Generated/src/CLK002/CLK002.c **** **                      Author(s) Identity                                    **
  75:../Dave/Generated/src/CLK002/CLK002.c **** ********************************************************************************
  76:../Dave/Generated/src/CLK002/CLK002.c **** **                                                                            **
  77:../Dave/Generated/src/CLK002/CLK002.c **** ** Initials     Name                                                          **
  78:../Dave/Generated/src/CLK002/CLK002.c **** ** ---------------------------------------------------------------------------**
  79:../Dave/Generated/src/CLK002/CLK002.c **** ** Yogesh       App Developer                                                 **
  80:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
  81:../Dave/Generated/src/CLK002/CLK002.c **** 
  82:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
  83:../Dave/Generated/src/CLK002/CLK002.c ****  ** INCLUDE FILES                                                             **
  84:../Dave/Generated/src/CLK002/CLK002.c ****  ******************************************************************************/
  85:../Dave/Generated/src/CLK002/CLK002.c **** /** Inclusion of header file */
  86:../Dave/Generated/src/CLK002/CLK002.c **** #include <DAVE3.h>
  87:../Dave/Generated/src/CLK002/CLK002.c **** 
  88:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
  89:../Dave/Generated/src/CLK002/CLK002.c **** **  0                    Private Macro Definitions                             **
  90:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
  91:../Dave/Generated/src/CLK002/CLK002.c **** /* Master Clock setup parameters */  
  92:../Dave/Generated/src/CLK002/CLK002.c **** #define   CLK002_CLKCR_PCLKSEL           (1U)
  93:../Dave/Generated/src/CLK002/CLK002.c **** #define   CLK002_CLKCR_IDIV              (4U)      
  94:../Dave/Generated/src/CLK002/CLK002.c **** #define   CLK002_CLKCR_FDIV              (0U)    
  95:../Dave/Generated/src/CLK002/CLK002.c **** #define   CLK002_DIRECT_ACCESS_ALLOW     (0xC0U)
  96:../Dave/Generated/src/CLK002/CLK002.c **** #define   CLK002_DIRECT_ACCESS_DISALLOW  (0xC3U)
  97:../Dave/Generated/src/CLK002/CLK002.c **** 
  98:../Dave/Generated/src/CLK002/CLK002.c **** 
  99:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
 100:../Dave/Generated/src/CLK002/CLK002.c **** **                      Private Type Definitions                              **
 101:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
 102:../Dave/Generated/src/CLK002/CLK002.c **** 
 103:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
 104:../Dave/Generated/src/CLK002/CLK002.c **** **                 Private Function Declarations:
 105:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
 106:../Dave/Generated/src/CLK002/CLK002.c **** static void     CLK002_lFrequencyUpScaling(void);
 107:../Dave/Generated/src/CLK002/CLK002.c **** static void     CLK002_lFrequencyDownScaling(void);
 108:../Dave/Generated/src/CLK002/CLK002.c **** static void     CLK002_lDivUpdate(void);
 109:../Dave/Generated/src/CLK002/CLK002.c **** 
 110:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
 111:../Dave/Generated/src/CLK002/CLK002.c **** **                      Extern Declarations                                   **
 112:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
 113:../Dave/Generated/src/CLK002/CLK002.c **** extern void SystemCoreClockUpdate(void);
 114:../Dave/Generated/src/CLK002/CLK002.c **** 
 115:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
 116:../Dave/Generated/src/CLK002/CLK002.c **** **                      Public Function Definitions                           **
 117:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
 118:../Dave/Generated/src/CLK002/CLK002.c **** /**
 119:../Dave/Generated/src/CLK002/CLK002.c ****   * @brief  Function to initialise the Clock Tree based on UI configuration.
 120:../Dave/Generated/src/CLK002/CLK002.c ****   * @note   -
 121:../Dave/Generated/src/CLK002/CLK002.c ****   * @param  None
 122:../Dave/Generated/src/CLK002/CLK002.c ****   * @retval None
 123:../Dave/Generated/src/CLK002/CLK002.c ****   */
 124:../Dave/Generated/src/CLK002/CLK002.c **** void CLK002_Init(void)
 125:../Dave/Generated/src/CLK002/CLK002.c **** {
  26              		.loc 1 125 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 00AF     		add	r7, sp, #0
  34              	.LCFI1:
  35              		.cfi_def_cfa_register 7
 126:../Dave/Generated/src/CLK002/CLK002.c ****     /* Open the lock that protects privileged bits. */
 127:../Dave/Generated/src/CLK002/CLK002.c ****     SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_ALLOW;
  36              		.loc 1 127 0
  37 0004 0C4B     		ldr	r3, .L3
  38 0006 C022     		mov	r2, #192
  39 0008 5A62     		str	r2, [r3, #36]
 128:../Dave/Generated/src/CLK002/CLK002.c **** 
 129:../Dave/Generated/src/CLK002/CLK002.c ****     /* Loop until protection is removed. */
 130:../Dave/Generated/src/CLK002/CLK002.c ****     while(((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk))
  40              		.loc 1 130 0
  41 000a C046     		mov	r8, r8
  42              	.L2:
  43              		.loc 1 130 0 is_stmt 0 discriminator 1
  44 000c 0A4B     		ldr	r3, .L3
  45 000e 5A6A     		ldr	r2, [r3, #36]
  46 0010 0423     		mov	r3, #4
  47 0012 1340     		and	r3, r2
  48 0014 FAD1     		bne	.L2
 131:../Dave/Generated/src/CLK002/CLK002.c ****     {
 132:../Dave/Generated/src/CLK002/CLK002.c **** 	    ;
 133:../Dave/Generated/src/CLK002/CLK002.c ****     }
 134:../Dave/Generated/src/CLK002/CLK002.c **** 
 135:../Dave/Generated/src/CLK002/CLK002.c ****     /* Update PCLK selection mux. */
 136:../Dave/Generated/src/CLK002/CLK002.c ****     SCU_CLK->CLKCR|=(((uint32_t)CLK002_CLKCR_PCLKSEL<<\
  49              		.loc 1 136 0 is_stmt 1
  50 0016 094B     		ldr	r3, .L3+4
  51 0018 084A     		ldr	r2, .L3+4
  52 001a 1268     		ldr	r2, [r2]
  53 001c 8021     		mov	r1, #128
  54 001e 4902     		lsl	r1, r1, #9
  55 0020 0A43     		orr	r2, r1
  56 0022 1A60     		str	r2, [r3]
 137:../Dave/Generated/src/CLK002/CLK002.c **** 	             (uint32_t)SCU_CLK_CLKCR_PCLKSEL_Pos)&SCU_CLK_CLKCR_PCLKSEL_Msk);
 138:../Dave/Generated/src/CLK002/CLK002.c **** 
 139:../Dave/Generated/src/CLK002/CLK002.c ****     CLK002_lDivUpdate();
  57              		.loc 1 139 0
  58 0024 FFF7FEFF 		bl	CLK002_lDivUpdate
 140:../Dave/Generated/src/CLK002/CLK002.c **** 
 141:../Dave/Generated/src/CLK002/CLK002.c ****     /*Close the lock opened above. */
 142:../Dave/Generated/src/CLK002/CLK002.c ****     SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_DISALLOW;
  59              		.loc 1 142 0
  60 0028 034B     		ldr	r3, .L3
  61 002a C322     		mov	r2, #195
  62 002c 5A62     		str	r2, [r3, #36]
 143:../Dave/Generated/src/CLK002/CLK002.c **** 
 144:../Dave/Generated/src/CLK002/CLK002.c ****     /* Update the clock variable */
 145:../Dave/Generated/src/CLK002/CLK002.c ****     SystemCoreClockUpdate();
  63              		.loc 1 145 0
  64 002e FFF7FEFF 		bl	SystemCoreClockUpdate
 146:../Dave/Generated/src/CLK002/CLK002.c **** }
  65              		.loc 1 146 0
  66 0032 BD46     		mov	sp, r7
  67              		@ sp needed for prologue
  68 0034 80BD     		pop	{r7, pc}
  69              	.L4:
  70 0036 C046     		.align	2
  71              	.L3:
  72 0038 00000140 		.word	1073807360
  73 003c 00030140 		.word	1073808128
  74              		.cfi_endproc
  75              	.LFE38:
  77              		.section	.text.AllowClkInitByStartup,"ax",%progbits
  78              		.align	2
  79              		.global	AllowClkInitByStartup
  80              		.code	16
  81              		.thumb_func
  83              	AllowClkInitByStartup:
  84              	.LFB39:
 147:../Dave/Generated/src/CLK002/CLK002.c **** 
 148:../Dave/Generated/src/CLK002/CLK002.c **** /**
 149:../Dave/Generated/src/CLK002/CLK002.c **** * @brief  This routine is called by CMSIS startup to find out if clock tree
 150:../Dave/Generated/src/CLK002/CLK002.c **** *         setup should be done by it.This routine is WEAKLY defined in CStart.
 151:../Dave/Generated/src/CLK002/CLK002.c **** *         In the absence of clock app, the weak definition takes precedence
 152:../Dave/Generated/src/CLK002/CLK002.c **** *         which always permits clock tree setup by CStart. When clock app is
 153:../Dave/Generated/src/CLK002/CLK002.c **** *         defined, this function overrides the CStart definition. Clock tree
 154:../Dave/Generated/src/CLK002/CLK002.c **** *         setup is launched and upon completion, control is ceded back to
 155:../Dave/Generated/src/CLK002/CLK002.c **** *         CStart.CStart abstains from setting up clock tree and instead
 156:../Dave/Generated/src/CLK002/CLK002.c **** *         proceeds with program  loading. Return 0 to disallow CStart from
 157:../Dave/Generated/src/CLK002/CLK002.c **** *         performing clock tree setup.
 158:../Dave/Generated/src/CLK002/CLK002.c **** */
 159:../Dave/Generated/src/CLK002/CLK002.c **** 
 160:../Dave/Generated/src/CLK002/CLK002.c **** uint32_t AllowClkInitByStartup(void)
 161:../Dave/Generated/src/CLK002/CLK002.c **** {
  85              		.loc 1 161 0
  86              		.cfi_startproc
  87 0000 80B5     		push	{r7, lr}
  88              	.LCFI2:
  89              		.cfi_def_cfa_offset 8
  90              		.cfi_offset 7, -8
  91              		.cfi_offset 14, -4
  92 0002 00AF     		add	r7, sp, #0
  93              	.LCFI3:
  94              		.cfi_def_cfa_register 7
 162:../Dave/Generated/src/CLK002/CLK002.c ****     /* Return FALSE - Do not allow any initialisation by startup code. */
 163:../Dave/Generated/src/CLK002/CLK002.c ****     return ((uint32_t)0);
  95              		.loc 1 163 0
  96 0004 0023     		mov	r3, #0
 164:../Dave/Generated/src/CLK002/CLK002.c **** }
  97              		.loc 1 164 0
  98 0006 181C     		mov	r0, r3
  99 0008 BD46     		mov	sp, r7
 100              		@ sp needed for prologue
 101 000a 80BD     		pop	{r7, pc}
 102              		.cfi_endproc
 103              	.LFE39:
 105              		.section	.text.CLK002_lDivUpdate,"ax",%progbits
 106              		.align	2
 107              		.code	16
 108              		.thumb_func
 110              	CLK002_lDivUpdate:
 111              	.LFB40:
 165:../Dave/Generated/src/CLK002/CLK002.c **** /*******************************************************************************
 166:../Dave/Generated/src/CLK002/CLK002.c **** **                 Private Function definition:
 167:../Dave/Generated/src/CLK002/CLK002.c **** *******************************************************************************/
 168:../Dave/Generated/src/CLK002/CLK002.c **** 
 169:../Dave/Generated/src/CLK002/CLK002.c **** /**
 170:../Dave/Generated/src/CLK002/CLK002.c ****   * @brief  Function to update idiv in steps of quard.
 171:../Dave/Generated/src/CLK002/CLK002.c ****   * @note   -
 172:../Dave/Generated/src/CLK002/CLK002.c ****   * @param  None
 173:../Dave/Generated/src/CLK002/CLK002.c ****   * @retval None
 174:../Dave/Generated/src/CLK002/CLK002.c ****   */
 175:../Dave/Generated/src/CLK002/CLK002.c **** static void CLK002_lDivUpdate(void)
 176:../Dave/Generated/src/CLK002/CLK002.c **** {
 112              		.loc 1 176 0
 113              		.cfi_startproc
 114 0000 80B5     		push	{r7, lr}
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 7, -8
 118              		.cfi_offset 14, -4
 119 0002 84B0     		sub	sp, sp, #16
 120              	.LCFI5:
 121              		.cfi_def_cfa_offset 24
 122 0004 00AF     		add	r7, sp, #0
 123              	.LCFI6:
 124              		.cfi_def_cfa_register 7
 177:../Dave/Generated/src/CLK002/CLK002.c ****  /*  Find out current and target value of idiv */
 178:../Dave/Generated/src/CLK002/CLK002.c ****  uint32_t lCurrIdiv= (uint32_t) 0;      /* Current idiv. */
 125              		.loc 1 178 0
 126 0006 0023     		mov	r3, #0
 127 0008 FB60     		str	r3, [r7, #12]
 179:../Dave/Generated/src/CLK002/CLK002.c ****  uint32_t lTargetidiv= (uint32_t) 0;    /* Target idiv. */
 128              		.loc 1 179 0
 129 000a 0023     		mov	r3, #0
 130 000c BB60     		str	r3, [r7, #8]
 180:../Dave/Generated/src/CLK002/CLK002.c ****  uint32_t lCLKCR;
 181:../Dave/Generated/src/CLK002/CLK002.c ****  lCurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
 131              		.loc 1 181 0
 132 000e 184B     		ldr	r3, .L11
 133 0010 1A68     		ldr	r2, [r3]
 134 0012 FF23     		mov	r3, #255
 135 0014 1B02     		lsl	r3, r3, #8
 136 0016 1340     		and	r3, r2
 137 0018 1B0A     		lsr	r3, r3, #8
 138 001a FB60     		str	r3, [r7, #12]
 182:../Dave/Generated/src/CLK002/CLK002.c ****  lTargetidiv = CLK002_CLKCR_IDIV;
 139              		.loc 1 182 0
 140 001c 0423     		mov	r3, #4
 141 001e BB60     		str	r3, [r7, #8]
 183:../Dave/Generated/src/CLK002/CLK002.c **** 
 184:../Dave/Generated/src/CLK002/CLK002.c ****  /* Update FDIV here, unconditionally. */
 185:../Dave/Generated/src/CLK002/CLK002.c **** 
 186:../Dave/Generated/src/CLK002/CLK002.c ****   lCLKCR = SCU_CLK->CLKCR;
 142              		.loc 1 186 0
 143 0020 134B     		ldr	r3, .L11
 144 0022 1B68     		ldr	r3, [r3]
 145 0024 7B60     		str	r3, [r7, #4]
 187:../Dave/Generated/src/CLK002/CLK002.c ****   WR_REG(lCLKCR, SCU_CLK_CLKCR_FDIV_Msk, SCU_CLK_CLKCR_FDIV_Pos,CLK002_CLKCR_FDIV);
 146              		.loc 1 187 0
 147 0026 7B68     		ldr	r3, [r7, #4]
 148 0028 FF22     		mov	r2, #255
 149 002a 9343     		bic	r3, r2
 150 002c 7B60     		str	r3, [r7, #4]
 188:../Dave/Generated/src/CLK002/CLK002.c ****   SCU_CLK->CLKCR = lCLKCR;
 151              		.loc 1 188 0
 152 002e 104B     		ldr	r3, .L11
 153 0030 7A68     		ldr	r2, [r7, #4]
 154 0032 1A60     		str	r2, [r3]
 189:../Dave/Generated/src/CLK002/CLK002.c **** 
 190:../Dave/Generated/src/CLK002/CLK002.c ****      /* Delay, till frequency stable, appox. 15us. */
 191:../Dave/Generated/src/CLK002/CLK002.c **** 
 192:../Dave/Generated/src/CLK002/CLK002.c **** 
 193:../Dave/Generated/src/CLK002/CLK002.c ****   WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
 155              		.loc 1 193 0
 156 0034 0E4B     		ldr	r3, .L11
 157 0036 0E4A     		ldr	r2, .L11
 158 0038 1268     		ldr	r2, [r2]
 159 003a 0E49     		ldr	r1, .L11+4
 160 003c 0A43     		orr	r2, r1
 161 003e 1A60     		str	r2, [r3]
 194:../Dave/Generated/src/CLK002/CLK002.c ****   while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
 162              		.loc 1 194 0
 163 0040 C046     		mov	r8, r8
 164              	.L8:
 165              		.loc 1 194 0 is_stmt 0 discriminator 1
 166 0042 0B4B     		ldr	r3, .L11
 167 0044 1A68     		ldr	r2, [r3]
 168 0046 8023     		mov	r3, #128
 169 0048 DB05     		lsl	r3, r3, #23
 170 004a 1340     		and	r3, r2
 171 004c F9D1     		bne	.L8
 195:../Dave/Generated/src/CLK002/CLK002.c ****   {
 196:../Dave/Generated/src/CLK002/CLK002.c ****     ;
 197:../Dave/Generated/src/CLK002/CLK002.c ****   }
 198:../Dave/Generated/src/CLK002/CLK002.c **** 
 199:../Dave/Generated/src/CLK002/CLK002.c **** 
 200:../Dave/Generated/src/CLK002/CLK002.c ****     /* Find out current value of direction in which idiv has to update. */
 201:../Dave/Generated/src/CLK002/CLK002.c ****  if (lCurrIdiv==lTargetidiv)
 172              		.loc 1 201 0 is_stmt 1
 173 004e FA68     		ldr	r2, [r7, #12]
 174 0050 BB68     		ldr	r3, [r7, #8]
 175 0052 9A42     		cmp	r2, r3
 176 0054 08D0     		beq	.L7
 202:../Dave/Generated/src/CLK002/CLK002.c ****   {
 203:../Dave/Generated/src/CLK002/CLK002.c ****    /*No change in IDIV. */
 204:../Dave/Generated/src/CLK002/CLK002.c ****   }
 205:../Dave/Generated/src/CLK002/CLK002.c ****  else if(lCurrIdiv < lTargetidiv)
 177              		.loc 1 205 0
 178 0056 FA68     		ldr	r2, [r7, #12]
 179 0058 BB68     		ldr	r3, [r7, #8]
 180 005a 9A42     		cmp	r2, r3
 181 005c 02D2     		bcs	.L10
 206:../Dave/Generated/src/CLK002/CLK002.c ****   {
 207:../Dave/Generated/src/CLK002/CLK002.c ****     CLK002_lFrequencyDownScaling();
 182              		.loc 1 207 0
 183 005e FFF7FEFF 		bl	CLK002_lFrequencyDownScaling
 184 0062 01E0     		b	.L7
 185              	.L10:
 208:../Dave/Generated/src/CLK002/CLK002.c ****   }
 209:../Dave/Generated/src/CLK002/CLK002.c ****   else
 210:../Dave/Generated/src/CLK002/CLK002.c ****    {
 211:../Dave/Generated/src/CLK002/CLK002.c ****      CLK002_lFrequencyUpScaling();
 186              		.loc 1 211 0
 187 0064 FFF7FEFF 		bl	CLK002_lFrequencyUpScaling
 188              	.L7:
 212:../Dave/Generated/src/CLK002/CLK002.c ****    }
 213:../Dave/Generated/src/CLK002/CLK002.c **** 
 214:../Dave/Generated/src/CLK002/CLK002.c **** }
 189              		.loc 1 214 0
 190 0068 BD46     		mov	sp, r7
 191 006a 04B0     		add	sp, sp, #16
 192              		@ sp needed for prologue
 193 006c 80BD     		pop	{r7, pc}
 194              	.L12:
 195 006e C046     		.align	2
 196              	.L11:
 197 0070 00030140 		.word	1073808128
 198 0074 0000F03F 		.word	1072693248
 199              		.cfi_endproc
 200              	.LFE40:
 202              		.section	.text.CLK002_lFrequencyUpScaling,"ax",%progbits
 203              		.align	2
 204              		.code	16
 205              		.thumb_func
 207              	CLK002_lFrequencyUpScaling:
 208              	.LFB41:
 215:../Dave/Generated/src/CLK002/CLK002.c **** 
 216:../Dave/Generated/src/CLK002/CLK002.c **** /**
 217:../Dave/Generated/src/CLK002/CLK002.c ****   * @brief  Function to provide frequency up scaling.
 218:../Dave/Generated/src/CLK002/CLK002.c ****   * @note   -
 219:../Dave/Generated/src/CLK002/CLK002.c ****   * @param  None
 220:../Dave/Generated/src/CLK002/CLK002.c ****   * @retval None
 221:../Dave/Generated/src/CLK002/CLK002.c ****   */
 222:../Dave/Generated/src/CLK002/CLK002.c **** static void     CLK002_lFrequencyUpScaling()
 223:../Dave/Generated/src/CLK002/CLK002.c **** {
 209              		.loc 1 223 0
 210              		.cfi_startproc
 211 0000 80B5     		push	{r7, lr}
 212              	.LCFI7:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 7, -8
 215              		.cfi_offset 14, -4
 216 0002 84B0     		sub	sp, sp, #16
 217              	.LCFI8:
 218              		.cfi_def_cfa_offset 24
 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI9:
 221              		.cfi_def_cfa_register 7
 224:../Dave/Generated/src/CLK002/CLK002.c ****   uint32_t CurrIdiv;
 225:../Dave/Generated/src/CLK002/CLK002.c ****   uint32_t TargetIdiv;
 226:../Dave/Generated/src/CLK002/CLK002.c ****   uint32_t lCLKCR;
 227:../Dave/Generated/src/CLK002/CLK002.c ****   CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
 222              		.loc 1 227 0
 223 0006 2A4B     		ldr	r3, .L22
 224 0008 1A68     		ldr	r2, [r3]
 225 000a FF23     		mov	r3, #255
 226 000c 1B02     		lsl	r3, r3, #8
 227 000e 1340     		and	r3, r2
 228 0010 1B0A     		lsr	r3, r3, #8
 229 0012 FB60     		str	r3, [r7, #12]
 228:../Dave/Generated/src/CLK002/CLK002.c ****   TargetIdiv = CLK002_CLKCR_IDIV;
 230              		.loc 1 228 0
 231 0014 0423     		mov	r3, #4
 232 0016 BB60     		str	r3, [r7, #8]
 233              	.L19:
 229:../Dave/Generated/src/CLK002/CLK002.c ****   while(1)
 230:../Dave/Generated/src/CLK002/CLK002.c ****   {
 231:../Dave/Generated/src/CLK002/CLK002.c ****     if(CurrIdiv > (TargetIdiv * 4UL))
 234              		.loc 1 231 0
 235 0018 BB68     		ldr	r3, [r7, #8]
 236 001a 9A00     		lsl	r2, r3, #2
 237 001c FB68     		ldr	r3, [r7, #12]
 238 001e 9A42     		cmp	r2, r3
 239 0020 24D2     		bcs	.L14
 232:../Dave/Generated/src/CLK002/CLK002.c ****     {
 233:../Dave/Generated/src/CLK002/CLK002.c ****         CurrIdiv = (CurrIdiv & 0xFFFFFFFCU) + 4U;
 240              		.loc 1 233 0
 241 0022 FB68     		ldr	r3, [r7, #12]
 242 0024 0322     		mov	r2, #3
 243 0026 9343     		bic	r3, r2
 244 0028 0433     		add	r3, r3, #4
 245 002a FB60     		str	r3, [r7, #12]
 234:../Dave/Generated/src/CLK002/CLK002.c ****         CurrIdiv  = CurrIdiv >> 2;   /* Divide by 4. */
 246              		.loc 1 234 0
 247 002c FB68     		ldr	r3, [r7, #12]
 248 002e 9B08     		lsr	r3, r3, #2
 249 0030 FB60     		str	r3, [r7, #12]
 235:../Dave/Generated/src/CLK002/CLK002.c ****         /* Program interim value of IDIV. */
 236:../Dave/Generated/src/CLK002/CLK002.c **** 
 237:../Dave/Generated/src/CLK002/CLK002.c ****         lCLKCR = SCU_CLK->CLKCR;
 250              		.loc 1 237 0
 251 0032 1F4B     		ldr	r3, .L22
 252 0034 1B68     		ldr	r3, [r3]
 253 0036 7B60     		str	r3, [r7, #4]
 238:../Dave/Generated/src/CLK002/CLK002.c ****         WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
 254              		.loc 1 238 0
 255 0038 FB68     		ldr	r3, [r7, #12]
 256 003a 1B02     		lsl	r3, r3, #8
 257 003c 1B04     		lsl	r3, r3, #16
 258 003e 1A0C     		lsr	r2, r3, #16
 259 0040 7968     		ldr	r1, [r7, #4]
 260 0042 1C4B     		ldr	r3, .L22+4
 261 0044 0B40     		and	r3, r1
 262 0046 1343     		orr	r3, r2
 263 0048 7B60     		str	r3, [r7, #4]
 239:../Dave/Generated/src/CLK002/CLK002.c ****         SCU_CLK->CLKCR = lCLKCR;
 264              		.loc 1 239 0
 265 004a 194B     		ldr	r3, .L22
 266 004c 7A68     		ldr	r2, [r7, #4]
 267 004e 1A60     		str	r2, [r3]
 240:../Dave/Generated/src/CLK002/CLK002.c **** 
 241:../Dave/Generated/src/CLK002/CLK002.c ****         /* Wait till frequency stable. */
 242:../Dave/Generated/src/CLK002/CLK002.c ****         WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
 268              		.loc 1 242 0
 269 0050 174B     		ldr	r3, .L22
 270 0052 174A     		ldr	r2, .L22
 271 0054 1268     		ldr	r2, [r2]
 272 0056 1849     		ldr	r1, .L22+8
 273 0058 0A43     		orr	r2, r1
 274 005a 1A60     		str	r2, [r3]
 243:../Dave/Generated/src/CLK002/CLK002.c ****         while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
 275              		.loc 1 243 0
 276 005c C046     		mov	r8, r8
 277              	.L15:
 278              		.loc 1 243 0 is_stmt 0 discriminator 1
 279 005e 144B     		ldr	r3, .L22
 280 0060 1A68     		ldr	r2, [r3]
 281 0062 8023     		mov	r3, #128
 282 0064 DB05     		lsl	r3, r3, #23
 283 0066 1340     		and	r3, r2
 284 0068 F9D1     		bne	.L15
 285              		.loc 1 243 0
 286 006a 1CE0     		b	.L20
 287              	.L14:
 244:../Dave/Generated/src/CLK002/CLK002.c ****         {
 245:../Dave/Generated/src/CLK002/CLK002.c ****             ;
 246:../Dave/Generated/src/CLK002/CLK002.c ****         }
 247:../Dave/Generated/src/CLK002/CLK002.c ****     }
 248:../Dave/Generated/src/CLK002/CLK002.c ****     else
 249:../Dave/Generated/src/CLK002/CLK002.c ****     {
 250:../Dave/Generated/src/CLK002/CLK002.c ****         /* Program TargetIDiv into IDIV bitfield of CLKCR. */
 251:../Dave/Generated/src/CLK002/CLK002.c ****         lCLKCR = SCU_CLK->CLKCR;
 288              		.loc 1 251 0 is_stmt 1
 289 006c 104B     		ldr	r3, .L22
 290 006e 1B68     		ldr	r3, [r3]
 291 0070 7B60     		str	r3, [r7, #4]
 252:../Dave/Generated/src/CLK002/CLK002.c ****         WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
 292              		.loc 1 252 0
 293 0072 BB68     		ldr	r3, [r7, #8]
 294 0074 1B02     		lsl	r3, r3, #8
 295 0076 1B04     		lsl	r3, r3, #16
 296 0078 1A0C     		lsr	r2, r3, #16
 297 007a 7968     		ldr	r1, [r7, #4]
 298 007c 0D4B     		ldr	r3, .L22+4
 299 007e 0B40     		and	r3, r1
 300 0080 1343     		orr	r3, r2
 301 0082 7B60     		str	r3, [r7, #4]
 253:../Dave/Generated/src/CLK002/CLK002.c ****         SCU_CLK->CLKCR = lCLKCR;
 302              		.loc 1 253 0
 303 0084 0A4B     		ldr	r3, .L22
 304 0086 7A68     		ldr	r2, [r7, #4]
 305 0088 1A60     		str	r2, [r3]
 254:../Dave/Generated/src/CLK002/CLK002.c ****         /* Wait till frequency stable. */
 255:../Dave/Generated/src/CLK002/CLK002.c ****         WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
 306              		.loc 1 255 0
 307 008a 094B     		ldr	r3, .L22
 308 008c 084A     		ldr	r2, .L22
 309 008e 1268     		ldr	r2, [r2]
 310 0090 0949     		ldr	r1, .L22+8
 311 0092 0A43     		orr	r2, r1
 312 0094 1A60     		str	r2, [r3]
 256:../Dave/Generated/src/CLK002/CLK002.c ****         while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
 313              		.loc 1 256 0
 314 0096 C046     		mov	r8, r8
 315              	.L17:
 316              		.loc 1 256 0 is_stmt 0 discriminator 1
 317 0098 054B     		ldr	r3, .L22
 318 009a 1A68     		ldr	r2, [r3]
 319 009c 8023     		mov	r3, #128
 320 009e DB05     		lsl	r3, r3, #23
 321 00a0 1340     		and	r3, r2
 322 00a2 F9D1     		bne	.L17
 257:../Dave/Generated/src/CLK002/CLK002.c ****         {
 258:../Dave/Generated/src/CLK002/CLK002.c ****             ;
 259:../Dave/Generated/src/CLK002/CLK002.c ****         }
 260:../Dave/Generated/src/CLK002/CLK002.c ****         break;
 323              		.loc 1 260 0 is_stmt 1
 324 00a4 00E0     		b	.L21
 325              	.L20:
 261:../Dave/Generated/src/CLK002/CLK002.c ****     }
 262:../Dave/Generated/src/CLK002/CLK002.c **** 
 263:../Dave/Generated/src/CLK002/CLK002.c ****   }
 326              		.loc 1 263 0
 327 00a6 B7E7     		b	.L19
 328              	.L21:
 264:../Dave/Generated/src/CLK002/CLK002.c **** 
 265:../Dave/Generated/src/CLK002/CLK002.c **** }
 329              		.loc 1 265 0
 330 00a8 BD46     		mov	sp, r7
 331 00aa 04B0     		add	sp, sp, #16
 332              		@ sp needed for prologue
 333 00ac 80BD     		pop	{r7, pc}
 334              	.L23:
 335 00ae C046     		.align	2
 336              	.L22:
 337 00b0 00030140 		.word	1073808128
 338 00b4 FF00FFFF 		.word	-65281
 339 00b8 0000F03F 		.word	1072693248
 340              		.cfi_endproc
 341              	.LFE41:
 343              		.section	.text.CLK002_lFrequencyDownScaling,"ax",%progbits
 344              		.align	2
 345              		.code	16
 346              		.thumb_func
 348              	CLK002_lFrequencyDownScaling:
 349              	.LFB42:
 266:../Dave/Generated/src/CLK002/CLK002.c **** 
 267:../Dave/Generated/src/CLK002/CLK002.c **** /**
 268:../Dave/Generated/src/CLK002/CLK002.c ****   * @brief  Function to provide frequency up scaling.
 269:../Dave/Generated/src/CLK002/CLK002.c ****   * @note   -
 270:../Dave/Generated/src/CLK002/CLK002.c ****   * @param  None
 271:../Dave/Generated/src/CLK002/CLK002.c ****   * @retval None
 272:../Dave/Generated/src/CLK002/CLK002.c ****   */
 273:../Dave/Generated/src/CLK002/CLK002.c **** static void     CLK002_lFrequencyDownScaling()
 274:../Dave/Generated/src/CLK002/CLK002.c **** {
 350              		.loc 1 274 0
 351              		.cfi_startproc
 352 0000 80B5     		push	{r7, lr}
 353              	.LCFI10:
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 7, -8
 356              		.cfi_offset 14, -4
 357 0002 84B0     		sub	sp, sp, #16
 358              	.LCFI11:
 359              		.cfi_def_cfa_offset 24
 360 0004 00AF     		add	r7, sp, #0
 361              	.LCFI12:
 362              		.cfi_def_cfa_register 7
 275:../Dave/Generated/src/CLK002/CLK002.c ****     uint32_t CurrIdiv;
 276:../Dave/Generated/src/CLK002/CLK002.c ****     uint32_t TargetIdiv;
 277:../Dave/Generated/src/CLK002/CLK002.c ****     uint32_t lCLKCR;
 278:../Dave/Generated/src/CLK002/CLK002.c ****     CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
 363              		.loc 1 278 0
 364 0006 274B     		ldr	r3, .L33
 365 0008 1A68     		ldr	r2, [r3]
 366 000a FF23     		mov	r3, #255
 367 000c 1B02     		lsl	r3, r3, #8
 368 000e 1340     		and	r3, r2
 369 0010 1B0A     		lsr	r3, r3, #8
 370 0012 FB60     		str	r3, [r7, #12]
 279:../Dave/Generated/src/CLK002/CLK002.c ****     TargetIdiv = CLK002_CLKCR_IDIV;
 371              		.loc 1 279 0
 372 0014 0423     		mov	r3, #4
 373 0016 BB60     		str	r3, [r7, #8]
 374              	.L30:
 280:../Dave/Generated/src/CLK002/CLK002.c ****     while(1)
 281:../Dave/Generated/src/CLK002/CLK002.c ****     {
 282:../Dave/Generated/src/CLK002/CLK002.c ****         if((CurrIdiv * 4UL) < TargetIdiv )
 375              		.loc 1 282 0
 376 0018 FB68     		ldr	r3, [r7, #12]
 377 001a 9A00     		lsl	r2, r3, #2
 378 001c BB68     		ldr	r3, [r7, #8]
 379 001e 9A42     		cmp	r2, r3
 380 0020 1FD2     		bcs	.L25
 283:../Dave/Generated/src/CLK002/CLK002.c ****         {
 284:../Dave/Generated/src/CLK002/CLK002.c ****             CurrIdiv  = CurrIdiv << 2;   /* Multiply by 4. */
 381              		.loc 1 284 0
 382 0022 FB68     		ldr	r3, [r7, #12]
 383 0024 9B00     		lsl	r3, r3, #2
 384 0026 FB60     		str	r3, [r7, #12]
 285:../Dave/Generated/src/CLK002/CLK002.c ****             /* Program interim value of IDIV */
 286:../Dave/Generated/src/CLK002/CLK002.c ****             lCLKCR = SCU_CLK->CLKCR;
 385              		.loc 1 286 0
 386 0028 1E4B     		ldr	r3, .L33
 387 002a 1B68     		ldr	r3, [r3]
 388 002c 7B60     		str	r3, [r7, #4]
 287:../Dave/Generated/src/CLK002/CLK002.c ****             WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
 389              		.loc 1 287 0
 390 002e FB68     		ldr	r3, [r7, #12]
 391 0030 1B02     		lsl	r3, r3, #8
 392 0032 1B04     		lsl	r3, r3, #16
 393 0034 1A0C     		lsr	r2, r3, #16
 394 0036 7968     		ldr	r1, [r7, #4]
 395 0038 1B4B     		ldr	r3, .L33+4
 396 003a 0B40     		and	r3, r1
 397 003c 1343     		orr	r3, r2
 398 003e 7B60     		str	r3, [r7, #4]
 288:../Dave/Generated/src/CLK002/CLK002.c ****             SCU_CLK->CLKCR = lCLKCR;
 399              		.loc 1 288 0
 400 0040 184B     		ldr	r3, .L33
 401 0042 7A68     		ldr	r2, [r7, #4]
 402 0044 1A60     		str	r2, [r3]
 289:../Dave/Generated/src/CLK002/CLK002.c ****             /* Wait till frequency stable. */
 290:../Dave/Generated/src/CLK002/CLK002.c ****             WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYC
 403              		.loc 1 290 0
 404 0046 174B     		ldr	r3, .L33
 405 0048 164A     		ldr	r2, .L33
 406 004a 1268     		ldr	r2, [r2]
 407 004c 1749     		ldr	r1, .L33+8
 408 004e 0A43     		orr	r2, r1
 409 0050 1A60     		str	r2, [r3]
 291:../Dave/Generated/src/CLK002/CLK002.c ****             while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
 410              		.loc 1 291 0
 411 0052 C046     		mov	r8, r8
 412              	.L26:
 413              		.loc 1 291 0 is_stmt 0 discriminator 1
 414 0054 134B     		ldr	r3, .L33
 415 0056 1A68     		ldr	r2, [r3]
 416 0058 8023     		mov	r3, #128
 417 005a DB05     		lsl	r3, r3, #23
 418 005c 1340     		and	r3, r2
 419 005e F9D1     		bne	.L26
 420              		.loc 1 291 0
 421 0060 1CE0     		b	.L31
 422              	.L25:
 292:../Dave/Generated/src/CLK002/CLK002.c ****             {
 293:../Dave/Generated/src/CLK002/CLK002.c ****                 ;
 294:../Dave/Generated/src/CLK002/CLK002.c ****             }
 295:../Dave/Generated/src/CLK002/CLK002.c ****         }
 296:../Dave/Generated/src/CLK002/CLK002.c ****         else
 297:../Dave/Generated/src/CLK002/CLK002.c ****         {
 298:../Dave/Generated/src/CLK002/CLK002.c ****             /* Program TargetIDiv into IDIV bitfield of CLKCR */
 299:../Dave/Generated/src/CLK002/CLK002.c ****             lCLKCR = SCU_CLK->CLKCR;
 423              		.loc 1 299 0 is_stmt 1
 424 0062 104B     		ldr	r3, .L33
 425 0064 1B68     		ldr	r3, [r3]
 426 0066 7B60     		str	r3, [r7, #4]
 300:../Dave/Generated/src/CLK002/CLK002.c ****             WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
 427              		.loc 1 300 0
 428 0068 BB68     		ldr	r3, [r7, #8]
 429 006a 1B02     		lsl	r3, r3, #8
 430 006c 1B04     		lsl	r3, r3, #16
 431 006e 1A0C     		lsr	r2, r3, #16
 432 0070 7968     		ldr	r1, [r7, #4]
 433 0072 0D4B     		ldr	r3, .L33+4
 434 0074 0B40     		and	r3, r1
 435 0076 1343     		orr	r3, r2
 436 0078 7B60     		str	r3, [r7, #4]
 301:../Dave/Generated/src/CLK002/CLK002.c ****             SCU_CLK->CLKCR = lCLKCR;
 437              		.loc 1 301 0
 438 007a 0A4B     		ldr	r3, .L33
 439 007c 7A68     		ldr	r2, [r7, #4]
 440 007e 1A60     		str	r2, [r3]
 302:../Dave/Generated/src/CLK002/CLK002.c ****             /* Wait till frequency stable. */
 303:../Dave/Generated/src/CLK002/CLK002.c ****            
 304:../Dave/Generated/src/CLK002/CLK002.c ****             WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYC
 441              		.loc 1 304 0
 442 0080 084B     		ldr	r3, .L33
 443 0082 084A     		ldr	r2, .L33
 444 0084 1268     		ldr	r2, [r2]
 445 0086 0949     		ldr	r1, .L33+8
 446 0088 0A43     		orr	r2, r1
 447 008a 1A60     		str	r2, [r3]
 305:../Dave/Generated/src/CLK002/CLK002.c ****             while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
 448              		.loc 1 305 0
 449 008c C046     		mov	r8, r8
 450              	.L28:
 451              		.loc 1 305 0 is_stmt 0 discriminator 1
 452 008e 054B     		ldr	r3, .L33
 453 0090 1A68     		ldr	r2, [r3]
 454 0092 8023     		mov	r3, #128
 455 0094 DB05     		lsl	r3, r3, #23
 456 0096 1340     		and	r3, r2
 457 0098 F9D1     		bne	.L28
 306:../Dave/Generated/src/CLK002/CLK002.c ****             {
 307:../Dave/Generated/src/CLK002/CLK002.c ****                 ;
 308:../Dave/Generated/src/CLK002/CLK002.c ****             }
 309:../Dave/Generated/src/CLK002/CLK002.c ****              break;
 458              		.loc 1 309 0 is_stmt 1
 459 009a 00E0     		b	.L32
 460              	.L31:
 310:../Dave/Generated/src/CLK002/CLK002.c ****         }
 311:../Dave/Generated/src/CLK002/CLK002.c **** 
 312:../Dave/Generated/src/CLK002/CLK002.c **** 	  }
 461              		.loc 1 312 0
 462 009c BCE7     		b	.L30
 463              	.L32:
 313:../Dave/Generated/src/CLK002/CLK002.c **** }
 464              		.loc 1 313 0
 465 009e BD46     		mov	sp, r7
 466 00a0 04B0     		add	sp, sp, #16
 467              		@ sp needed for prologue
 468 00a2 80BD     		pop	{r7, pc}
 469              	.L34:
 470              		.align	2
 471              	.L33:
 472 00a4 00030140 		.word	1073808128
 473 00a8 FF00FFFF 		.word	-65281
 474 00ac 0000F03F 		.word	1072693248
 475              		.cfi_endproc
 476              	.LFE42:
 478              		.text
 479              	.Letext0:
 480              		.file 2 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC1100_series/Include/XMC1100.h"
 481              		.file 3 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
DEFINED SYMBOLS
                            *ABS*:00000000 CLK002.c
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:18     .text.CLK002_Init:00000000 $t
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:23     .text.CLK002_Init:00000000 CLK002_Init
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:110    .text.CLK002_lDivUpdate:00000000 CLK002_lDivUpdate
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:72     .text.CLK002_Init:00000038 $d
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:78     .text.AllowClkInitByStartup:00000000 $t
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:83     .text.AllowClkInitByStartup:00000000 AllowClkInitByStartup
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:106    .text.CLK002_lDivUpdate:00000000 $t
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:348    .text.CLK002_lFrequencyDownScaling:00000000 CLK002_lFrequencyDownScaling
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:207    .text.CLK002_lFrequencyUpScaling:00000000 CLK002_lFrequencyUpScaling
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:197    .text.CLK002_lDivUpdate:00000070 $d
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:203    .text.CLK002_lFrequencyUpScaling:00000000 $t
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:337    .text.CLK002_lFrequencyUpScaling:000000b0 $d
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:344    .text.CLK002_lFrequencyDownScaling:00000000 $t
C:\Users\blinch\AppData\Local\Temp\ccNIYmlJ.s:472    .text.CLK002_lFrequencyDownScaling:000000a4 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.4f34ab06ae2725aaf04d3230f4ec23a7
                           .group:00000000 wm4.XMC1100.h.45.7a7cd799d7738130fcda8b83b0aa37d4
                           .group:00000000 wm4.core_cm0.h.47.022e66414e77714da7c4b30b3ad99fe8
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.b7b6650bdd2316848d940915272d75b8
                           .group:00000000 wm4.core_cm0.h.135.ca70469f87e143609670bb393bfa6518
                           .group:00000000 wm4.XMC1000_RomFunctionTable.h.31.6d9a94465618f31b040dc9cea9a47ad7
                           .group:00000000 wm4.XMC1100.h.114.be3711f71ee045884346be801053f4c0
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.383e3edbb9cbf6e538f7c1532ef623c1
                           .group:00000000 wm4.uc_id.h.35.eaf9b374d895319eacbb56387e04af18
                           .group:00000000 wm4.Usic.h.90.22743468abc46f16747d12430b219aaf
                           .group:00000000 wm4.UART001_Conf.h.53.2b978016b2a1b3f7530722d205f97ea7
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.SYSTM001.h.64.af8873ad2b760a8c44fafec70d7e8a7e
                           .group:00000000 wm4.NVIC002_Conf.h.63.641a9396c52c65009d6d8e781079fdb4

UNDEFINED SYMBOLS
SystemCoreClockUpdate
