# Wire

### Solution
```Verilog
module top_module( input in, output out );
	assign out = in;
endmodule
```
[code](3.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/3/result.PNG)
