v 20130925 2
C 43100 47700 1 0 1 2n7002.sym
{
T 42800 47900 5 10 1 1 0 6 1
refdes=M1
T 43000 48500 5 10 0 1 0 6 1
value=2N7002P
T 42600 48300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 41600 48300 5 10 0 1 0 6 1
device=NMOS
}
C 43500 47700 1 0 0 2n7002.sym
{
T 43800 47900 5 10 1 1 0 0 1
refdes=M2
T 43600 48500 5 10 0 1 0 0 1
value=2N7002P
T 44000 48300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 45000 48300 5 10 0 1 0 0 1
device=NMOS
}
C 42000 48800 1 270 0 pdtc124.sym
{
T 42100 48900 5 10 1 1 270 0 1
refdes=Q1
T 42500 48100 5 10 0 1 270 0 1
footprint=sot323-bjt
T 42700 48700 5 10 0 1 270 0 1
value=PDTC124TU
}
C 44600 48800 1 90 1 pdtc124.sym
{
T 44600 48900 5 10 1 1 270 2 1
refdes=Q2
T 44100 48100 5 10 0 1 270 2 1
footprint=sot323-bjt
T 43900 48700 5 10 0 1 270 2 1
value=PDTC124TU
}
C 42800 48400 1 90 0 resistor-load.sym
{
T 42400 48700 5 10 0 0 90 0 1
device=RESISTOR
T 42600 49000 5 10 1 1 90 0 1
refdes=R1
T 42700 48800 5 10 0 1 90 0 1
footprint=0603-boxed
T 43000 48800 5 10 1 1 90 0 1
value=3.3k
}
C 44000 48400 1 90 0 resistor-load.sym
{
T 43600 48700 5 10 0 0 90 0 1
device=RESISTOR
T 44100 49200 5 10 1 1 90 0 1
refdes=R2
T 43900 48800 5 10 0 1 90 0 1
footprint=0603-boxed
T 43700 48800 5 10 1 1 90 0 1
value=3.3k
}
N 42500 48400 43100 48400 4
N 43100 48400 43500 48000 4
N 43500 48400 44100 48400 4
N 43500 48400 43100 48000 4
N 43900 47800 43900 47600 4
N 41000 47600 45600 47600 4
N 42700 47600 42700 47800 4
N 42700 49300 43900 49300 4
N 42300 48800 42300 49700 4
N 39500 49700 44300 49700 4
{
T 41000 49700 5 10 1 1 0 0 1
netname=strobe1
}
N 44300 49700 44300 48800 4
C 43100 44600 1 0 1 2n7002.sym
{
T 43000 45400 5 10 0 1 0 6 1
value=2N7002P
T 42600 45200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 41600 45200 5 10 0 1 0 6 1
device=NMOS
T 42800 44800 5 10 1 1 0 6 1
refdes=M3
}
C 43500 44600 1 0 0 2n7002.sym
{
T 43600 45400 5 10 0 1 0 0 1
value=2N7002P
T 44000 45200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 45000 45200 5 10 0 1 0 0 1
device=NMOS
T 43800 44800 5 10 1 1 0 0 1
refdes=M4
}
C 42000 45700 1 270 0 pdtc124.sym
{
T 42500 45000 5 10 0 1 270 0 1
footprint=sot323-bjt
T 42700 45600 5 10 0 1 270 0 1
value=PDTC124TU
T 42100 45800 5 10 1 1 270 0 1
refdes=Q3
}
C 44600 45700 1 90 1 pdtc124.sym
{
T 44100 45000 5 10 0 1 270 2 1
footprint=sot323-bjt
T 43900 45600 5 10 0 1 270 2 1
value=PDTC124TU
T 44600 45800 5 10 1 1 270 2 1
refdes=Q4
}
C 42800 45300 1 90 0 resistor-load.sym
{
T 42400 45600 5 10 0 0 90 0 1
device=RESISTOR
T 42700 45700 5 10 0 1 90 0 1
footprint=0603-boxed
T 43000 45700 5 10 1 1 90 0 1
value=3.3k
T 42600 46000 5 10 1 1 90 0 1
refdes=R3
}
C 44000 45300 1 90 0 resistor-load.sym
{
T 43600 45600 5 10 0 0 90 0 1
device=RESISTOR
T 43900 45700 5 10 0 1 90 0 1
footprint=0603-boxed
T 43700 45700 5 10 1 1 90 0 1
value=3.3k
T 44100 46100 5 10 1 1 90 0 1
refdes=R4
}
N 42500 45300 43100 45300 4
N 43100 45300 43500 44900 4
N 43500 45300 44100 45300 4
N 43500 45300 43100 44900 4
N 43900 44700 43900 44500 4
N 41000 44500 45600 44500 4
N 42700 44500 42700 44700 4
N 42700 46200 43900 46200 4
N 42300 45700 42300 46600 4
N 39500 46600 44300 46600 4
{
T 41200 46600 5 10 1 1 0 0 1
netname=strobe2
}
N 44300 46600 44300 45700 4
N 42100 48400 42000 48400 4
N 42000 48400 42000 45000 4
{
T 42000 47000 5 10 1 1 0 0 1
netname=left
}
N 42000 45300 42100 45300 4
N 44500 48400 44600 48400 4
N 44600 45000 44600 48400 4
{
T 44600 47000 5 10 1 1 0 0 1
netname=right
}
N 44600 45300 44500 45300 4
C 42200 44500 1 90 0 capacitor.sym
{
T 41500 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 41700 44700 5 10 1 1 90 0 1
refdes=C1
T 41300 44700 5 10 0 0 90 0 1
symversion=0.1
T 41800 44900 5 10 1 1 0 0 1
value=10p
}
C 44800 44500 1 90 0 capacitor.sym
{
T 44100 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 44700 5 10 1 1 90 0 1
refdes=C2
T 43900 44700 5 10 0 0 90 0 1
symversion=0.1
T 44600 44900 5 10 1 1 0 0 1
value=10p
}
N 43900 48200 43900 48400 4
N 42700 48200 42700 48400 4
C 43100 46200 1 0 0 3.3V-plus-1.sym
C 43100 49300 1 0 0 3.3V-plus-1.sym
C 43200 44200 1 0 0 gnd-1.sym
C 43200 47300 1 0 0 gnd-1.sym
N 42700 48200 41000 48200 4
{
T 41300 48200 5 10 1 1 0 0 1
netname=l1
}
N 43900 48200 45600 48200 4
{
T 45200 48200 5 10 1 1 0 0 1
netname=r1
}
N 43900 45100 43900 45300 4
N 42700 45300 42700 45100 4
N 42700 45100 41000 45100 4
{
T 41600 45200 5 10 1 1 0 0 1
netname=l2
}
N 43900 45100 45600 45100 4
{
T 45000 45200 5 10 1 1 0 0 1
netname=r2
}
C 39300 47200 1 0 0 spice-vc-switch-1.sym
{
T 40900 47900 5 8 0 0 0 0 1
device=SPICE-VC-switch
T 40200 48400 5 12 1 1 0 0 1
refdes=Sl1
T 40000 47350 5 8 1 1 0 0 1
model-name=swmod
T 40500 47300 5 10 1 1 0 0 1
model=VT=0.5
}
C 47300 47200 1 0 1 spice-vc-switch-1.sym
{
T 45700 47900 5 8 0 0 0 6 1
device=SPICE-VC-switch
T 46400 48400 5 12 1 1 0 6 1
refdes=Sr1
T 46600 47350 5 8 1 1 0 6 1
model-name=swmod
}
C 39300 44100 1 0 0 spice-vc-switch-1.sym
{
T 40900 44800 5 8 0 0 0 0 1
device=SPICE-VC-switch
T 40200 45300 5 12 1 1 0 0 1
refdes=Sl2
T 40000 44250 5 8 1 1 0 0 1
model-name=swmod
}
C 47300 44100 1 0 1 spice-vc-switch-1.sym
{
T 45700 44800 5 8 0 0 0 6 1
device=SPICE-VC-switch
T 46400 45300 5 12 1 1 0 6 1
refdes=Sr2
T 46600 44250 5 8 1 1 0 6 1
model-name=swmod
}
C 39400 47300 1 0 0 gnd-1.sym
C 39400 44200 1 0 0 gnd-1.sym
C 47000 44200 1 0 0 gnd-1.sym
C 47000 47300 1 0 0 gnd-1.sym
C 38300 48500 1 270 0 vpulse-1.sym
{
T 39200 48350 5 10 1 1 0 0 1
refdes=Vl1
T 39150 47800 5 10 0 0 270 0 1
device=vpulse
T 39350 47800 5 10 0 0 270 0 1
footprint=none
T 38600 48250 5 10 1 1 0 6 1
value=pulse 0 1 1n 1n 1n 1u 100u
}
C 48300 47900 1 90 0 vpulse-1.sym
{
T 47650 48600 5 10 1 1 90 0 1
refdes=Vr1
T 47450 48600 5 10 0 0 90 0 1
device=vpulse
T 47250 48600 5 10 0 0 90 0 1
footprint=none
T 48000 48350 5 10 1 1 0 0 1
value=pulse 0 1 98u 1n 1n 1u 100u
}
C 38300 45400 1 270 0 vpulse-1.sym
{
T 39200 45250 5 10 1 1 0 0 1
refdes=Vl2
T 39150 44700 5 10 0 0 270 0 1
device=vpulse
T 39350 44700 5 10 0 0 270 0 1
footprint=none
T 38600 45150 5 10 1 1 0 6 1
value=pulse 0 1 98u 1n 1n 1u 100u
}
C 48300 44800 1 90 0 vpulse-1.sym
{
T 47650 45500 5 10 1 1 90 0 1
refdes=Vr2
T 47450 45500 5 10 0 0 90 0 1
device=vpulse
T 47250 45500 5 10 0 0 90 0 1
footprint=none
T 48000 45250 5 10 1 1 0 0 1
value=pulse 0 1 1n 1n 1n 1u 100u
}
C 38300 50000 1 270 0 vpulse-1.sym
{
T 39200 49850 5 10 1 1 0 0 1
refdes=Vs1
T 39150 49300 5 10 0 0 270 0 1
device=vpulse
T 39350 49300 5 10 0 0 270 0 1
footprint=none
T 38600 49750 5 10 1 1 0 6 1
value=pulse 0 3.3 10u 10n 10n 10u 20u
}
C 38300 46900 1 270 0 vpulse-1.sym
{
T 39200 46750 5 10 1 1 0 0 1
refdes=Vs2
T 39150 46200 5 10 0 0 270 0 1
device=vpulse
T 39350 46200 5 10 0 0 270 0 1
footprint=none
T 38600 46650 5 10 1 1 0 6 1
value=pulse 0 3.3 5u 10n 10n 10u 30u
}
C 38200 47900 1 0 0 gnd-1.sym
C 38200 46300 1 0 0 gnd-1.sym
C 38200 49400 1 0 0 gnd-1.sym
C 38200 44800 1 0 0 gnd-1.sym
C 48200 47900 1 0 0 gnd-1.sym
C 48200 44800 1 0 0 gnd-1.sym
C 42000 45700 1 0 1 pdtc124.sym
{
T 41900 46300 5 10 1 1 0 6 1
refdes=Q5
T 41300 46200 5 10 0 1 0 6 1
footprint=sot323-bjt
T 41900 46400 5 10 0 1 0 6 1
value=PDTC124TU
}
C 44600 45800 1 0 0 pdtc124.sym
{
T 44700 46400 5 10 1 1 0 0 1
refdes=Q6
T 45300 46300 5 10 0 1 0 0 1
footprint=sot323-bjt
T 44700 46500 5 10 0 1 0 0 1
value=PDTC124TU
}
N 41600 46200 41600 45800 4
N 45000 46300 45000 45900 4
C 44900 45600 1 0 0 gnd-1.sym
C 41500 45500 1 0 0 gnd-1.sym
C 45100 49100 1 0 0 spice-directive-1.sym
{
T 45200 49400 5 10 0 1 0 0 1
device=directive
T 45200 49500 5 10 1 1 0 0 1
refdes=A1
T 45200 49200 5 10 0 1 0 0 1
file=unknown
T 45200 49200 5 10 1 1 0 0 1
value=.save l1 r1 l2 r2 left right strobe1 strobe2
}
C 48500 46100 1 0 0 vdc-1.sym
{
T 49200 46750 5 10 1 1 0 0 1
refdes=V3.3
T 49200 46950 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49200 47150 5 10 0 0 0 0 1
footprint=none
T 49200 46550 5 10 1 1 0 0 1
value=DC 3.3V
}
C 48600 47300 1 0 0 3.3V-plus-1.sym
C 48700 45800 1 0 0 gnd-1.sym
