INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/eight_to1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/hexadecimal_7segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexadecimal_7segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/lab_part2b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_part2b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/multifunction_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multifunction_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/lab_part3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_part3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/lab_part1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_part1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sources_1/new/lab_part2a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_part2a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_lab_part2a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labpart2a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_labpart3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_labpart3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_multifunction_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multifunction_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_sevensegmentdec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sevensegmentdec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_labpart2b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_labpart2b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/Lab3/Lab3.srcs/sim_1/new/tb_labpart1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab_part1
