# ğŸš€ Dualâ€‘Lane SPI ADC Controller (AD7476A) â€” FPGA IP Core

A **productionâ€‘ready, simulationâ€‘verified FPGA IP core** for fast and reliable data acquisition using **dual AD7476A ADCs** (e.g., **Digilent PmodAD1**).  
Designed with **clean FSM architecture**, **datasheetâ€‘accurate SPI timing**, and **easy system integration** in mind.

> Built for portfolios, coursework, and realâ€‘world FPGA dataâ€‘acquisition pipelines.

---

## âœ¨ Why This IP Stands Out

- âš¡ **Two ADC channels captured in parallel** (true dualâ€‘lane SPI)
- ğŸ” **SPI Mode 1 (CPOL = 0, CPHA = 1)** â€” matches AD7476A datasheet exactly
- ğŸ§  **FSMâ€‘driven design** (no gated clocks, no race conditions)
- â± **Clockâ€‘enable based SPI timing** (`spi_clkp`) â€” FPGA best practice
- ğŸ§ª **Selfâ€‘checking simulation** with realistic ADC behavior
- ğŸ§© Dropâ€‘in component for **Zynq, MicroBlaze, or custom FSMs**

---

## ğŸ“· Visual Timing Overview

### SPI Mode & Sampling Strategy
![SPI Mode 1 Timing](docs/images/adc2lane_tb_behav.png)

### AD7476A Datasheet-Accurate Timing
![AD7476A Timing Diagram](docs/images/spi_timing_ad7476a.png)

These diagrams directly reflect the **implemented logic** and the **verified simulation waveforms**.

---

## ğŸ¯ Target Hardware

- **ADC**: Analog Devices **AD7476A**
- **Resolution**: 12â€‘bit
- **Interface**: SPIâ€‘compatible serial interface
- **Clocking**: 16 SCLK cycles per conversion
- **Reference Board**: **Digilent PmodAD1** (2Ã— AD7476A in parallel)

---

## ğŸ§  Architecture at a Glance

### 1ï¸âƒ£ Control FSM
- Clean `start` / `done` handshake
- Guarantees **singleâ€‘shot conversions**
- Prevents reâ€‘triggering while SPI is active

### 2ï¸âƒ£ SPI Engine FSM
- Generates `CS` and `SCLK`
- Samples **two SDATA lines simultaneously**
- Advances only on a **clockâ€‘enable pulse** (`spi_clkp`)

âœ” Glitchâ€‘free outputs  
âœ” Deterministic timing  
âœ” Synthesisâ€‘friendly

---

## ğŸ“Š Data Format (16â€‘bit SPI Frame)

Each conversion returns a 16â€‘bit word per channel:

```
[15:12]  Leading zeros
[11:0]   Valid ADC result (MSB first)
```

### Correct extraction of 12â€‘bit ADC data

```vhdl
adc0_12bit <= rcvData_0(11 downto 0);
adc1_12bit <= rcvData_1(11 downto 0);
```

---

## ğŸ”Œ Integrationâ€‘Friendly Interface

```text
start   â†’ trigger one conversion
 done   â† conversion complete
 scsq   â†’ SPI chipâ€‘select (active LOW)
 sclk   â†’ SPI clock
 sdi_0  â†’ ADC channel 0
 sdi_1  â†’ ADC channel 1
```

This IP can be driven by:
- a soft or hard CPU
- a higherâ€‘level FSM
- AXIâ€‘Lite control logic
- DMA or streaming pipelines

---

## ğŸ§ª Verification & Quality

- âœ” Selfâ€‘checking VHDL testbench
- âœ” Datasheetâ€‘accurate SPI timing
- âœ” Verified bit alignment
- âœ” Clean Vivado simulation waveforms
- âœ” Hardwareâ€‘ready (ILAâ€‘friendly)

---

## ğŸ“ Repository Layout

```
adc2lane_vhdl/
â”œâ”€ src/        # Synthesizable VHDL
â”œâ”€ sim/        # Selfâ€‘checking testbench
â”œâ”€ docs/       # Timing diagrams & documentation
â””â”€ README.md
```

---

## ğŸ’¼ Portfolio Value

This project demonstrates:

- Strong understanding of **SPI protocols**
- **Datasheetâ€‘driven digital design**
- FPGAâ€‘safe clocking techniques
- Verificationâ€‘first mindset
- Clear, professional documentation

ğŸ‘‰ Ideal as a **portfolio project** for:
- FPGA Engineer
- Embedded Systems Engineer
- Digital Design / Hardware Engineer roles

---

## ğŸ“œ License

Educational and research use. Reuse with attribution welcome.

