{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401213636211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401213636239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 11:00:35 2014 " "Processing started: Tue May 27 11:00:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401213636239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401213636239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401213636240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1401213636629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Part5.v 1 1 " "Found 1 design units, including 1 entities, in source file Part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/Part5.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401213636764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401213636764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterFile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401213636768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401213636768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterDualOE.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterDualOE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterDualOE " "Found entity 1: RegisterDualOE" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401213636775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401213636775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderN.v 1 1 " "Found 1 design units, including 1 entities, in source file DecoderN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderN " "Found entity 1: DecoderN" {  } { { "DecoderN.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/DecoderN.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401213636780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401213636780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hex7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Hex7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex7Seg " "Found entity 1: Hex7Seg" {  } { { "Hex7Seg.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/Hex7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401213636786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401213636786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401213636890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF1 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF1\"" {  } { { "Part5.v" "RF1" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/Part5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401213636898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderN RegisterFile:RF1\|DecoderN:WriteDecoder " "Elaborating entity \"DecoderN\" for hierarchy \"RegisterFile:RF1\|DecoderN:WriteDecoder\"" {  } { { "RegisterFile.v" "WriteDecoder" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterFile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401213636903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterDualOE RegisterFile:RF1\|RegisterDualOE:Reg0 " "Elaborating entity \"RegisterDualOE\" for hierarchy \"RegisterFile:RF1\|RegisterDualOE:Reg0\"" {  } { { "RegisterFile.v" "Reg0" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterFile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401213636909 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "RegisterDualOE.v(20) " "Verilog HDL Event Control error at RegisterDualOE.v(20): mixed single- and double-edge expressions are not supported" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1401213636913 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ld RegisterDualOE.v(24) " "Verilog HDL Always Construct warning at RegisterDualOE.v(24): variable \"Ld\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401213636914 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I RegisterDualOE.v(25) " "Verilog HDL Always Construct warning at RegisterDualOE.v(25): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401213636914 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I RegisterDualOE.v(26) " "Verilog HDL Always Construct warning at RegisterDualOE.v(26): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401213636914 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_a RegisterDualOE.v(20) " "Verilog HDL Always Construct warning at RegisterDualOE.v(20): inferring latch(es) for variable \"Q_a\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401213636914 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_b RegisterDualOE.v(20) " "Verilog HDL Always Construct warning at RegisterDualOE.v(20): inferring latch(es) for variable \"Q_b\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401213636915 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[0\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[0\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636917 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[1\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[1\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[2\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[2\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[3\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[3\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[4\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[4\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[5\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[5\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[6\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[6\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636918 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[7\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[7\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[8\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[8\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[9\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[9\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[10\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[10\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[11\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[11\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[12\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[12\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636919 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[13\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[13\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[14\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[14\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_b\[15\] RegisterDualOE.v(20) " "Inferred latch for \"Q_b\[15\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[0\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[0\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[1\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[1\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[2\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[2\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636920 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[3\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[3\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[4\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[4\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[5\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[5\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[6\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[6\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[7\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[7\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[8\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[8\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636921 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[9\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[9\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[10\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[10\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[11\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[11\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[12\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[12\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[13\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[13\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[14\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[14\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636922 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_a\[15\] RegisterDualOE.v(20) " "Inferred latch for \"Q_a\[15\]\" at RegisterDualOE.v(20)" {  } { { "RegisterDualOE.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterDualOE.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401213636923 "|Part5|RegisterFile:RF1|RegisterDualOE:Reg0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RegisterFile:RF1\|RegisterDualOE:Reg0 " "Can't elaborate user hierarchy \"RegisterFile:RF1\|RegisterDualOE:Reg0\"" {  } { { "RegisterFile.v" "Reg0" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/RegisterFile.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401213636925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/output_files/Part5.map.smsg " "Generated suppressed messages file /run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part5/output_files/Part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1401213636988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401213637112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 27 11:00:37 2014 " "Processing ended: Tue May 27 11:00:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401213637112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401213637112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401213637112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401213637112 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401213637359 ""}
