Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Sep 21 13:24:44 2025
| Host         : ibm-server.iith.ac.in running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 30447 |     0 |    425280 |  7.16 |
|   LUT as Logic             | 27245 |     0 |    425280 |  6.41 |
|   LUT as Memory            |  3202 |     0 |    213600 |  1.50 |
|     LUT as Distributed RAM |   144 |     0 |           |       |
|     LUT as Shift Register  |  3058 |     0 |           |       |
| CLB Registers              | 50454 |     0 |    850560 |  5.93 |
|   Register as Flip Flop    | 50454 |     0 |    850560 |  5.93 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   300 |     0 |     53160 |  0.56 |
| F7 Muxes                   |   165 |     0 |    212640 |  0.08 |
| F8 Muxes                   |    13 |     0 |    106320 |  0.01 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 156   |          Yes |           - |          Set |
| 519   |          Yes |           - |        Reset |
| 424   |          Yes |         Set |            - |
| 49355 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  8071 |     0 |     53160 | 15.18 |
|   CLBL                                     |  3973 |     0 |           |       |
|   CLBM                                     |  4098 |     0 |           |       |
| LUT as Logic                               | 27245 |     0 |    425280 |  6.41 |
|   using O5 output only                     |   397 |       |           |       |
|   using O6 output only                     | 19553 |       |           |       |
|   using O5 and O6                          |  7295 |       |           |       |
| LUT as Memory                              |  3202 |     0 |    213600 |  1.50 |
|   LUT as Distributed RAM                   |   144 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   144 |       |           |       |
|   LUT as Shift Register                    |  3058 |     0 |           |       |
|     using O5 output only                   |     1 |       |           |       |
|     using O6 output only                   |  2389 |       |           |       |
|     using O5 and O6                        |   668 |       |           |       |
| CLB Registers                              | 50454 |     0 |    850560 |  5.93 |
|   Register driven from within the CLB      | 20148 |       |           |       |
|   Register driven from outside the CLB     | 30306 |       |           |       |
|     LUT in front of the register is unused | 22899 |       |           |       |
|     LUT in front of the register is used   |  7407 |       |           |       |
| Unique Control Sets                        |  1313 |       |    106320 |  1.23 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  346 |     0 |      1080 | 32.04 |
|   RAMB36/FIFO*    |  346 |     0 |      1080 | 32.04 |
|     RAMB36E2 only |  346 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   56 |     0 |      4272 |  1.31 |
|   DSP48E2 only |   56 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       347 |  1.15 |
| HPIOB_M          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    2 |     2 |       192 |  1.04 |
|   DIFFINBUF      |    2 |     2 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |       416 |  0.24 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       696 |  0.72 |
|   BUFGCE             |    4 |     0 |       216 |  1.85 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 49355 |            Register |
| LUT3       | 10075 |                 CLB |
| LUT6       | 10074 |                 CLB |
| LUT4       |  6551 |                 CLB |
| LUT5       |  5764 |                 CLB |
| SRL16E     |  3107 |                 CLB |
| LUT2       |  1753 |                 CLB |
| SRLC32E    |   615 |                 CLB |
| FDCE       |   519 |            Register |
| FDSE       |   424 |            Register |
| RAMB36E2   |   346 |           Block Ram |
| LUT1       |   323 |                 CLB |
| CARRY8     |   300 |                 CLB |
| RAMD32     |   252 |                 CLB |
| MUXF7      |   165 |                 CLB |
| FDPE       |   156 |            Register |
| DSP48E2    |    56 |          Arithmetic |
| RAMS32     |    36 |                 CLB |
| MUXF8      |    13 |                 CLB |
| SRLC16E    |     4 |                 CLB |
| HSADC      |     4 |            Advanced |
| BUFGCE     |     4 |               Clock |
| IBUFCTRL   |     2 |              Others |
| HSDAC      |     2 |            Advanced |
| DIFFINBUF  |     2 |                 I/O |
| STARTUPE3  |     1 |       Configuration |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| IDDRE1     |     1 |            Register |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_vio_0_0                   |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_uram_play128k_0_0         |    1 |
| design_1_system_ila_2_0            |    1 |
| design_1_system_ila_1_2            |    1 |
| design_1_startup_0_0               |    1 |
| design_1_s00_regslice_52           |    1 |
| design_1_s00_regslice_51           |    1 |
| design_1_rst_ps8_0_99M_0           |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_pl_sysref_0_0             |    1 |
| design_1_m01_regslice_0            |    1 |
| design_1_m00_regslice_0            |    1 |
| design_1_ctrl_snapshot_128k_0_8    |    1 |
| design_1_ctrl_snapshot_128k_0_7    |    1 |
| design_1_ctrl_snapshot_128k_0_6    |    1 |
| design_1_ctrl_snapshot_128k_0_5    |    1 |
| design_1_ctrl_snapshot_128k_0_4    |    1 |
| design_1_ctrl_snapshot_128k_0_3    |    1 |
| design_1_ctrl_snapshot_128k_0_2    |    1 |
| design_1_ctrl_snapshot_128k_0_0    |    1 |
| design_1_clk_wiz_0_1               |    1 |
| design_1_blk_mem_gen_1_7           |    1 |
| design_1_blk_mem_gen_1_6           |    1 |
| design_1_blk_mem_gen_1_5           |    1 |
| design_1_blk_mem_gen_1_4           |    1 |
| design_1_blk_mem_gen_1_3           |    1 |
| design_1_blk_mem_gen_1_2           |    1 |
| design_1_blk_mem_gen_1_1           |    1 |
| design_1_blk_mem_gen_0_1           |    1 |
| design_1_blk_mem_gen_0_0           |    1 |
| design_1_axis_register_slice_0_0   |    1 |
| design_1_axis_dwidth_converter_1_7 |    1 |
| design_1_axis_dwidth_converter_1_6 |    1 |
| design_1_axis_dwidth_converter_1_5 |    1 |
| design_1_axis_dwidth_converter_1_4 |    1 |
| design_1_axis_dwidth_converter_1_3 |    1 |
| design_1_axis_dwidth_converter_1_2 |    1 |
| design_1_axis_dwidth_converter_1_1 |    1 |
| design_1_axis_dwidth_converter_1_0 |    1 |
| design_1_axis_dwidth_converter_0_0 |    1 |
| design_1_axis_clock_converter_0_8  |    1 |
| design_1_axis_clock_converter_0_7  |    1 |
| design_1_axis_clock_converter_0_6  |    1 |
| design_1_axis_clock_converter_0_5  |    1 |
| design_1_axis_clock_converter_0_4  |    1 |
| design_1_axis_clock_converter_0_3  |    1 |
| design_1_axis_clock_converter_0_2  |    1 |
| design_1_axis_clock_converter_0_1  |    1 |
| design_1_axis_clock_converter_0_0  |    1 |
| design_1_axis_broadcaster_0_0      |    1 |
| design_1_axi_gpio_1_0              |    1 |
| design_1_axi_gpio_0_1              |    1 |
| design_1_axi_bram_ctrl_1_0         |    1 |
| design_1_axi_bram_ctrl_0_8         |    1 |
| design_1_axi_bram_ctrl_0_7         |    1 |
| design_1_axi_bram_ctrl_0_6         |    1 |
| design_1_axi_bram_ctrl_0_5         |    1 |
| design_1_axi_bram_ctrl_0_4         |    1 |
| design_1_axi_bram_ctrl_0_3         |    1 |
| design_1_axi_bram_ctrl_0_2         |    1 |
| design_1_axi_bram_ctrl_0_0         |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_rs_w_1               |    1 |
| design_1_auto_rs_w_0               |    1 |
| design_1_auto_rs_0                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


