
test_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b544  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800b6e8  0800b6e8  0000c6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbf8  0800bbf8  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbf8  0800bbf8  0000cbf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc00  0800bc00  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc00  0800bc00  0000cc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc04  0800bc04  0000cc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800bc08  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042d8  200001d8  0800bde0  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200044b0  0800bde0  0000d4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017992  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034a8  00000000  00000000  00024b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  00028048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001042  00000000  00000000  00029518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a84  00000000  00000000  0002a55a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019c03  00000000  00000000  00043fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b455  00000000  00000000  0005dbe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f9036  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d38  00000000  00000000  000f907c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000ffdb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b6cc 	.word	0x0800b6cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b6cc 	.word	0x0800b6cc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	2305      	movs	r3, #5
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	216c      	movs	r1, #108	@ 0x6c
 800100e:	480d      	ldr	r0, [pc, #52]	@ (8001044 <as5600_read+0x50>)
 8001010:	f001 fc4c 	bl	80028ac <HAL_I2C_Master_Transmit>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <as5600_read+0x2a>
        return false;
 800101a:	2300      	movs	r3, #0
 800101c:	e00d      	b.n	800103a <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2205      	movs	r2, #5
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	216c      	movs	r1, #108	@ 0x6c
 8001028:	4806      	ldr	r0, [pc, #24]	@ (8001044 <as5600_read+0x50>)
 800102a:	f001 fd3d 	bl	8002aa8 <HAL_I2C_Master_Receive>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <as5600_read+0x44>
        return false;
 8001034:	2300      	movs	r3, #0
 8001036:	e000      	b.n	800103a <as5600_read+0x46>

    return true;
 8001038:	2301      	movs	r3, #1
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000494 	.word	0x20000494

08001048 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2202      	movs	r2, #2
 8001056:	4619      	mov	r1, r3
 8001058:	200e      	movs	r0, #14
 800105a:	f7ff ffcb 	bl	8000ff4 <as5600_read>
 800105e:	4603      	mov	r3, r0
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <AS5600_ReadRaw12+0x26>
        return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e00d      	b.n	800108a <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	801a      	strh	r2, [r3, #0]
    return true;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4a07      	ldr	r2, [pc, #28]	@ (80010c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80010a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4a06      	ldr	r2, [pc, #24]	@ (80010c4 <vApplicationGetIdleTaskMemory+0x30>)
 80010aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2280      	movs	r2, #128	@ 0x80
 80010b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	200001f4 	.word	0x200001f4
 80010c4:	20000294 	.word	0x20000294

080010c8 <_write>:
osThreadId ENCODER_taskHandle;
/* USER CODE BEGIN PV */
uint16_t raw;
float angle;
int _write(int file, char *ptr, int len)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <_write+0x28>)
 80010e0:	f004 f878 	bl	80051d4 <HAL_UART_Transmit>
    return len;
 80010e4:	687b      	ldr	r3, [r7, #4]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000530 	.word	0x20000530

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	b09c      	sub	sp, #112	@ 0x70
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fa:	f000 ffd1 	bl	80020a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fe:	f000 f86b 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001102:	f000 f9cd 	bl	80014a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001106:	f000 f9a1 	bl	800144c <MX_USART2_UART_Init>
  MX_I2C3_Init();
 800110a:	f000 f8cf 	bl	80012ac <MX_I2C3_Init>
  MX_TIM1_Init();
 800110e:	f000 f8fb 	bl	8001308 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("\rSTART\n\r");
 8001112:	4828      	ldr	r0, [pc, #160]	@ (80011b4 <main+0xc0>)
 8001114:	f006 fdda 	bl	8007ccc <iprintf>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001118:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <main+0xc4>)
 800111a:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800111e:	461d      	mov	r5, r3
 8001120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001124:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001128:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f004 fc29 	bl	800598a <osThreadCreate>
 8001138:	4603      	mov	r3, r0
 800113a:	4a20      	ldr	r2, [pc, #128]	@ (80011bc <main+0xc8>)
 800113c:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_task */
  osThreadDef(UART_task, Start_UART_task, osPriorityIdle, 0, 128);
 800113e:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <main+0xcc>)
 8001140:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800114e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_taskHandle = osThreadCreate(osThread(UART_task), NULL);
 8001152:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f004 fc16 	bl	800598a <osThreadCreate>
 800115e:	4603      	mov	r3, r0
 8001160:	4a18      	ldr	r2, [pc, #96]	@ (80011c4 <main+0xd0>)
 8001162:	6013      	str	r3, [r2, #0]

  /* definition and creation of STEPPER_task */
  osThreadDef(STEPPER_task, Start_STEPPER_task, osPriorityIdle, 0, 128);
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <main+0xd4>)
 8001166:	f107 041c 	add.w	r4, r7, #28
 800116a:	461d      	mov	r5, r3
 800116c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800116e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001170:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001174:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  STEPPER_taskHandle = osThreadCreate(osThread(STEPPER_task), NULL);
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f004 fc03 	bl	800598a <osThreadCreate>
 8001184:	4603      	mov	r3, r0
 8001186:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <main+0xd8>)
 8001188:	6013      	str	r3, [r2, #0]

  /* definition and creation of ENCODER_task */
  osThreadDef(ENCODER_task, Start_ENCODER_task, osPriorityIdle, 0, 128);
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <main+0xdc>)
 800118c:	463c      	mov	r4, r7
 800118e:	461d      	mov	r5, r3
 8001190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001194:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001198:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ENCODER_taskHandle = osThreadCreate(osThread(ENCODER_task), NULL);
 800119c:	463b      	mov	r3, r7
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f004 fbf2 	bl	800598a <osThreadCreate>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <main+0xe0>)
 80011aa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011ac:	f004 fbe6 	bl	800597c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <main+0xbc>
 80011b4:	0800b6e8 	.word	0x0800b6e8
 80011b8:	0800b700 	.word	0x0800b700
 80011bc:	20000578 	.word	0x20000578
 80011c0:	0800b728 	.word	0x0800b728
 80011c4:	2000057c 	.word	0x2000057c
 80011c8:	0800b754 	.word	0x0800b754
 80011cc:	20000580 	.word	0x20000580
 80011d0:	0800b780 	.word	0x0800b780
 80011d4:	20000584 	.word	0x20000584

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2230      	movs	r2, #48	@ 0x30
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f006 fed8 	bl	8007f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	4b28      	ldr	r3, [pc, #160]	@ (80012a4 <SystemClock_Config+0xcc>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001204:	4a27      	ldr	r2, [pc, #156]	@ (80012a4 <SystemClock_Config+0xcc>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120a:	6413      	str	r3, [r2, #64]	@ 0x40
 800120c:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <SystemClock_Config+0xcc>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <SystemClock_Config+0xd0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001224:	4a20      	ldr	r2, [pc, #128]	@ (80012a8 <SystemClock_Config+0xd0>)
 8001226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <SystemClock_Config+0xd0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001240:	2310      	movs	r3, #16
 8001242:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001244:	2302      	movs	r3, #2
 8001246:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001248:	2300      	movs	r3, #0
 800124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800124c:	2308      	movs	r3, #8
 800124e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001250:	2354      	movs	r3, #84	@ 0x54
 8001252:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001254:	2302      	movs	r3, #2
 8001256:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001258:	2304      	movs	r3, #4
 800125a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125c:	f107 0320 	add.w	r3, r7, #32
 8001260:	4618      	mov	r0, r3
 8001262:	f002 f9d9 	bl	8003618 <HAL_RCC_OscConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800126c:	f000 fa6e 	bl	800174c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001270:	230f      	movs	r3, #15
 8001272:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001274:	2302      	movs	r3, #2
 8001276:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800127c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001280:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	2102      	movs	r1, #2
 800128c:	4618      	mov	r0, r3
 800128e:	f002 fc3b 	bl	8003b08 <HAL_RCC_ClockConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001298:	f000 fa58 	bl	800174c <Error_Handler>
  }
}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	@ 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40007000 	.word	0x40007000

080012ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012b2:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <MX_I2C3_Init+0x54>)
 80012b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012b8:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <MX_I2C3_Init+0x58>)
 80012ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012bc:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012dc:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012e8:	4804      	ldr	r0, [pc, #16]	@ (80012fc <MX_I2C3_Init+0x50>)
 80012ea:	f001 f99b 	bl	8002624 <HAL_I2C_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012f4:	f000 fa2a 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000494 	.word	0x20000494
 8001300:	40005c00 	.word	0x40005c00
 8001304:	000186a0 	.word	0x000186a0

08001308 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b096      	sub	sp, #88	@ 0x58
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
 8001336:	615a      	str	r2, [r3, #20]
 8001338:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	2220      	movs	r2, #32
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f006 fe2b 	bl	8007f9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001346:	4b3f      	ldr	r3, [pc, #252]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001348:	4a3f      	ldr	r2, [pc, #252]	@ (8001448 <MX_TIM1_Init+0x140>)
 800134a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 800134c:	4b3d      	ldr	r3, [pc, #244]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800134e:	2254      	movs	r2, #84	@ 0x54
 8001350:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001352:	4b3c      	ldr	r3, [pc, #240]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001358:	4b3a      	ldr	r3, [pc, #232]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800135a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800135e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001360:	4b38      	ldr	r3, [pc, #224]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001366:	4b37      	ldr	r3, [pc, #220]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800136c:	4b35      	ldr	r3, [pc, #212]	@ (8001444 <MX_TIM1_Init+0x13c>)
 800136e:	2280      	movs	r2, #128	@ 0x80
 8001370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001372:	4834      	ldr	r0, [pc, #208]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001374:	f002 fdda 	bl	8003f2c <HAL_TIM_Base_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800137e:	f000 f9e5 	bl	800174c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001382:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001386:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001388:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800138c:	4619      	mov	r1, r3
 800138e:	482d      	ldr	r0, [pc, #180]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001390:	f003 fa3a 	bl	8004808 <HAL_TIM_ConfigClockSource>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800139a:	f000 f9d7 	bl	800174c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800139e:	4829      	ldr	r0, [pc, #164]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013a0:	f002 fe76 	bl	8004090 <HAL_TIM_PWM_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80013aa:	f000 f9cf 	bl	800174c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013ba:	4619      	mov	r1, r3
 80013bc:	4821      	ldr	r0, [pc, #132]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013be:	f003 fde5 	bl	8004f8c <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013c8:	f000 f9c0 	bl	800174c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013cc:	2360      	movs	r3, #96	@ 0x60
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 32767;
 80013d0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013da:	2300      	movs	r3, #0
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013de:	2304      	movs	r3, #4
 80013e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ee:	2208      	movs	r2, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	4814      	ldr	r0, [pc, #80]	@ (8001444 <MX_TIM1_Init+0x13c>)
 80013f4:	f003 f946 	bl	8004684 <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80013fe:	f000 f9a5 	bl	800174c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001416:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4807      	ldr	r0, [pc, #28]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001426:	f003 fe1f 	bl	8005068 <HAL_TIMEx_ConfigBreakDeadTime>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001430:	f000 f98c 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001434:	4803      	ldr	r0, [pc, #12]	@ (8001444 <MX_TIM1_Init+0x13c>)
 8001436:	f000 fc2f 	bl	8001c98 <HAL_TIM_MspPostInit>

}
 800143a:	bf00      	nop
 800143c:	3758      	adds	r7, #88	@ 0x58
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200004e8 	.word	0x200004e8
 8001448:	40010000 	.word	0x40010000

0800144c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001452:	4a12      	ldr	r2, [pc, #72]	@ (800149c <MX_USART2_UART_Init+0x50>)
 8001454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800145c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001472:	220c      	movs	r2, #12
 8001474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001484:	f003 fe56 	bl	8005134 <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800148e:	f000 f95d 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000530 	.word	0x20000530
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a29      	ldr	r2, [pc, #164]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a22      	ldr	r2, [pc, #136]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b20      	ldr	r3, [pc, #128]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	603b      	str	r3, [r7, #0]
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <MX_GPIO_Init+0xc4>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|EN_X_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001510:	4815      	ldr	r0, [pc, #84]	@ (8001568 <MX_GPIO_Init+0xc8>)
 8001512:	f001 f86d 	bl	80025f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_X_GPIO_Port, DIR_X_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2110      	movs	r1, #16
 800151a:	4814      	ldr	r0, [pc, #80]	@ (800156c <MX_GPIO_Init+0xcc>)
 800151c:	f001 f868 	bl	80025f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin EN_X_Pin */
  GPIO_InitStruct.Pin = LED_Pin|EN_X_Pin;
 8001520:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	4619      	mov	r1, r3
 8001538:	480b      	ldr	r0, [pc, #44]	@ (8001568 <MX_GPIO_Init+0xc8>)
 800153a:	f000 fed5 	bl	80022e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_X_Pin */
  GPIO_InitStruct.Pin = DIR_X_Pin;
 800153e:	2310      	movs	r3, #16
 8001540:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_X_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_GPIO_Init+0xcc>)
 8001556:	f000 fec7 	bl	80022e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020400 	.word	0x40020400

08001570 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001578:	2001      	movs	r0, #1
 800157a:	f004 fa52 	bl	8005a22 <osDelay>
 800157e:	e7fb      	b.n	8001578 <StartDefaultTask+0x8>

08001580 <Start_UART_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_task */
void Start_UART_task(void const * argument)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_UART_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001588:	f242 7010 	movw	r0, #10000	@ 0x2710
 800158c:	f004 fa49 	bl	8005a22 <osDelay>
 8001590:	e7fa      	b.n	8001588 <Start_UART_task+0x8>
	...

08001594 <Start_STEPPER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_STEPPER_task */
void Start_STEPPER_task(void const * argument)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_STEPPER_task */
  /* Infinite loop */
	motor.DIR_Port  = GPIOB;
 800159c:	4b47      	ldr	r3, [pc, #284]	@ (80016bc <Start_STEPPER_task+0x128>)
 800159e:	4a48      	ldr	r2, [pc, #288]	@ (80016c0 <Start_STEPPER_task+0x12c>)
 80015a0:	601a      	str	r2, [r3, #0]
	motor.DIR_Pin  = GPIO_PIN_4;
 80015a2:	4b46      	ldr	r3, [pc, #280]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015a4:	2210      	movs	r2, #16
 80015a6:	809a      	strh	r2, [r3, #4]
	motor.EN_Port   = GPIOA;
 80015a8:	4b44      	ldr	r3, [pc, #272]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015aa:	4a46      	ldr	r2, [pc, #280]	@ (80016c4 <Start_STEPPER_task+0x130>)
 80015ac:	609a      	str	r2, [r3, #8]
	motor.EN_Pin   = GPIO_PIN_9;
 80015ae:	4b43      	ldr	r3, [pc, #268]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015b4:	819a      	strh	r2, [r3, #12]
	motor.htim      = &htim1;
 80015b6:	4b41      	ldr	r3, [pc, #260]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015b8:	4a43      	ldr	r2, [pc, #268]	@ (80016c8 <Start_STEPPER_task+0x134>)
 80015ba:	611a      	str	r2, [r3, #16]
	motor.tim_channel = TIM_CHANNEL_3;
 80015bc:	4b3f      	ldr	r3, [pc, #252]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015be:	2208      	movs	r2, #8
 80015c0:	615a      	str	r2, [r3, #20]

	// INIT MOTOR
	Stepper_Init(&motor);
 80015c2:	483e      	ldr	r0, [pc, #248]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015c4:	f000 f900 	bl	80017c8 <Stepper_Init>
	// MOTOR TIMER
	HAL_TIM_Base_Start_IT(&htim1);
 80015c8:	483f      	ldr	r0, [pc, #252]	@ (80016c8 <Start_STEPPER_task+0x134>)
 80015ca:	f002 fcff 	bl	8003fcc <HAL_TIM_Base_Start_IT>
	Stepper_SetSpeed(&motor, 1000.0f);
 80015ce:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 80016cc <Start_STEPPER_task+0x138>
 80015d2:	483a      	ldr	r0, [pc, #232]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015d4:	f000 f920 	bl	8001818 <Stepper_SetSpeed>
	Stepper_SetAcceleration(&motor, 10000.0f, 10000.0f);
 80015d8:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 80016d0 <Start_STEPPER_task+0x13c>
 80015dc:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 80016d0 <Start_STEPPER_task+0x13c>
 80015e0:	4836      	ldr	r0, [pc, #216]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015e2:	f000 f928 	bl	8001836 <Stepper_SetAcceleration>
	raw = 5000;
 80015e6:	4b3b      	ldr	r3, [pc, #236]	@ (80016d4 <Start_STEPPER_task+0x140>)
 80015e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ec:	801a      	strh	r2, [r3, #0]
	osDelay(100);
 80015ee:	2064      	movs	r0, #100	@ 0x64
 80015f0:	f004 fa17 	bl	8005a22 <osDelay>
	Stepper_get_enc_pos(&motor, &raw);
 80015f4:	4937      	ldr	r1, [pc, #220]	@ (80016d4 <Start_STEPPER_task+0x140>)
 80015f6:	4831      	ldr	r0, [pc, #196]	@ (80016bc <Start_STEPPER_task+0x128>)
 80015f8:	f000 fa74 	bl	8001ae4 <Stepper_get_enc_pos>

	Stepper_MoveTo(&motor, 0000);
 80015fc:	2100      	movs	r1, #0
 80015fe:	482f      	ldr	r0, [pc, #188]	@ (80016bc <Start_STEPPER_task+0x128>)
 8001600:	f000 f92d 	bl	800185e <Stepper_MoveTo>

    while(motor.moving){
 8001604:	e002      	b.n	800160c <Start_STEPPER_task+0x78>
	  osDelay(1);
 8001606:	2001      	movs	r0, #1
 8001608:	f004 fa0b 	bl	8005a22 <osDelay>
    while(motor.moving){
 800160c:	4b2b      	ldr	r3, [pc, #172]	@ (80016bc <Start_STEPPER_task+0x128>)
 800160e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1f7      	bne.n	8001606 <Start_STEPPER_task+0x72>
//	}
//
//	Stepper_Disable(&motor);
//	motor.currPos = 0;

	Stepper_SetSpeed(&motor, 1000.0f);
 8001616:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 80016cc <Start_STEPPER_task+0x138>
 800161a:	4828      	ldr	r0, [pc, #160]	@ (80016bc <Start_STEPPER_task+0x128>)
 800161c:	f000 f8fc 	bl	8001818 <Stepper_SetSpeed>
	Stepper_Enable(&motor);
 8001620:	4826      	ldr	r0, [pc, #152]	@ (80016bc <Start_STEPPER_task+0x128>)
 8001622:	f000 f8e9 	bl	80017f8 <Stepper_Enable>
  for(;;)
  {
	  Stepper_MoveTo(&motor, FULL_REVOLUTION);
 8001626:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 800162a:	4824      	ldr	r0, [pc, #144]	@ (80016bc <Start_STEPPER_task+0x128>)
 800162c:	f000 f917 	bl	800185e <Stepper_MoveTo>
	  while(motor.moving){
 8001630:	e002      	b.n	8001638 <Start_STEPPER_task+0xa4>
		  osDelay(1);
 8001632:	2001      	movs	r0, #1
 8001634:	f004 f9f5 	bl	8005a22 <osDelay>
	  while(motor.moving){
 8001638:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <Start_STEPPER_task+0x128>)
 800163a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f7      	bne.n	8001632 <Start_STEPPER_task+0x9e>
	  }
	  osDelay(1000);
 8001642:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001646:	f004 f9ec 	bl	8005a22 <osDelay>
	  printf("%u\r\n", raw);
 800164a:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <Start_STEPPER_task+0x140>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	4619      	mov	r1, r3
 8001650:	4821      	ldr	r0, [pc, #132]	@ (80016d8 <Start_STEPPER_task+0x144>)
 8001652:	f006 fb3b 	bl	8007ccc <iprintf>
	  Stepper_MoveTo(&motor, 0000);
 8001656:	2100      	movs	r1, #0
 8001658:	4818      	ldr	r0, [pc, #96]	@ (80016bc <Start_STEPPER_task+0x128>)
 800165a:	f000 f900 	bl	800185e <Stepper_MoveTo>
	  while(motor.moving){
 800165e:	e002      	b.n	8001666 <Start_STEPPER_task+0xd2>
		  osDelay(1);
 8001660:	2001      	movs	r0, #1
 8001662:	f004 f9de 	bl	8005a22 <osDelay>
	  while(motor.moving){
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <Start_STEPPER_task+0x128>)
 8001668:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f7      	bne.n	8001660 <Start_STEPPER_task+0xcc>
	  }
	  osDelay(1000);
 8001670:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001674:	f004 f9d5 	bl	8005a22 <osDelay>
	  printf("%u\r\n", raw);
 8001678:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <Start_STEPPER_task+0x140>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	4619      	mov	r1, r3
 800167e:	4816      	ldr	r0, [pc, #88]	@ (80016d8 <Start_STEPPER_task+0x144>)
 8001680:	f006 fb24 	bl	8007ccc <iprintf>
	  Stepper_MoveTo(&motor, -FULL_REVOLUTION);
 8001684:	4915      	ldr	r1, [pc, #84]	@ (80016dc <Start_STEPPER_task+0x148>)
 8001686:	480d      	ldr	r0, [pc, #52]	@ (80016bc <Start_STEPPER_task+0x128>)
 8001688:	f000 f8e9 	bl	800185e <Stepper_MoveTo>
	  while(motor.moving){
 800168c:	e002      	b.n	8001694 <Start_STEPPER_task+0x100>
		  osDelay(1);
 800168e:	2001      	movs	r0, #1
 8001690:	f004 f9c7 	bl	8005a22 <osDelay>
	  while(motor.moving){
 8001694:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <Start_STEPPER_task+0x128>)
 8001696:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f7      	bne.n	800168e <Start_STEPPER_task+0xfa>
	  }
	  osDelay(1000);
 800169e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016a2:	f004 f9be 	bl	8005a22 <osDelay>
	  printf("%u\r\n", raw);
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <Start_STEPPER_task+0x140>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	4619      	mov	r1, r3
 80016ac:	480a      	ldr	r0, [pc, #40]	@ (80016d8 <Start_STEPPER_task+0x144>)
 80016ae:	f006 fb0d 	bl	8007ccc <iprintf>
	  osDelay(1000);
 80016b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016b6:	f004 f9b4 	bl	8005a22 <osDelay>
	  Stepper_MoveTo(&motor, FULL_REVOLUTION);
 80016ba:	e7b4      	b.n	8001626 <Start_STEPPER_task+0x92>
 80016bc:	2000058c 	.word	0x2000058c
 80016c0:	40020400 	.word	0x40020400
 80016c4:	40020000 	.word	0x40020000
 80016c8:	200004e8 	.word	0x200004e8
 80016cc:	447a0000 	.word	0x447a0000
 80016d0:	461c4000 	.word	0x461c4000
 80016d4:	20000588 	.word	0x20000588
 80016d8:	0800b79c 	.word	0x0800b79c
 80016dc:	ffffe700 	.word	0xffffe700

080016e0 <Start_ENCODER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_ENCODER_task */
void Start_ENCODER_task(void const * argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ENCODER_task */
  /* Infinite loop */
  int i = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
//	  AS5600_ReadRaw12(&raw);
	  if (AS5600_ReadRaw12(&raw))
 80016ec:	4807      	ldr	r0, [pc, #28]	@ (800170c <Start_ENCODER_task+0x2c>)
 80016ee:	f7ff fcab 	bl	8001048 <AS5600_ReadRaw12>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <Start_ENCODER_task+0x1e>
	  {
//		  printf("%u\r\n", raw);  // wypisz sam warto surow
////		  printf("%f\r\n", raw2angle(raw));
		  i = 1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	e002      	b.n	8001704 <Start_ENCODER_task+0x24>
	  }
	  else
	  {
		  printf("error\r\n");
 80016fe:	4804      	ldr	r0, [pc, #16]	@ (8001710 <Start_ENCODER_task+0x30>)
 8001700:	f006 fb4c 	bl	8007d9c <puts>
	  }
	  osDelay(10);
 8001704:	200a      	movs	r0, #10
 8001706:	f004 f98c 	bl	8005a22 <osDelay>
	  if (AS5600_ReadRaw12(&raw))
 800170a:	e7ef      	b.n	80016ec <Start_ENCODER_task+0xc>
 800170c:	20000588 	.word	0x20000588
 8001710:	0800b7a4 	.word	0x0800b7a4

08001714 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a08      	ldr	r2, [pc, #32]	@ (8001744 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001726:	f000 fcdd 	bl	80020e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == motor.htim) {
 800172a:	4b07      	ldr	r3, [pc, #28]	@ (8001748 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	429a      	cmp	r2, r3
 8001732:	d102      	bne.n	800173a <HAL_TIM_PeriodElapsedCallback+0x26>
	  Stepper_Tick(&motor);
 8001734:	4804      	ldr	r0, [pc, #16]	@ (8001748 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001736:	f000 f904 	bl	8001942 <Stepper_Tick>
  }
  /* USER CODE END Callback 1 */
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40014800 	.word	0x40014800
 8001748:	2000058c 	.word	0x2000058c

0800174c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <Error_Handler+0x8>

08001758 <calcARR>:
#include "stepper.h"
#include <math.h>

static uint32_t calcARR(Stepper_t* m, float speed)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	ed87 0a00 	vstr	s0, [r7]
    if (speed < 1.0f) speed = 1.0f;
 8001764:	edd7 7a00 	vldr	s15, [r7]
 8001768:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800176c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	d502      	bpl.n	800177c <calcARR+0x24>
 8001776:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800177a:	603b      	str	r3, [r7, #0]
    uint32_t arr = (uint32_t)((SystemCoreClock / ((m->htim->Init.Prescaler + 1) * speed)) - 1);
 800177c:	4b11      	ldr	r3, [pc, #68]	@ (80017c4 <calcARR+0x6c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	3301      	adds	r3, #1
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001798:	edd7 7a00 	vldr	s15, [r7]
 800179c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017b0:	ee17 3a90 	vmov	r3, s15
 80017b4:	60fb      	str	r3, [r7, #12]
    return arr;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	20000000 	.word	0x20000000

080017c8 <Stepper_Init>:

void Stepper_Init(Stepper_t* m)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
    m->currSpeed = 0;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	625a      	str	r2, [r3, #36]	@ 0x24
    m->currPos = 0;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    m->targetPos = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 0;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <Stepper_Enable>:

void Stepper_Enable(Stepper_t* m)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(m->EN_Port, m->EN_Pin, GPIO_PIN_RESET);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6898      	ldr	r0, [r3, #8]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	899b      	ldrh	r3, [r3, #12]
 8001808:	2200      	movs	r2, #0
 800180a:	4619      	mov	r1, r3
 800180c:	f000 fef0 	bl	80025f0 <HAL_GPIO_WritePin>
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <Stepper_SetSpeed>:
void Stepper_Start(Stepper_t* m){
	HAL_TIM_Base_Start_IT(m->htim);
}

// ustawienie aktualnej predkosci
void Stepper_SetSpeed(Stepper_t* m, float speed) { m->maxSpeed = speed; }
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	ed87 0a00 	vstr	s0, [r7]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	621a      	str	r2, [r3, #32]
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <Stepper_SetAcceleration>:

// ustawienie przyspieszenia
void Stepper_SetAcceleration(Stepper_t* m, float accel, float decel) {
 8001836:	b480      	push	{r7}
 8001838:	b085      	sub	sp, #20
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001842:	edc7 0a01 	vstr	s1, [r7, #4]
    m->accel = accel;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	619a      	str	r2, [r3, #24]
    m->decel = decel;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	61da      	str	r2, [r3, #28]
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <Stepper_MoveTo>:

// zadanie pozycji
void Stepper_MoveTo(Stepper_t* m, int32_t position)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b084      	sub	sp, #16
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	6039      	str	r1, [r7, #0]
    if (position == m->currPos) return;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d063      	beq.n	800193a <Stepper_MoveTo+0xdc>

    m->targetPos = position;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 1;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    m->dir = (position > m->currPos) ? 1 : -1;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	429a      	cmp	r2, r3
 8001888:	dd01      	ble.n	800188e <Stepper_MoveTo+0x30>
 800188a:	2201      	movs	r2, #1
 800188c:	e001      	b.n	8001892 <Stepper_MoveTo+0x34>
 800188e:	f04f 32ff 	mov.w	r2, #4294967295
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    HAL_GPIO_WritePin(
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	8899      	ldrh	r1, [r3, #4]
        m->DIR_Port,
        m->DIR_Pin,
        (m->dir > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
    HAL_GPIO_WritePin(
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	bfcc      	ite	gt
 80018aa:	2301      	movgt	r3, #1
 80018ac:	2300      	movle	r3, #0
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	461a      	mov	r2, r3
 80018b2:	f000 fe9d 	bl	80025f0 <HAL_GPIO_WritePin>
    );

    uint32_t arr = calcARR(m, m->currSpeed);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018bc:	eeb0 0a67 	vmov.f32	s0, s15
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ff49 	bl	8001758 <calcARR>
 80018c6:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d106      	bne.n	80018f0 <Stepper_MoveTo+0x92>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	0852      	lsrs	r2, r2, #1
 80018ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80018ee:	e01b      	b.n	8001928 <Stepper_MoveTo+0xca>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d106      	bne.n	8001906 <Stepper_MoveTo+0xa8>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	085b      	lsrs	r3, r3, #1
 8001902:	6393      	str	r3, [r2, #56]	@ 0x38
 8001904:	e010      	b.n	8001928 <Stepper_MoveTo+0xca>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	2b08      	cmp	r3, #8
 800190c:	d106      	bne.n	800191c <Stepper_MoveTo+0xbe>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	085b      	lsrs	r3, r3, #1
 8001918:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800191a:	e005      	b.n	8001928 <Stepper_MoveTo+0xca>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	085b      	lsrs	r3, r3, #1
 8001926:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_TIM_PWM_Start_IT(m->htim, m->tim_channel);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691a      	ldr	r2, [r3, #16]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	695b      	ldr	r3, [r3, #20]
 8001930:	4619      	mov	r1, r3
 8001932:	4610      	mov	r0, r2
 8001934:	f002 fc06 	bl	8004144 <HAL_TIM_PWM_Start_IT>
 8001938:	e000      	b.n	800193c <Stepper_MoveTo+0xde>
    if (position == m->currPos) return;
 800193a:	bf00      	nop
}
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <Stepper_Tick>:
    Stepper_MoveTo(m, m->currPos + steps);
}

// gwna logika sterowania, wywoywana w przerwaniu timera
void Stepper_Tick(Stepper_t* m)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
    if (!m->moving) return;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 80c3 	beq.w	8001adc <Stepper_Tick+0x19a>

    m->currPos += m->dir;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	f992 2031 	ldrsb.w	r2, [r2, #49]	@ 0x31
 8001960:	441a      	add	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c

    int32_t diff = m->targetPos - m->currPos;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	617b      	str	r3, [r7, #20]
    int32_t stepsRemaining = (diff >= 0) ? diff : -diff;
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b00      	cmp	r3, #0
 8001976:	bfb8      	it	lt
 8001978:	425b      	neglt	r3, r3
 800197a:	613b      	str	r3, [r7, #16]

    if (stepsRemaining == 0) {
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10c      	bne.n	800199c <Stepper_Tick+0x5a>
        m->moving = 0;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_TIM_PWM_Stop_IT(m->htim, m->tim_channel);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	691a      	ldr	r2, [r3, #16]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	4619      	mov	r1, r3
 8001994:	4610      	mov	r0, r2
 8001996:	f002 fcd3 	bl	8004340 <HAL_TIM_PWM_Stop_IT>
        return;
 800199a:	e0a0      	b.n	8001ade <Stepper_Tick+0x19c>
    }

    float Sbrake = (m->currSpeed * m->currSpeed) / (2.0f * m->decel);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80019a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	edd3 7a07 	vldr	s15, [r3, #28]
 80019b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ba:	edc7 7a03 	vstr	s15, [r7, #12]

    if (Sbrake >= stepsRemaining) {
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80019cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d4:	db1e      	blt.n	8001a14 <Stepper_Tick+0xd2>
        // decelerate
        m->currSpeed -= (m->decel / m->currSpeed);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	ed93 6a07 	vldr	s12, [r3, #28]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80019e8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80019ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed < 1.0f)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80019fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	d52e      	bpl.n	8001a68 <Stepper_Tick+0x126>
            m->currSpeed = 1.0f;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a10:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a12:	e029      	b.n	8001a68 <Stepper_Tick+0x126>
    } else if (m->currSpeed < m->maxSpeed) {
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a28:	d51e      	bpl.n	8001a68 <Stepper_Tick+0x126>
        // accelerate
        m->currSpeed += (m->accel / m->currSpeed);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	ed93 6a06 	vldr	s12, [r3, #24]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001a3c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed > m->maxSpeed)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5e:	dd03      	ble.n	8001a68 <Stepper_Tick+0x126>
            m->currSpeed = m->maxSpeed;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1a      	ldr	r2, [r3, #32]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    uint32_t arr = calcARR(m, m->currSpeed);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff fe70 	bl	8001758 <calcARR>
 8001a78:	60b8      	str	r0, [r7, #8]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	68ba      	ldr	r2, [r7, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d106      	bne.n	8001aa2 <Stepper_Tick+0x160>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	691b      	ldr	r3, [r3, #16]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	0852      	lsrs	r2, r2, #1
 8001a9e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aa0:	e01d      	b.n	8001ade <Stepper_Tick+0x19c>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	d106      	bne.n	8001ab8 <Stepper_Tick+0x176>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	085b      	lsrs	r3, r3, #1
 8001ab4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ab6:	e012      	b.n	8001ade <Stepper_Tick+0x19c>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	2b08      	cmp	r3, #8
 8001abe:	d106      	bne.n	8001ace <Stepper_Tick+0x18c>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	085b      	lsrs	r3, r3, #1
 8001aca:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001acc:	e007      	b.n	8001ade <Stepper_Tick+0x19c>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	085b      	lsrs	r3, r3, #1
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	e000      	b.n	8001ade <Stepper_Tick+0x19c>
    if (!m->moving) return;
 8001adc:	bf00      	nop
}
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <Stepper_get_enc_pos>:

void Stepper_get_enc_pos(Stepper_t* m, uint16_t* raw)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
	int32_t pos;
	pos  = (int32_t)(*raw * FULL_REVOLUTION / ENCODER_RESOLUTION);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001af8:	fb02 f303 	mul.w	r3, r2, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	da01      	bge.n	8001b04 <Stepper_get_enc_pos+0x20>
 8001b00:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001b04:	131b      	asrs	r3, r3, #12
 8001b06:	60fb      	str	r3, [r7, #12]
	m->currPos = pos;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001b0e:	bf00      	nop
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
	...

08001b1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	4a11      	ldr	r2, [pc, #68]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b32:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	603b      	str	r3, [r7, #0]
 8001b42:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b46:	4a0a      	ldr	r2, [pc, #40]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b4e:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_MspInit+0x54>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b56:	603b      	str	r3, [r7, #0]
 8001b58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	210f      	movs	r1, #15
 8001b5e:	f06f 0001 	mvn.w	r0, #1
 8001b62:	f000 fb97 	bl	8002294 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08a      	sub	sp, #40	@ 0x28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a29      	ldr	r2, [pc, #164]	@ (8001c38 <HAL_I2C_MspInit+0xc4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d14b      	bne.n	8001c2e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	4b28      	ldr	r3, [pc, #160]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a27      	ldr	r2, [pc, #156]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b25      	ldr	r3, [pc, #148]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	4b21      	ldr	r3, [pc, #132]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a20      	ldr	r2, [pc, #128]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd4:	2312      	movs	r3, #18
 8001bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001be0:	2304      	movs	r3, #4
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4619      	mov	r1, r3
 8001bea:	4815      	ldr	r0, [pc, #84]	@ (8001c40 <HAL_I2C_MspInit+0xcc>)
 8001bec:	f000 fb7c 	bl	80022e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bf6:	2312      	movs	r3, #18
 8001bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c02:	2304      	movs	r3, #4
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480d      	ldr	r0, [pc, #52]	@ (8001c44 <HAL_I2C_MspInit+0xd0>)
 8001c0e:	f000 fb6b 	bl	80022e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	4a08      	ldr	r2, [pc, #32]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001c1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_I2C_MspInit+0xc8>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001c2e:	bf00      	nop
 8001c30:	3728      	adds	r7, #40	@ 0x28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40005c00 	.word	0x40005c00
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40020800 	.word	0x40020800
 8001c44:	40020000 	.word	0x40020000

08001c48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a0e      	ldr	r2, [pc, #56]	@ (8001c90 <HAL_TIM_Base_MspInit+0x48>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d115      	bne.n	8001c86 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <HAL_TIM_Base_MspInit+0x4c>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	4a0c      	ldr	r2, [pc, #48]	@ (8001c94 <HAL_TIM_Base_MspInit+0x4c>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_TIM_Base_MspInit+0x4c>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2105      	movs	r1, #5
 8001c7a:	201a      	movs	r0, #26
 8001c7c:	f000 fb0a 	bl	8002294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001c80:	201a      	movs	r0, #26
 8001c82:	f000 fb23 	bl	80022cc <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40010000 	.word	0x40010000
 8001c94:	40023800 	.word	0x40023800

08001c98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a12      	ldr	r2, [pc, #72]	@ (8001d00 <HAL_TIM_MspPostInit+0x68>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d11e      	bne.n	8001cf8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <HAL_TIM_MspPostInit+0x6c>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a10      	ldr	r2, [pc, #64]	@ (8001d04 <HAL_TIM_MspPostInit+0x6c>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <HAL_TIM_MspPostInit+0x6c>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cda:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4805      	ldr	r0, [pc, #20]	@ (8001d08 <HAL_TIM_MspPostInit+0x70>)
 8001cf4:	f000 faf8 	bl	80022e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001cf8:	bf00      	nop
 8001cfa:	3720      	adds	r7, #32
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40010000 	.word	0x40010000
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	@ 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a19      	ldr	r2, [pc, #100]	@ (8001d90 <HAL_UART_MspInit+0x84>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d12b      	bne.n	8001d86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	4a17      	ldr	r2, [pc, #92]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a10      	ldr	r2, [pc, #64]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d94 <HAL_UART_MspInit+0x88>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d66:	230c      	movs	r3, #12
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d76:	2307      	movs	r3, #7
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <HAL_UART_MspInit+0x8c>)
 8001d82:	f000 fab1 	bl	80022e8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	@ 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40004400 	.word	0x40004400
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020000 	.word	0x40020000

08001d9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08c      	sub	sp, #48	@ 0x30
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	4b2e      	ldr	r3, [pc, #184]	@ (8001e6c <HAL_InitTick+0xd0>)
 8001db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e6c <HAL_InitTick+0xd0>)
 8001db6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dba:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001e6c <HAL_InitTick+0xd0>)
 8001dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001dc8:	f107 020c 	add.w	r2, r7, #12
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f002 f878 	bl	8003ec8 <HAL_RCC_GetClockConfig>
  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001dd8:	f002 f862 	bl	8003ea0 <HAL_RCC_GetPCLK2Freq>
 8001ddc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001de0:	4a23      	ldr	r2, [pc, #140]	@ (8001e70 <HAL_InitTick+0xd4>)
 8001de2:	fba2 2303 	umull	r2, r3, r2, r3
 8001de6:	0c9b      	lsrs	r3, r3, #18
 8001de8:	3b01      	subs	r3, #1
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001dec:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001dee:	4a22      	ldr	r2, [pc, #136]	@ (8001e78 <HAL_InitTick+0xdc>)
 8001df0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001df2:	4b20      	ldr	r3, [pc, #128]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001df4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001df8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8001dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001e00:	4b1c      	ldr	r3, [pc, #112]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e06:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8001e12:	4818      	ldr	r0, [pc, #96]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001e14:	f002 f88a 	bl	8003f2c <HAL_TIM_Base_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001e1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d11b      	bne.n	8001e5e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001e26:	4813      	ldr	r0, [pc, #76]	@ (8001e74 <HAL_InitTick+0xd8>)
 8001e28:	f002 f8d0 	bl	8003fcc <HAL_TIM_Base_Start_IT>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001e32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d111      	bne.n	8001e5e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001e3a:	201a      	movs	r0, #26
 8001e3c:	f000 fa46 	bl	80022cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b0f      	cmp	r3, #15
 8001e44:	d808      	bhi.n	8001e58 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001e46:	2200      	movs	r2, #0
 8001e48:	6879      	ldr	r1, [r7, #4]
 8001e4a:	201a      	movs	r0, #26
 8001e4c:	f000 fa22 	bl	8002294 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e50:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <HAL_InitTick+0xe0>)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e002      	b.n	8001e5e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001e5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3730      	adds	r7, #48	@ 0x30
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	431bde83 	.word	0x431bde83
 8001e74:	200005c0 	.word	0x200005c0
 8001e78:	40014800 	.word	0x40014800
 8001e7c:	20000004 	.word	0x20000004

08001e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <NMI_Handler+0x4>

08001e88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <HardFault_Handler+0x4>

08001e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <MemManage_Handler+0x4>

08001e98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e9c:	bf00      	nop
 8001e9e:	e7fd      	b.n	8001e9c <BusFault_Handler+0x4>

08001ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea4:	bf00      	nop
 8001ea6:	e7fd      	b.n	8001ea4 <UsageFault_Handler+0x4>

08001ea8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
	...

08001eb8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ebc:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001ebe:	f002 faf1 	bl	80044a4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8001ec2:	4803      	ldr	r0, [pc, #12]	@ (8001ed0 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001ec4:	f002 faee 	bl	80044a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200004e8 	.word	0x200004e8
 8001ed0:	200005c0 	.word	0x200005c0

08001ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return 1;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_kill>:

int _kill(int pid, int sig)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001eee:	f006 f8fd 	bl	80080ec <__errno>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2216      	movs	r2, #22
 8001ef6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_exit>:

void _exit (int status)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ffe7 	bl	8001ee4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f16:	bf00      	nop
 8001f18:	e7fd      	b.n	8001f16 <_exit+0x12>

08001f1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b086      	sub	sp, #24
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	e00a      	b.n	8001f42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f2c:	f3af 8000 	nop.w
 8001f30:	4601      	mov	r1, r0
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	1c5a      	adds	r2, r3, #1
 8001f36:	60ba      	str	r2, [r7, #8]
 8001f38:	b2ca      	uxtb	r2, r1
 8001f3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	dbf0      	blt.n	8001f2c <_read+0x12>
  }

  return len;
 8001f4a:	687b      	ldr	r3, [r7, #4]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f7c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <_isatty>:

int _isatty(int file)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f94:	2301      	movs	r3, #1
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	60f8      	str	r0, [r7, #12]
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fc4:	4a14      	ldr	r2, [pc, #80]	@ (8002018 <_sbrk+0x5c>)
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <_sbrk+0x60>)
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd0:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <_sbrk+0x64>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	@ (8002024 <_sbrk+0x68>)
 8001fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fde:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <_sbrk+0x64>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d207      	bcs.n	8001ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fec:	f006 f87e 	bl	80080ec <__errno>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffa:	e009      	b.n	8002010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ffc:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002002:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <_sbrk+0x64>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	4a05      	ldr	r2, [pc, #20]	@ (8002020 <_sbrk+0x64>)
 800200c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800200e:	68fb      	ldr	r3, [r7, #12]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20018000 	.word	0x20018000
 800201c:	00000400 	.word	0x00000400
 8002020:	20000608 	.word	0x20000608
 8002024:	200044b0 	.word	0x200044b0

08002028 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <SystemInit+0x20>)
 800202e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002032:	4a05      	ldr	r2, [pc, #20]	@ (8002048 <SystemInit+0x20>)
 8002034:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002038:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800204c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002084 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002050:	f7ff ffea 	bl	8002028 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002056:	490d      	ldr	r1, [pc, #52]	@ (800208c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800205c:	e002      	b.n	8002064 <LoopCopyDataInit>

0800205e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002062:	3304      	adds	r3, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002068:	d3f9      	bcc.n	800205e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206a:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800206c:	4c0a      	ldr	r4, [pc, #40]	@ (8002098 <LoopFillZerobss+0x22>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002070:	e001      	b.n	8002076 <LoopFillZerobss>

08002072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002074:	3204      	adds	r2, #4

08002076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002078:	d3fb      	bcc.n	8002072 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800207a:	f006 f83d 	bl	80080f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800207e:	f7ff f839 	bl	80010f4 <main>
  bx  lr    
 8002082:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002084:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800208c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002090:	0800bc08 	.word	0x0800bc08
  ldr r2, =_sbss
 8002094:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002098:	200044b0 	.word	0x200044b0

0800209c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800209c:	e7fe      	b.n	800209c <ADC_IRQHandler>
	...

080020a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020a4:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <HAL_Init+0x40>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a0d      	ldr	r2, [pc, #52]	@ (80020e0 <HAL_Init+0x40>)
 80020aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020b0:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <HAL_Init+0x40>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a0a      	ldr	r2, [pc, #40]	@ (80020e0 <HAL_Init+0x40>)
 80020b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <HAL_Init+0x40>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a07      	ldr	r2, [pc, #28]	@ (80020e0 <HAL_Init+0x40>)
 80020c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c8:	2003      	movs	r0, #3
 80020ca:	f000 f8d8 	bl	800227e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ce:	2005      	movs	r0, #5
 80020d0:	f7ff fe64 	bl	8001d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020d4:	f7ff fd22 	bl	8001b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40023c00 	.word	0x40023c00

080020e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020e8:	4b06      	ldr	r3, [pc, #24]	@ (8002104 <HAL_IncTick+0x20>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <HAL_IncTick+0x24>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4413      	add	r3, r2
 80020f4:	4a04      	ldr	r2, [pc, #16]	@ (8002108 <HAL_IncTick+0x24>)
 80020f6:	6013      	str	r3, [r2, #0]
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	20000008 	.word	0x20000008
 8002108:	2000060c 	.word	0x2000060c

0800210c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  return uwTick;
 8002110:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <HAL_GetTick+0x14>)
 8002112:	681b      	ldr	r3, [r3, #0]
}
 8002114:	4618      	mov	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	2000060c 	.word	0x2000060c

08002124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002140:	4013      	ands	r3, r2
 8002142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800214c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002156:	4a04      	ldr	r2, [pc, #16]	@ (8002168 <__NVIC_SetPriorityGrouping+0x44>)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	60d3      	str	r3, [r2, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002170:	4b04      	ldr	r3, [pc, #16]	@ (8002184 <__NVIC_GetPriorityGrouping+0x18>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	0a1b      	lsrs	r3, r3, #8
 8002176:	f003 0307 	and.w	r3, r3, #7
}
 800217a:	4618      	mov	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002196:	2b00      	cmp	r3, #0
 8002198:	db0b      	blt.n	80021b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	f003 021f 	and.w	r2, r3, #31
 80021a0:	4907      	ldr	r1, [pc, #28]	@ (80021c0 <__NVIC_EnableIRQ+0x38>)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	095b      	lsrs	r3, r3, #5
 80021a8:	2001      	movs	r0, #1
 80021aa:	fa00 f202 	lsl.w	r2, r0, r2
 80021ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000e100 	.word	0xe000e100

080021c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	db0a      	blt.n	80021ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	490c      	ldr	r1, [pc, #48]	@ (8002210 <__NVIC_SetPriority+0x4c>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ec:	e00a      	b.n	8002204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4908      	ldr	r1, [pc, #32]	@ (8002214 <__NVIC_SetPriority+0x50>)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	3b04      	subs	r3, #4
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	440b      	add	r3, r1
 8002202:	761a      	strb	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000e100 	.word	0xe000e100
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	@ 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f1c3 0307 	rsb	r3, r3, #7
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf28      	it	cs
 8002236:	2304      	movcs	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3304      	adds	r3, #4
 800223e:	2b06      	cmp	r3, #6
 8002240:	d902      	bls.n	8002248 <NVIC_EncodePriority+0x30>
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3b03      	subs	r3, #3
 8002246:	e000      	b.n	800224a <NVIC_EncodePriority+0x32>
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa01 f303 	lsl.w	r3, r1, r3
 800226a:	43d9      	mvns	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	4313      	orrs	r3, r2
         );
}
 8002272:	4618      	mov	r0, r3
 8002274:	3724      	adds	r7, #36	@ 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff ff4c 	bl	8002124 <__NVIC_SetPriorityGrouping>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a6:	f7ff ff61 	bl	800216c <__NVIC_GetPriorityGrouping>
 80022aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	68b9      	ldr	r1, [r7, #8]
 80022b0:	6978      	ldr	r0, [r7, #20]
 80022b2:	f7ff ffb1 	bl	8002218 <NVIC_EncodePriority>
 80022b6:	4602      	mov	r2, r0
 80022b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022bc:	4611      	mov	r1, r2
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff80 	bl	80021c4 <__NVIC_SetPriority>
}
 80022c4:	bf00      	nop
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff ff54 	bl	8002188 <__NVIC_EnableIRQ>
}
 80022e0:	bf00      	nop
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b089      	sub	sp, #36	@ 0x24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
 8002302:	e159      	b.n	80025b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002304:	2201      	movs	r2, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	4013      	ands	r3, r2
 8002316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	429a      	cmp	r2, r3
 800231e:	f040 8148 	bne.w	80025b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	2b01      	cmp	r3, #1
 800232c:	d005      	beq.n	800233a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002336:	2b02      	cmp	r3, #2
 8002338:	d130      	bne.n	800239c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	2203      	movs	r2, #3
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	f003 0201 	and.w	r2, r3, #1
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f003 0303 	and.w	r3, r3, #3
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d017      	beq.n	80023d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d123      	bne.n	800242c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	08da      	lsrs	r2, r3, #3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3208      	adds	r2, #8
 80023ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	f003 0307 	and.w	r3, r3, #7
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	220f      	movs	r2, #15
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	691a      	ldr	r2, [r3, #16]
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	4313      	orrs	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	08da      	lsrs	r2, r3, #3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3208      	adds	r2, #8
 8002426:	69b9      	ldr	r1, [r7, #24]
 8002428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	2203      	movs	r2, #3
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0203 	and.w	r2, r3, #3
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 80a2 	beq.w	80025b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b57      	ldr	r3, [pc, #348]	@ (80025d0 <HAL_GPIO_Init+0x2e8>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	4a56      	ldr	r2, [pc, #344]	@ (80025d0 <HAL_GPIO_Init+0x2e8>)
 8002478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800247c:	6453      	str	r3, [r2, #68]	@ 0x44
 800247e:	4b54      	ldr	r3, [pc, #336]	@ (80025d0 <HAL_GPIO_Init+0x2e8>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800248a:	4a52      	ldr	r2, [pc, #328]	@ (80025d4 <HAL_GPIO_Init+0x2ec>)
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	089b      	lsrs	r3, r3, #2
 8002490:	3302      	adds	r3, #2
 8002492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	220f      	movs	r2, #15
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a49      	ldr	r2, [pc, #292]	@ (80025d8 <HAL_GPIO_Init+0x2f0>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d019      	beq.n	80024ea <HAL_GPIO_Init+0x202>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a48      	ldr	r2, [pc, #288]	@ (80025dc <HAL_GPIO_Init+0x2f4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_GPIO_Init+0x1fe>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a47      	ldr	r2, [pc, #284]	@ (80025e0 <HAL_GPIO_Init+0x2f8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d00d      	beq.n	80024e2 <HAL_GPIO_Init+0x1fa>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a46      	ldr	r2, [pc, #280]	@ (80025e4 <HAL_GPIO_Init+0x2fc>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d007      	beq.n	80024de <HAL_GPIO_Init+0x1f6>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a45      	ldr	r2, [pc, #276]	@ (80025e8 <HAL_GPIO_Init+0x300>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d101      	bne.n	80024da <HAL_GPIO_Init+0x1f2>
 80024d6:	2304      	movs	r3, #4
 80024d8:	e008      	b.n	80024ec <HAL_GPIO_Init+0x204>
 80024da:	2307      	movs	r3, #7
 80024dc:	e006      	b.n	80024ec <HAL_GPIO_Init+0x204>
 80024de:	2303      	movs	r3, #3
 80024e0:	e004      	b.n	80024ec <HAL_GPIO_Init+0x204>
 80024e2:	2302      	movs	r3, #2
 80024e4:	e002      	b.n	80024ec <HAL_GPIO_Init+0x204>
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <HAL_GPIO_Init+0x204>
 80024ea:	2300      	movs	r3, #0
 80024ec:	69fa      	ldr	r2, [r7, #28]
 80024ee:	f002 0203 	and.w	r2, r2, #3
 80024f2:	0092      	lsls	r2, r2, #2
 80024f4:	4093      	lsls	r3, r2
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024fc:	4935      	ldr	r1, [pc, #212]	@ (80025d4 <HAL_GPIO_Init+0x2ec>)
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	3302      	adds	r3, #2
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800250a:	4b38      	ldr	r3, [pc, #224]	@ (80025ec <HAL_GPIO_Init+0x304>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	43db      	mvns	r3, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4013      	ands	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800252e:	4a2f      	ldr	r2, [pc, #188]	@ (80025ec <HAL_GPIO_Init+0x304>)
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002534:	4b2d      	ldr	r3, [pc, #180]	@ (80025ec <HAL_GPIO_Init+0x304>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	43db      	mvns	r3, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4013      	ands	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002558:	4a24      	ldr	r2, [pc, #144]	@ (80025ec <HAL_GPIO_Init+0x304>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800255e:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <HAL_GPIO_Init+0x304>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	43db      	mvns	r3, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4013      	ands	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002582:	4a1a      	ldr	r2, [pc, #104]	@ (80025ec <HAL_GPIO_Init+0x304>)
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002588:	4b18      	ldr	r3, [pc, #96]	@ (80025ec <HAL_GPIO_Init+0x304>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	43db      	mvns	r3, r3
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	4013      	ands	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025ac:	4a0f      	ldr	r2, [pc, #60]	@ (80025ec <HAL_GPIO_Init+0x304>)
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3301      	adds	r3, #1
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	2b0f      	cmp	r3, #15
 80025bc:	f67f aea2 	bls.w	8002304 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
 80025c4:	3724      	adds	r7, #36	@ 0x24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40013800 	.word	0x40013800
 80025d8:	40020000 	.word	0x40020000
 80025dc:	40020400 	.word	0x40020400
 80025e0:	40020800 	.word	0x40020800
 80025e4:	40020c00 	.word	0x40020c00
 80025e8:	40021000 	.word	0x40021000
 80025ec:	40013c00 	.word	0x40013c00

080025f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	807b      	strh	r3, [r7, #2]
 80025fc:	4613      	mov	r3, r2
 80025fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002600:	787b      	ldrb	r3, [r7, #1]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800260c:	e003      	b.n	8002616 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800260e:	887b      	ldrh	r3, [r7, #2]
 8002610:	041a      	lsls	r2, r3, #16
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	619a      	str	r2, [r3, #24]
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e12b      	b.n	800288e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff fa92 	bl	8001b74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2224      	movs	r2, #36	@ 0x24
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0201 	bic.w	r2, r2, #1
 8002666:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002676:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002686:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002688:	f001 fbf6 	bl	8003e78 <HAL_RCC_GetPCLK1Freq>
 800268c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4a81      	ldr	r2, [pc, #516]	@ (8002898 <HAL_I2C_Init+0x274>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d807      	bhi.n	80026a8 <HAL_I2C_Init+0x84>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4a80      	ldr	r2, [pc, #512]	@ (800289c <HAL_I2C_Init+0x278>)
 800269c:	4293      	cmp	r3, r2
 800269e:	bf94      	ite	ls
 80026a0:	2301      	movls	r3, #1
 80026a2:	2300      	movhi	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	e006      	b.n	80026b6 <HAL_I2C_Init+0x92>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4a7d      	ldr	r2, [pc, #500]	@ (80028a0 <HAL_I2C_Init+0x27c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	bf94      	ite	ls
 80026b0:	2301      	movls	r3, #1
 80026b2:	2300      	movhi	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e0e7      	b.n	800288e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4a78      	ldr	r2, [pc, #480]	@ (80028a4 <HAL_I2C_Init+0x280>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	0c9b      	lsrs	r3, r3, #18
 80026c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002898 <HAL_I2C_Init+0x274>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d802      	bhi.n	80026f8 <HAL_I2C_Init+0xd4>
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	3301      	adds	r3, #1
 80026f6:	e009      	b.n	800270c <HAL_I2C_Init+0xe8>
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026fe:	fb02 f303 	mul.w	r3, r2, r3
 8002702:	4a69      	ldr	r2, [pc, #420]	@ (80028a8 <HAL_I2C_Init+0x284>)
 8002704:	fba2 2303 	umull	r2, r3, r2, r3
 8002708:	099b      	lsrs	r3, r3, #6
 800270a:	3301      	adds	r3, #1
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	430b      	orrs	r3, r1
 8002712:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800271e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	495c      	ldr	r1, [pc, #368]	@ (8002898 <HAL_I2C_Init+0x274>)
 8002728:	428b      	cmp	r3, r1
 800272a:	d819      	bhi.n	8002760 <HAL_I2C_Init+0x13c>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	1e59      	subs	r1, r3, #1
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fbb1 f3f3 	udiv	r3, r1, r3
 800273a:	1c59      	adds	r1, r3, #1
 800273c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002740:	400b      	ands	r3, r1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00a      	beq.n	800275c <HAL_I2C_Init+0x138>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1e59      	subs	r1, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	fbb1 f3f3 	udiv	r3, r1, r3
 8002754:	3301      	adds	r3, #1
 8002756:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275a:	e051      	b.n	8002800 <HAL_I2C_Init+0x1dc>
 800275c:	2304      	movs	r3, #4
 800275e:	e04f      	b.n	8002800 <HAL_I2C_Init+0x1dc>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d111      	bne.n	800278c <HAL_I2C_Init+0x168>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1e58      	subs	r0, r3, #1
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6859      	ldr	r1, [r3, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	440b      	add	r3, r1
 8002776:	fbb0 f3f3 	udiv	r3, r0, r3
 800277a:	3301      	adds	r3, #1
 800277c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002780:	2b00      	cmp	r3, #0
 8002782:	bf0c      	ite	eq
 8002784:	2301      	moveq	r3, #1
 8002786:	2300      	movne	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	e012      	b.n	80027b2 <HAL_I2C_Init+0x18e>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1e58      	subs	r0, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	0099      	lsls	r1, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	bf0c      	ite	eq
 80027ac:	2301      	moveq	r3, #1
 80027ae:	2300      	movne	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_I2C_Init+0x196>
 80027b6:	2301      	movs	r3, #1
 80027b8:	e022      	b.n	8002800 <HAL_I2C_Init+0x1dc>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10e      	bne.n	80027e0 <HAL_I2C_Init+0x1bc>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	1e58      	subs	r0, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6859      	ldr	r1, [r3, #4]
 80027ca:	460b      	mov	r3, r1
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	440b      	add	r3, r1
 80027d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d4:	3301      	adds	r3, #1
 80027d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027de:	e00f      	b.n	8002800 <HAL_I2C_Init+0x1dc>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1e58      	subs	r0, r3, #1
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6859      	ldr	r1, [r3, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	0099      	lsls	r1, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f6:	3301      	adds	r3, #1
 80027f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	6809      	ldr	r1, [r1, #0]
 8002804:	4313      	orrs	r3, r2
 8002806:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69da      	ldr	r2, [r3, #28]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800282e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6911      	ldr	r1, [r2, #16]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68d2      	ldr	r2, [r2, #12]
 800283a:	4311      	orrs	r1, r2
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	430b      	orrs	r3, r1
 8002842:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695a      	ldr	r2, [r3, #20]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	000186a0 	.word	0x000186a0
 800289c:	001e847f 	.word	0x001e847f
 80028a0:	003d08ff 	.word	0x003d08ff
 80028a4:	431bde83 	.word	0x431bde83
 80028a8:	10624dd3 	.word	0x10624dd3

080028ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af02      	add	r7, sp, #8
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	461a      	mov	r2, r3
 80028b8:	460b      	mov	r3, r1
 80028ba:	817b      	strh	r3, [r7, #10]
 80028bc:	4613      	mov	r3, r2
 80028be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028c0:	f7ff fc24 	bl	800210c <HAL_GetTick>
 80028c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	f040 80e0 	bne.w	8002a94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	2319      	movs	r3, #25
 80028da:	2201      	movs	r2, #1
 80028dc:	4970      	ldr	r1, [pc, #448]	@ (8002aa0 <HAL_I2C_Master_Transmit+0x1f4>)
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 fc64 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
 80028ec:	e0d3      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_I2C_Master_Transmit+0x50>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e0cc      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b01      	cmp	r3, #1
 8002910:	d007      	beq.n	8002922 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0201 	orr.w	r2, r2, #1
 8002920:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002930:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2221      	movs	r2, #33	@ 0x21
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2210      	movs	r2, #16
 800293e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	893a      	ldrh	r2, [r7, #8]
 8002952:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	4a50      	ldr	r2, [pc, #320]	@ (8002aa4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002962:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002964:	8979      	ldrh	r1, [r7, #10]
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	6a3a      	ldr	r2, [r7, #32]
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 face 	bl	8002f0c <I2C_MasterRequestWrite>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e08d      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800297a:	2300      	movs	r3, #0
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002990:	e066      	b.n	8002a60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	6a39      	ldr	r1, [r7, #32]
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 fd22 	bl	80033e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00d      	beq.n	80029be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d107      	bne.n	80029ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e06b      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d8:	b29b      	uxth	r3, r3
 80029da:	3b01      	subs	r3, #1
 80029dc:	b29a      	uxth	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d11b      	bne.n	8002a34 <HAL_I2C_Master_Transmit+0x188>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d017      	beq.n	8002a34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a08:	781a      	ldrb	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	6a39      	ldr	r1, [r7, #32]
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 fd19 	bl	8003470 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00d      	beq.n	8002a60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	2b04      	cmp	r3, #4
 8002a4a:	d107      	bne.n	8002a5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e01a      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d194      	bne.n	8002992 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a90:	2300      	movs	r3, #0
 8002a92:	e000      	b.n	8002a96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a94:	2302      	movs	r3, #2
  }
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	00100002 	.word	0x00100002
 8002aa4:	ffff0000 	.word	0xffff0000

08002aa8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08c      	sub	sp, #48	@ 0x30
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	817b      	strh	r3, [r7, #10]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002abc:	f7ff fb26 	bl	800210c <HAL_GetTick>
 8002ac0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b20      	cmp	r3, #32
 8002acc:	f040 8217 	bne.w	8002efe <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	2319      	movs	r3, #25
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	497c      	ldr	r1, [pc, #496]	@ (8002ccc <HAL_I2C_Master_Receive+0x224>)
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 fb66 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e20a      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_I2C_Master_Receive+0x50>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e203      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d007      	beq.n	8002b1e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f042 0201 	orr.w	r2, r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2222      	movs	r2, #34	@ 0x22
 8002b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2210      	movs	r2, #16
 8002b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	893a      	ldrh	r2, [r7, #8]
 8002b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4a5c      	ldr	r2, [pc, #368]	@ (8002cd0 <HAL_I2C_Master_Receive+0x228>)
 8002b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b60:	8979      	ldrh	r1, [r7, #10]
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 fa52 	bl	8003010 <I2C_MasterRequestRead>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e1c4      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d113      	bne.n	8002ba6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b7e:	2300      	movs	r3, #0
 8002b80:	623b      	str	r3, [r7, #32]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	623b      	str	r3, [r7, #32]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	623b      	str	r3, [r7, #32]
 8002b92:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	e198      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d11b      	bne.n	8002be6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	61fb      	str	r3, [r7, #28]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	e178      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d11b      	bne.n	8002c26 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bfc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61bb      	str	r3, [r7, #24]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	61bb      	str	r3, [r7, #24]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	e158      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002c34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	617b      	str	r3, [r7, #20]
 8002c4a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c4c:	e144      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	f200 80f1 	bhi.w	8002e3a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d123      	bne.n	8002ca8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c62:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f000 fc4b 	bl	8003500 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e145      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691a      	ldr	r2, [r3, #16]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7e:	b2d2      	uxtb	r2, r2
 8002c80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ca6:	e117      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d14e      	bne.n	8002d4e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	4906      	ldr	r1, [pc, #24]	@ (8002cd4 <HAL_I2C_Master_Receive+0x22c>)
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 fa76 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d008      	beq.n	8002cd8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e11a      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
 8002cca:	bf00      	nop
 8002ccc:	00100002 	.word	0x00100002
 8002cd0:	ffff0000 	.word	0xffff0000
 8002cd4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ce6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691a      	ldr	r2, [r3, #16]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	691a      	ldr	r2, [r3, #16]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d36:	3b01      	subs	r3, #1
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3b01      	subs	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d4c:	e0c4      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d54:	2200      	movs	r2, #0
 8002d56:	496c      	ldr	r1, [pc, #432]	@ (8002f08 <HAL_I2C_Master_Receive+0x460>)
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 fa27 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0cb      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691a      	ldr	r2, [r3, #16]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db0:	2200      	movs	r2, #0
 8002db2:	4955      	ldr	r1, [pc, #340]	@ (8002f08 <HAL_I2C_Master_Receive+0x460>)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f9f9 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e09d      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	b2d2      	uxtb	r2, r2
 8002e12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e38:	e04e      	b.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 fb5e 	bl	8003500 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e058      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	1c5a      	adds	r2, r3, #1
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	d124      	bne.n	8002ed8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e92:	2b03      	cmp	r3, #3
 8002e94:	d107      	bne.n	8002ea6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ea4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	691a      	ldr	r2, [r3, #16]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f47f aeb6 	bne.w	8002c4e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	e000      	b.n	8002f00 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002efe:	2302      	movs	r3, #2
  }
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3728      	adds	r7, #40	@ 0x28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	00010004 	.word	0x00010004

08002f0c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	607a      	str	r2, [r7, #4]
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f20:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d006      	beq.n	8002f36 <I2C_MasterRequestWrite+0x2a>
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d003      	beq.n	8002f36 <I2C_MasterRequestWrite+0x2a>
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f34:	d108      	bne.n	8002f48 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	e00b      	b.n	8002f60 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4c:	2b12      	cmp	r3, #18
 8002f4e:	d107      	bne.n	8002f60 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 f91d 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00d      	beq.n	8002f94 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f86:	d103      	bne.n	8002f90 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e035      	b.n	8003000 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f9c:	d108      	bne.n	8002fb0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f9e:	897b      	ldrh	r3, [r7, #10]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fac:	611a      	str	r2, [r3, #16]
 8002fae:	e01b      	b.n	8002fe8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fb0:	897b      	ldrh	r3, [r7, #10]
 8002fb2:	11db      	asrs	r3, r3, #7
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	f003 0306 	and.w	r3, r3, #6
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f063 030f 	orn	r3, r3, #15
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	490e      	ldr	r1, [pc, #56]	@ (8003008 <I2C_MasterRequestWrite+0xfc>)
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f966 	bl	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e010      	b.n	8003000 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fde:	897b      	ldrh	r3, [r7, #10]
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	4907      	ldr	r1, [pc, #28]	@ (800300c <I2C_MasterRequestWrite+0x100>)
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 f956 	bl	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	00010008 	.word	0x00010008
 800300c:	00010002 	.word	0x00010002

08003010 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b088      	sub	sp, #32
 8003014:	af02      	add	r7, sp, #8
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	607a      	str	r2, [r7, #4]
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	460b      	mov	r3, r1
 800301e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003034:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2b08      	cmp	r3, #8
 800303a:	d006      	beq.n	800304a <I2C_MasterRequestRead+0x3a>
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d003      	beq.n	800304a <I2C_MasterRequestRead+0x3a>
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003048:	d108      	bne.n	800305c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	e00b      	b.n	8003074 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	2b11      	cmp	r3, #17
 8003062:	d107      	bne.n	8003074 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003072:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 f893 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00d      	beq.n	80030a8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800309a:	d103      	bne.n	80030a4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e079      	b.n	800319c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030b0:	d108      	bne.n	80030c4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80030b2:	897b      	ldrh	r3, [r7, #10]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	611a      	str	r2, [r3, #16]
 80030c2:	e05f      	b.n	8003184 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80030c4:	897b      	ldrh	r3, [r7, #10]
 80030c6:	11db      	asrs	r3, r3, #7
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	f003 0306 	and.w	r3, r3, #6
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	f063 030f 	orn	r3, r3, #15
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	4930      	ldr	r1, [pc, #192]	@ (80031a4 <I2C_MasterRequestRead+0x194>)
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f000 f8dc 	bl	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e054      	b.n	800319c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030f2:	897b      	ldrh	r3, [r7, #10]
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	4929      	ldr	r1, [pc, #164]	@ (80031a8 <I2C_MasterRequestRead+0x198>)
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f000 f8cc 	bl	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e044      	b.n	800319c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003112:	2300      	movs	r3, #0
 8003114:	613b      	str	r3, [r7, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003136:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f000 f831 	bl	80031ac <I2C_WaitOnFlagUntilTimeout>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00d      	beq.n	800316c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800315e:	d103      	bne.n	8003168 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003166:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e017      	b.n	800319c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800316c:	897b      	ldrh	r3, [r7, #10]
 800316e:	11db      	asrs	r3, r3, #7
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f003 0306 	and.w	r3, r3, #6
 8003176:	b2db      	uxtb	r3, r3
 8003178:	f063 030e 	orn	r3, r3, #14
 800317c:	b2da      	uxtb	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4907      	ldr	r1, [pc, #28]	@ (80031a8 <I2C_MasterRequestRead+0x198>)
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 f888 	bl	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	00010008 	.word	0x00010008
 80031a8:	00010002 	.word	0x00010002

080031ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	603b      	str	r3, [r7, #0]
 80031b8:	4613      	mov	r3, r2
 80031ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031bc:	e048      	b.n	8003250 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c4:	d044      	beq.n	8003250 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe ffa1 	bl	800210c <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d139      	bne.n	8003250 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	0c1b      	lsrs	r3, r3, #16
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d10d      	bne.n	8003202 <I2C_WaitOnFlagUntilTimeout+0x56>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	43da      	mvns	r2, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	4013      	ands	r3, r2
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	461a      	mov	r2, r3
 8003200:	e00c      	b.n	800321c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	43da      	mvns	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	4013      	ands	r3, r2
 800320e:	b29b      	uxth	r3, r3
 8003210:	2b00      	cmp	r3, #0
 8003212:	bf0c      	ite	eq
 8003214:	2301      	moveq	r3, #1
 8003216:	2300      	movne	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	461a      	mov	r2, r3
 800321c:	79fb      	ldrb	r3, [r7, #7]
 800321e:	429a      	cmp	r2, r3
 8003220:	d116      	bne.n	8003250 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	f043 0220 	orr.w	r2, r3, #32
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e023      	b.n	8003298 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	0c1b      	lsrs	r3, r3, #16
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b01      	cmp	r3, #1
 8003258:	d10d      	bne.n	8003276 <I2C_WaitOnFlagUntilTimeout+0xca>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	43da      	mvns	r2, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	4013      	ands	r3, r2
 8003266:	b29b      	uxth	r3, r3
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf0c      	ite	eq
 800326c:	2301      	moveq	r3, #1
 800326e:	2300      	movne	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	e00c      	b.n	8003290 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	43da      	mvns	r2, r3
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	4013      	ands	r3, r2
 8003282:	b29b      	uxth	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	461a      	mov	r2, r3
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	429a      	cmp	r2, r3
 8003294:	d093      	beq.n	80031be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
 80032ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032ae:	e071      	b.n	8003394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032be:	d123      	bne.n	8003308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	f043 0204 	orr.w	r2, r3, #4
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e067      	b.n	80033d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330e:	d041      	beq.n	8003394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003310:	f7fe fefc 	bl	800210c <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	429a      	cmp	r2, r3
 800331e:	d302      	bcc.n	8003326 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d136      	bne.n	8003394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	0c1b      	lsrs	r3, r3, #16
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d10c      	bne.n	800334a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	43da      	mvns	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	4013      	ands	r3, r2
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	bf14      	ite	ne
 8003342:	2301      	movne	r3, #1
 8003344:	2300      	moveq	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	e00b      	b.n	8003362 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	43da      	mvns	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	4013      	ands	r3, r2
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf14      	ite	ne
 800335c:	2301      	movne	r3, #1
 800335e:	2300      	moveq	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d016      	beq.n	8003394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2220      	movs	r2, #32
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003380:	f043 0220 	orr.w	r2, r3, #32
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e021      	b.n	80033d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	0c1b      	lsrs	r3, r3, #16
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b01      	cmp	r3, #1
 800339c:	d10c      	bne.n	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	43da      	mvns	r2, r3
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4013      	ands	r3, r2
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	bf14      	ite	ne
 80033b0:	2301      	movne	r3, #1
 80033b2:	2300      	moveq	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	e00b      	b.n	80033d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	4013      	ands	r3, r2
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bf14      	ite	ne
 80033ca:	2301      	movne	r3, #1
 80033cc:	2300      	moveq	r3, #0
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f47f af6d 	bne.w	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033ec:	e034      	b.n	8003458 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 f8e3 	bl	80035ba <I2C_IsAcknowledgeFailed>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e034      	b.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003404:	d028      	beq.n	8003458 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003406:	f7fe fe81 	bl	800210c <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	429a      	cmp	r2, r3
 8003414:	d302      	bcc.n	800341c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d11d      	bne.n	8003458 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003426:	2b80      	cmp	r3, #128	@ 0x80
 8003428:	d016      	beq.n	8003458 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003444:	f043 0220 	orr.w	r2, r3, #32
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e007      	b.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003462:	2b80      	cmp	r3, #128	@ 0x80
 8003464:	d1c3      	bne.n	80033ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800347c:	e034      	b.n	80034e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 f89b 	bl	80035ba <I2C_IsAcknowledgeFailed>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e034      	b.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003494:	d028      	beq.n	80034e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003496:	f7fe fe39 	bl	800210c <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d302      	bcc.n	80034ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d11d      	bne.n	80034e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d016      	beq.n	80034e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e007      	b.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f003 0304 	and.w	r3, r3, #4
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d1c3      	bne.n	800347e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800350c:	e049      	b.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f003 0310 	and.w	r3, r3, #16
 8003518:	2b10      	cmp	r3, #16
 800351a:	d119      	bne.n	8003550 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f06f 0210 	mvn.w	r2, #16
 8003524:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e030      	b.n	80035b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003550:	f7fe fddc 	bl	800210c <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	429a      	cmp	r2, r3
 800355e:	d302      	bcc.n	8003566 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d11d      	bne.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003570:	2b40      	cmp	r3, #64	@ 0x40
 8003572:	d016      	beq.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f043 0220 	orr.w	r2, r3, #32
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e007      	b.n	80035b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ac:	2b40      	cmp	r3, #64	@ 0x40
 80035ae:	d1ae      	bne.n	800350e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d0:	d11b      	bne.n	800360a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80035da:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e267      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d075      	beq.n	8003722 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003636:	4b88      	ldr	r3, [pc, #544]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
 800363e:	2b04      	cmp	r3, #4
 8003640:	d00c      	beq.n	800365c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003642:	4b85      	ldr	r3, [pc, #532]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800364a:	2b08      	cmp	r3, #8
 800364c:	d112      	bne.n	8003674 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800364e:	4b82      	ldr	r3, [pc, #520]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003656:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800365a:	d10b      	bne.n	8003674 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800365c:	4b7e      	ldr	r3, [pc, #504]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d05b      	beq.n	8003720 <HAL_RCC_OscConfig+0x108>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d157      	bne.n	8003720 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e242      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800367c:	d106      	bne.n	800368c <HAL_RCC_OscConfig+0x74>
 800367e:	4b76      	ldr	r3, [pc, #472]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a75      	ldr	r2, [pc, #468]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003688:	6013      	str	r3, [r2, #0]
 800368a:	e01d      	b.n	80036c8 <HAL_RCC_OscConfig+0xb0>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003694:	d10c      	bne.n	80036b0 <HAL_RCC_OscConfig+0x98>
 8003696:	4b70      	ldr	r3, [pc, #448]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a6f      	ldr	r2, [pc, #444]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800369c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a6c      	ldr	r2, [pc, #432]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ac:	6013      	str	r3, [r2, #0]
 80036ae:	e00b      	b.n	80036c8 <HAL_RCC_OscConfig+0xb0>
 80036b0:	4b69      	ldr	r3, [pc, #420]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a68      	ldr	r2, [pc, #416]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	4b66      	ldr	r3, [pc, #408]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a65      	ldr	r2, [pc, #404]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d013      	beq.n	80036f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d0:	f7fe fd1c 	bl	800210c <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d8:	f7fe fd18 	bl	800210c <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b64      	cmp	r3, #100	@ 0x64
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e207      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	4b5b      	ldr	r3, [pc, #364]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0xc0>
 80036f6:	e014      	b.n	8003722 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fe fd08 	bl	800210c <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003700:	f7fe fd04 	bl	800210c <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	@ 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e1f3      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003712:	4b51      	ldr	r3, [pc, #324]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f0      	bne.n	8003700 <HAL_RCC_OscConfig+0xe8>
 800371e:	e000      	b.n	8003722 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d063      	beq.n	80037f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800372e:	4b4a      	ldr	r3, [pc, #296]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00b      	beq.n	8003752 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800373a:	4b47      	ldr	r3, [pc, #284]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003742:	2b08      	cmp	r3, #8
 8003744:	d11c      	bne.n	8003780 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003746:	4b44      	ldr	r3, [pc, #272]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d116      	bne.n	8003780 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003752:	4b41      	ldr	r3, [pc, #260]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d005      	beq.n	800376a <HAL_RCC_OscConfig+0x152>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d001      	beq.n	800376a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e1c7      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376a:	4b3b      	ldr	r3, [pc, #236]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	4937      	ldr	r1, [pc, #220]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800377a:	4313      	orrs	r3, r2
 800377c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377e:	e03a      	b.n	80037f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d020      	beq.n	80037ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003788:	4b34      	ldr	r3, [pc, #208]	@ (800385c <HAL_RCC_OscConfig+0x244>)
 800378a:	2201      	movs	r2, #1
 800378c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378e:	f7fe fcbd 	bl	800210c <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003796:	f7fe fcb9 	bl	800210c <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e1a8      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f0      	beq.n	8003796 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b28      	ldr	r3, [pc, #160]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	4925      	ldr	r1, [pc, #148]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e015      	b.n	80037f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ca:	4b24      	ldr	r3, [pc, #144]	@ (800385c <HAL_RCC_OscConfig+0x244>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d0:	f7fe fc9c 	bl	800210c <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d8:	f7fe fc98 	bl	800210c <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e187      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d036      	beq.n	8003870 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d016      	beq.n	8003838 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800380a:	4b15      	ldr	r3, [pc, #84]	@ (8003860 <HAL_RCC_OscConfig+0x248>)
 800380c:	2201      	movs	r2, #1
 800380e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fe fc7c 	bl	800210c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003818:	f7fe fc78 	bl	800210c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e167      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <HAL_RCC_OscConfig+0x240>)
 800382c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x200>
 8003836:	e01b      	b.n	8003870 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003838:	4b09      	ldr	r3, [pc, #36]	@ (8003860 <HAL_RCC_OscConfig+0x248>)
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383e:	f7fe fc65 	bl	800210c <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003844:	e00e      	b.n	8003864 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003846:	f7fe fc61 	bl	800210c <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d907      	bls.n	8003864 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e150      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
 8003858:	40023800 	.word	0x40023800
 800385c:	42470000 	.word	0x42470000
 8003860:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003864:	4b88      	ldr	r3, [pc, #544]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1ea      	bne.n	8003846 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8097 	beq.w	80039ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800387e:	2300      	movs	r3, #0
 8003880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003882:	4b81      	ldr	r3, [pc, #516]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10f      	bne.n	80038ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	60bb      	str	r3, [r7, #8]
 8003892:	4b7d      	ldr	r3, [pc, #500]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	4a7c      	ldr	r2, [pc, #496]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800389c:	6413      	str	r3, [r2, #64]	@ 0x40
 800389e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a6:	60bb      	str	r3, [r7, #8]
 80038a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038aa:	2301      	movs	r3, #1
 80038ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ae:	4b77      	ldr	r3, [pc, #476]	@ (8003a8c <HAL_RCC_OscConfig+0x474>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d118      	bne.n	80038ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ba:	4b74      	ldr	r3, [pc, #464]	@ (8003a8c <HAL_RCC_OscConfig+0x474>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a73      	ldr	r2, [pc, #460]	@ (8003a8c <HAL_RCC_OscConfig+0x474>)
 80038c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038c6:	f7fe fc21 	bl	800210c <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ce:	f7fe fc1d 	bl	800210c <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e10c      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e0:	4b6a      	ldr	r3, [pc, #424]	@ (8003a8c <HAL_RCC_OscConfig+0x474>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d106      	bne.n	8003902 <HAL_RCC_OscConfig+0x2ea>
 80038f4:	4b64      	ldr	r3, [pc, #400]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80038f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f8:	4a63      	ldr	r2, [pc, #396]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80038fa:	f043 0301 	orr.w	r3, r3, #1
 80038fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003900:	e01c      	b.n	800393c <HAL_RCC_OscConfig+0x324>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	2b05      	cmp	r3, #5
 8003908:	d10c      	bne.n	8003924 <HAL_RCC_OscConfig+0x30c>
 800390a:	4b5f      	ldr	r3, [pc, #380]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 800390c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390e:	4a5e      	ldr	r2, [pc, #376]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003910:	f043 0304 	orr.w	r3, r3, #4
 8003914:	6713      	str	r3, [r2, #112]	@ 0x70
 8003916:	4b5c      	ldr	r3, [pc, #368]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800391a:	4a5b      	ldr	r2, [pc, #364]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	6713      	str	r3, [r2, #112]	@ 0x70
 8003922:	e00b      	b.n	800393c <HAL_RCC_OscConfig+0x324>
 8003924:	4b58      	ldr	r3, [pc, #352]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003928:	4a57      	ldr	r2, [pc, #348]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 800392a:	f023 0301 	bic.w	r3, r3, #1
 800392e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003930:	4b55      	ldr	r3, [pc, #340]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003934:	4a54      	ldr	r2, [pc, #336]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003936:	f023 0304 	bic.w	r3, r3, #4
 800393a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d015      	beq.n	8003970 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003944:	f7fe fbe2 	bl	800210c <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394a:	e00a      	b.n	8003962 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394c:	f7fe fbde 	bl	800210c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395a:	4293      	cmp	r3, r2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e0cb      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003962:	4b49      	ldr	r3, [pc, #292]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0ee      	beq.n	800394c <HAL_RCC_OscConfig+0x334>
 800396e:	e014      	b.n	800399a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003970:	f7fe fbcc 	bl	800210c <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003976:	e00a      	b.n	800398e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003978:	f7fe fbc8 	bl	800210c <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003986:	4293      	cmp	r3, r2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e0b5      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1ee      	bne.n	8003978 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d105      	bne.n	80039ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a0:	4b39      	ldr	r3, [pc, #228]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	4a38      	ldr	r2, [pc, #224]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80039a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 80a1 	beq.w	8003af8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039b6:	4b34      	ldr	r3, [pc, #208]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d05c      	beq.n	8003a7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d141      	bne.n	8003a4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ca:	4b31      	ldr	r3, [pc, #196]	@ (8003a90 <HAL_RCC_OscConfig+0x478>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d0:	f7fe fb9c 	bl	800210c <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d8:	f7fe fb98 	bl	800210c <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e087      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	4b27      	ldr	r3, [pc, #156]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69da      	ldr	r2, [r3, #28]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	019b      	lsls	r3, r3, #6
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	085b      	lsrs	r3, r3, #1
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	041b      	lsls	r3, r3, #16
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a18:	061b      	lsls	r3, r3, #24
 8003a1a:	491b      	ldr	r1, [pc, #108]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a20:	4b1b      	ldr	r3, [pc, #108]	@ (8003a90 <HAL_RCC_OscConfig+0x478>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a26:	f7fe fb71 	bl	800210c <HAL_GetTick>
 8003a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2e:	f7fe fb6d 	bl	800210c <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e05c      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a40:	4b11      	ldr	r3, [pc, #68]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0f0      	beq.n	8003a2e <HAL_RCC_OscConfig+0x416>
 8003a4c:	e054      	b.n	8003af8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4e:	4b10      	ldr	r3, [pc, #64]	@ (8003a90 <HAL_RCC_OscConfig+0x478>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a54:	f7fe fb5a 	bl	800210c <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a5c:	f7fe fb56 	bl	800210c <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e045      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6e:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <HAL_RCC_OscConfig+0x470>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCC_OscConfig+0x444>
 8003a7a:	e03d      	b.n	8003af8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d107      	bne.n	8003a94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e038      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40007000 	.word	0x40007000
 8003a90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a94:	4b1b      	ldr	r3, [pc, #108]	@ (8003b04 <HAL_RCC_OscConfig+0x4ec>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d028      	beq.n	8003af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d121      	bne.n	8003af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d11a      	bne.n	8003af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003aca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d111      	bne.n	8003af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ada:	085b      	lsrs	r3, r3, #1
 8003adc:	3b01      	subs	r3, #1
 8003ade:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d107      	bne.n	8003af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d001      	beq.n	8003af8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e000      	b.n	8003afa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40023800 	.word	0x40023800

08003b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0cc      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b1c:	4b68      	ldr	r3, [pc, #416]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0307 	and.w	r3, r3, #7
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d90c      	bls.n	8003b44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2a:	4b65      	ldr	r3, [pc, #404]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b32:	4b63      	ldr	r3, [pc, #396]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d001      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0b8      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d020      	beq.n	8003b92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d005      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b5c:	4b59      	ldr	r3, [pc, #356]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	4a58      	ldr	r2, [pc, #352]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d005      	beq.n	8003b80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b74:	4b53      	ldr	r3, [pc, #332]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	4a52      	ldr	r2, [pc, #328]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b80:	4b50      	ldr	r3, [pc, #320]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	494d      	ldr	r1, [pc, #308]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d044      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d107      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba6:	4b47      	ldr	r3, [pc, #284]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d119      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e07f      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d003      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d107      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d109      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e06f      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e067      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be6:	4b37      	ldr	r3, [pc, #220]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f023 0203 	bic.w	r2, r3, #3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	4934      	ldr	r1, [pc, #208]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bf8:	f7fe fa88 	bl	800210c <HAL_GetTick>
 8003bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c00:	f7fe fa84 	bl	800210c <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e04f      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c16:	4b2b      	ldr	r3, [pc, #172]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 020c 	and.w	r2, r3, #12
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d1eb      	bne.n	8003c00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c28:	4b25      	ldr	r3, [pc, #148]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d20c      	bcs.n	8003c50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c36:	4b22      	ldr	r3, [pc, #136]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	b2d2      	uxtb	r2, r2
 8003c3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3e:	4b20      	ldr	r3, [pc, #128]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d001      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e032      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c5c:	4b19      	ldr	r3, [pc, #100]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	4916      	ldr	r1, [pc, #88]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d009      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c7a:	4b12      	ldr	r3, [pc, #72]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	490e      	ldr	r1, [pc, #56]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c8e:	f000 f821 	bl	8003cd4 <HAL_RCC_GetSysClockFreq>
 8003c92:	4602      	mov	r2, r0
 8003c94:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	091b      	lsrs	r3, r3, #4
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	490a      	ldr	r1, [pc, #40]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003ca0:	5ccb      	ldrb	r3, [r1, r3]
 8003ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca6:	4a09      	ldr	r2, [pc, #36]	@ (8003ccc <HAL_RCC_ClockConfig+0x1c4>)
 8003ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003caa:	4b09      	ldr	r3, [pc, #36]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe f874 	bl	8001d9c <HAL_InitTick>

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	40023c00 	.word	0x40023c00
 8003cc4:	40023800 	.word	0x40023800
 8003cc8:	0800b7b4 	.word	0x0800b7b4
 8003ccc:	20000000 	.word	0x20000000
 8003cd0:	20000004 	.word	0x20000004

08003cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cd8:	b090      	sub	sp, #64	@ 0x40
 8003cda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cec:	4b59      	ldr	r3, [pc, #356]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 030c 	and.w	r3, r3, #12
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d00d      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0x40>
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	f200 80a1 	bhi.w	8003e40 <HAL_RCC_GetSysClockFreq+0x16c>
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_RCC_GetSysClockFreq+0x34>
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d003      	beq.n	8003d0e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d06:	e09b      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d08:	4b53      	ldr	r3, [pc, #332]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d0c:	e09b      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d0e:	4b53      	ldr	r3, [pc, #332]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d12:	e098      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d14:	4b4f      	ldr	r3, [pc, #316]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d1e:	4b4d      	ldr	r3, [pc, #308]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d028      	beq.n	8003d7c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	099b      	lsrs	r3, r3, #6
 8003d30:	2200      	movs	r2, #0
 8003d32:	623b      	str	r3, [r7, #32]
 8003d34:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4b47      	ldr	r3, [pc, #284]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d40:	fb03 f201 	mul.w	r2, r3, r1
 8003d44:	2300      	movs	r3, #0
 8003d46:	fb00 f303 	mul.w	r3, r0, r3
 8003d4a:	4413      	add	r3, r2
 8003d4c:	4a43      	ldr	r2, [pc, #268]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d4e:	fba0 1202 	umull	r1, r2, r0, r2
 8003d52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d54:	460a      	mov	r2, r1
 8003d56:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d5a:	4413      	add	r3, r2
 8003d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d60:	2200      	movs	r2, #0
 8003d62:	61bb      	str	r3, [r7, #24]
 8003d64:	61fa      	str	r2, [r7, #28]
 8003d66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d6e:	f7fc ff93 	bl	8000c98 <__aeabi_uldivmod>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	4613      	mov	r3, r2
 8003d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d7a:	e053      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d7c:	4b35      	ldr	r3, [pc, #212]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	099b      	lsrs	r3, r3, #6
 8003d82:	2200      	movs	r2, #0
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	617a      	str	r2, [r7, #20]
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d8e:	f04f 0b00 	mov.w	fp, #0
 8003d92:	4652      	mov	r2, sl
 8003d94:	465b      	mov	r3, fp
 8003d96:	f04f 0000 	mov.w	r0, #0
 8003d9a:	f04f 0100 	mov.w	r1, #0
 8003d9e:	0159      	lsls	r1, r3, #5
 8003da0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003da4:	0150      	lsls	r0, r2, #5
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	ebb2 080a 	subs.w	r8, r2, sl
 8003dae:	eb63 090b 	sbc.w	r9, r3, fp
 8003db2:	f04f 0200 	mov.w	r2, #0
 8003db6:	f04f 0300 	mov.w	r3, #0
 8003dba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003dbe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003dc2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003dc6:	ebb2 0408 	subs.w	r4, r2, r8
 8003dca:	eb63 0509 	sbc.w	r5, r3, r9
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	00eb      	lsls	r3, r5, #3
 8003dd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ddc:	00e2      	lsls	r2, r4, #3
 8003dde:	4614      	mov	r4, r2
 8003de0:	461d      	mov	r5, r3
 8003de2:	eb14 030a 	adds.w	r3, r4, sl
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	eb45 030b 	adc.w	r3, r5, fp
 8003dec:	607b      	str	r3, [r7, #4]
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dfa:	4629      	mov	r1, r5
 8003dfc:	028b      	lsls	r3, r1, #10
 8003dfe:	4621      	mov	r1, r4
 8003e00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e04:	4621      	mov	r1, r4
 8003e06:	028a      	lsls	r2, r1, #10
 8003e08:	4610      	mov	r0, r2
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	60fa      	str	r2, [r7, #12]
 8003e14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e18:	f7fc ff3e 	bl	8000c98 <__aeabi_uldivmod>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4613      	mov	r3, r2
 8003e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e24:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	0c1b      	lsrs	r3, r3, #16
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003e34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e3e:	e002      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e40:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3740      	adds	r7, #64	@ 0x40
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e52:	bf00      	nop
 8003e54:	40023800 	.word	0x40023800
 8003e58:	00f42400 	.word	0x00f42400
 8003e5c:	017d7840 	.word	0x017d7840

08003e60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e64:	4b03      	ldr	r3, [pc, #12]	@ (8003e74 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e66:	681b      	ldr	r3, [r3, #0]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	20000000 	.word	0x20000000

08003e78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e7c:	f7ff fff0 	bl	8003e60 <HAL_RCC_GetHCLKFreq>
 8003e80:	4602      	mov	r2, r0
 8003e82:	4b05      	ldr	r3, [pc, #20]	@ (8003e98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	0a9b      	lsrs	r3, r3, #10
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	4903      	ldr	r1, [pc, #12]	@ (8003e9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e8e:	5ccb      	ldrb	r3, [r1, r3]
 8003e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	0800b7c4 	.word	0x0800b7c4

08003ea0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ea4:	f7ff ffdc 	bl	8003e60 <HAL_RCC_GetHCLKFreq>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	0b5b      	lsrs	r3, r3, #13
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	4903      	ldr	r1, [pc, #12]	@ (8003ec4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eb6:	5ccb      	ldrb	r3, [r1, r3]
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	0800b7c4 	.word	0x0800b7c4

08003ec8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	220f      	movs	r2, #15
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ed8:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 0203 	and.w	r2, r3, #3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003efc:	4b09      	ldr	r3, [pc, #36]	@ (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	08db      	lsrs	r3, r3, #3
 8003f02:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003f0a:	4b07      	ldr	r3, [pc, #28]	@ (8003f28 <HAL_RCC_GetClockConfig+0x60>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0207 	and.w	r2, r3, #7
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	601a      	str	r2, [r3, #0]
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40023c00 	.word	0x40023c00

08003f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e041      	b.n	8003fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d106      	bne.n	8003f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fd fe78 	bl	8001c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3304      	adds	r3, #4
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	f000 fd3c 	bl	80049e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d001      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e044      	b.n	800406e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0201 	orr.w	r2, r2, #1
 8003ffa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a1e      	ldr	r2, [pc, #120]	@ (800407c <HAL_TIM_Base_Start_IT+0xb0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d018      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800400e:	d013      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a1a      	ldr	r2, [pc, #104]	@ (8004080 <HAL_TIM_Base_Start_IT+0xb4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00e      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a19      	ldr	r2, [pc, #100]	@ (8004084 <HAL_TIM_Base_Start_IT+0xb8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d009      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a17      	ldr	r2, [pc, #92]	@ (8004088 <HAL_TIM_Base_Start_IT+0xbc>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d004      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a16      	ldr	r2, [pc, #88]	@ (800408c <HAL_TIM_Base_Start_IT+0xc0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d111      	bne.n	800405c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b06      	cmp	r3, #6
 8004048:	d010      	beq.n	800406c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0201 	orr.w	r2, r2, #1
 8004058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405a:	e007      	b.n	800406c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40010000 	.word	0x40010000
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800
 8004088:	40000c00 	.word	0x40000c00
 800408c:	40014000 	.word	0x40014000

08004090 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e041      	b.n	8004126 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f839 	bl	800412e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3304      	adds	r3, #4
 80040cc:	4619      	mov	r1, r3
 80040ce:	4610      	mov	r0, r2
 80040d0:	f000 fc8a 	bl	80049e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800412e:	b480      	push	{r7}
 8004130:	b083      	sub	sp, #12
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
	...

08004144 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d109      	bne.n	800416c <HAL_TIM_PWM_Start_IT+0x28>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	bf14      	ite	ne
 8004164:	2301      	movne	r3, #1
 8004166:	2300      	moveq	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	e022      	b.n	80041b2 <HAL_TIM_PWM_Start_IT+0x6e>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	2b04      	cmp	r3, #4
 8004170:	d109      	bne.n	8004186 <HAL_TIM_PWM_Start_IT+0x42>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	bf14      	ite	ne
 800417e:	2301      	movne	r3, #1
 8004180:	2300      	moveq	r3, #0
 8004182:	b2db      	uxtb	r3, r3
 8004184:	e015      	b.n	80041b2 <HAL_TIM_PWM_Start_IT+0x6e>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b08      	cmp	r3, #8
 800418a:	d109      	bne.n	80041a0 <HAL_TIM_PWM_Start_IT+0x5c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	bf14      	ite	ne
 8004198:	2301      	movne	r3, #1
 800419a:	2300      	moveq	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	e008      	b.n	80041b2 <HAL_TIM_PWM_Start_IT+0x6e>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	bf14      	ite	ne
 80041ac:	2301      	movne	r3, #1
 80041ae:	2300      	moveq	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e0b3      	b.n	8004322 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d104      	bne.n	80041ca <HAL_TIM_PWM_Start_IT+0x86>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041c8:	e013      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0xae>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	d104      	bne.n	80041da <HAL_TIM_PWM_Start_IT+0x96>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041d8:	e00b      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0xae>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d104      	bne.n	80041ea <HAL_TIM_PWM_Start_IT+0xa6>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041e8:	e003      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0xae>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2202      	movs	r2, #2
 80041ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b0c      	cmp	r3, #12
 80041f6:	d841      	bhi.n	800427c <HAL_TIM_PWM_Start_IT+0x138>
 80041f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004200 <HAL_TIM_PWM_Start_IT+0xbc>)
 80041fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fe:	bf00      	nop
 8004200:	08004235 	.word	0x08004235
 8004204:	0800427d 	.word	0x0800427d
 8004208:	0800427d 	.word	0x0800427d
 800420c:	0800427d 	.word	0x0800427d
 8004210:	08004247 	.word	0x08004247
 8004214:	0800427d 	.word	0x0800427d
 8004218:	0800427d 	.word	0x0800427d
 800421c:	0800427d 	.word	0x0800427d
 8004220:	08004259 	.word	0x08004259
 8004224:	0800427d 	.word	0x0800427d
 8004228:	0800427d 	.word	0x0800427d
 800422c:	0800427d 	.word	0x0800427d
 8004230:	0800426b 	.word	0x0800426b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0202 	orr.w	r2, r2, #2
 8004242:	60da      	str	r2, [r3, #12]
      break;
 8004244:	e01d      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68da      	ldr	r2, [r3, #12]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f042 0204 	orr.w	r2, r2, #4
 8004254:	60da      	str	r2, [r3, #12]
      break;
 8004256:	e014      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0208 	orr.w	r2, r2, #8
 8004266:	60da      	str	r2, [r3, #12]
      break;
 8004268:	e00b      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0210 	orr.w	r2, r2, #16
 8004278:	60da      	str	r2, [r3, #12]
      break;
 800427a:	e002      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      break;
 8004280:	bf00      	nop
  }

  if (status == HAL_OK)
 8004282:	7bfb      	ldrb	r3, [r7, #15]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d14b      	bne.n	8004320 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2201      	movs	r2, #1
 800428e:	6839      	ldr	r1, [r7, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fe55 	bl	8004f40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a24      	ldr	r2, [pc, #144]	@ (800432c <HAL_TIM_PWM_Start_IT+0x1e8>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d107      	bne.n	80042b0 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a1d      	ldr	r2, [pc, #116]	@ (800432c <HAL_TIM_PWM_Start_IT+0x1e8>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d018      	beq.n	80042ec <HAL_TIM_PWM_Start_IT+0x1a8>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c2:	d013      	beq.n	80042ec <HAL_TIM_PWM_Start_IT+0x1a8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a19      	ldr	r2, [pc, #100]	@ (8004330 <HAL_TIM_PWM_Start_IT+0x1ec>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d00e      	beq.n	80042ec <HAL_TIM_PWM_Start_IT+0x1a8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a18      	ldr	r2, [pc, #96]	@ (8004334 <HAL_TIM_PWM_Start_IT+0x1f0>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d009      	beq.n	80042ec <HAL_TIM_PWM_Start_IT+0x1a8>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a16      	ldr	r2, [pc, #88]	@ (8004338 <HAL_TIM_PWM_Start_IT+0x1f4>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d004      	beq.n	80042ec <HAL_TIM_PWM_Start_IT+0x1a8>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a15      	ldr	r2, [pc, #84]	@ (800433c <HAL_TIM_PWM_Start_IT+0x1f8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d111      	bne.n	8004310 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b06      	cmp	r3, #6
 80042fc:	d010      	beq.n	8004320 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800430e:	e007      	b.n	8004320 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0201 	orr.w	r2, r2, #1
 800431e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004320:	7bfb      	ldrb	r3, [r7, #15]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40010000 	.word	0x40010000
 8004330:	40000400 	.word	0x40000400
 8004334:	40000800 	.word	0x40000800
 8004338:	40000c00 	.word	0x40000c00
 800433c:	40014000 	.word	0x40014000

08004340 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d841      	bhi.n	80043d8 <HAL_TIM_PWM_Stop_IT+0x98>
 8004354:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	080043d9 	.word	0x080043d9
 8004364:	080043d9 	.word	0x080043d9
 8004368:	080043d9 	.word	0x080043d9
 800436c:	080043a3 	.word	0x080043a3
 8004370:	080043d9 	.word	0x080043d9
 8004374:	080043d9 	.word	0x080043d9
 8004378:	080043d9 	.word	0x080043d9
 800437c:	080043b5 	.word	0x080043b5
 8004380:	080043d9 	.word	0x080043d9
 8004384:	080043d9 	.word	0x080043d9
 8004388:	080043d9 	.word	0x080043d9
 800438c:	080043c7 	.word	0x080043c7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0202 	bic.w	r2, r2, #2
 800439e:	60da      	str	r2, [r3, #12]
      break;
 80043a0:	e01d      	b.n	80043de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0204 	bic.w	r2, r2, #4
 80043b0:	60da      	str	r2, [r3, #12]
      break;
 80043b2:	e014      	b.n	80043de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0208 	bic.w	r2, r2, #8
 80043c2:	60da      	str	r2, [r3, #12]
      break;
 80043c4:	e00b      	b.n	80043de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0210 	bic.w	r2, r2, #16
 80043d4:	60da      	str	r2, [r3, #12]
      break;
 80043d6:	e002      	b.n	80043de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
      break;
 80043dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d157      	bne.n	8004494 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2200      	movs	r2, #0
 80043ea:	6839      	ldr	r1, [r7, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f000 fda7 	bl	8004f40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a2a      	ldr	r2, [pc, #168]	@ (80044a0 <HAL_TIM_PWM_Stop_IT+0x160>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d117      	bne.n	800442c <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6a1a      	ldr	r2, [r3, #32]
 8004402:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004406:	4013      	ands	r3, r2
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10f      	bne.n	800442c <HAL_TIM_PWM_Stop_IT+0xec>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6a1a      	ldr	r2, [r3, #32]
 8004412:	f240 4344 	movw	r3, #1092	@ 0x444
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d107      	bne.n	800442c <HAL_TIM_PWM_Stop_IT+0xec>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800442a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6a1a      	ldr	r2, [r3, #32]
 8004432:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004436:	4013      	ands	r3, r2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10f      	bne.n	800445c <HAL_TIM_PWM_Stop_IT+0x11c>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6a1a      	ldr	r2, [r3, #32]
 8004442:	f240 4344 	movw	r3, #1092	@ 0x444
 8004446:	4013      	ands	r3, r2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d107      	bne.n	800445c <HAL_TIM_PWM_Stop_IT+0x11c>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d104      	bne.n	800446c <HAL_TIM_PWM_Stop_IT+0x12c>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800446a:	e013      	b.n	8004494 <HAL_TIM_PWM_Stop_IT+0x154>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b04      	cmp	r3, #4
 8004470:	d104      	bne.n	800447c <HAL_TIM_PWM_Stop_IT+0x13c>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800447a:	e00b      	b.n	8004494 <HAL_TIM_PWM_Stop_IT+0x154>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2b08      	cmp	r3, #8
 8004480:	d104      	bne.n	800448c <HAL_TIM_PWM_Stop_IT+0x14c>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800448a:	e003      	b.n	8004494 <HAL_TIM_PWM_Stop_IT+0x154>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004494:	7bfb      	ldrb	r3, [r7, #15]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40010000 	.word	0x40010000

080044a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d020      	beq.n	8004508 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0202 	mvn.w	r2, #2
 80044d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 fa5b 	bl	80049aa <HAL_TIM_IC_CaptureCallback>
 80044f4:	e005      	b.n	8004502 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fa4d 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 fa5e 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0304 	and.w	r3, r3, #4
 800450e:	2b00      	cmp	r3, #0
 8004510:	d020      	beq.n	8004554 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01b      	beq.n	8004554 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0204 	mvn.w	r2, #4
 8004524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2202      	movs	r2, #2
 800452a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 fa35 	bl	80049aa <HAL_TIM_IC_CaptureCallback>
 8004540:	e005      	b.n	800454e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fa27 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 fa38 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 0308 	and.w	r3, r3, #8
 800455a:	2b00      	cmp	r3, #0
 800455c:	d020      	beq.n	80045a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f003 0308 	and.w	r3, r3, #8
 8004564:	2b00      	cmp	r3, #0
 8004566:	d01b      	beq.n	80045a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f06f 0208 	mvn.w	r2, #8
 8004570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2204      	movs	r2, #4
 8004576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fa0f 	bl	80049aa <HAL_TIM_IC_CaptureCallback>
 800458c:	e005      	b.n	800459a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 fa01 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 fa12 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d020      	beq.n	80045ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d01b      	beq.n	80045ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0210 	mvn.w	r2, #16
 80045bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2208      	movs	r2, #8
 80045c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f9e9 	bl	80049aa <HAL_TIM_IC_CaptureCallback>
 80045d8:	e005      	b.n	80045e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9db 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 f9ec 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00c      	beq.n	8004610 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d007      	beq.n	8004610 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f06f 0201 	mvn.w	r2, #1
 8004608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fd f882 	bl	8001714 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00c      	beq.n	8004634 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004620:	2b00      	cmp	r3, #0
 8004622:	d007      	beq.n	8004634 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800462c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 fd76 	bl	8005120 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00c      	beq.n	8004658 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d007      	beq.n	8004658 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f9bd 	bl	80049d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00c      	beq.n	800467c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f003 0320 	and.w	r3, r3, #32
 8004668:	2b00      	cmp	r3, #0
 800466a:	d007      	beq.n	800467c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f06f 0220 	mvn.w	r2, #32
 8004674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fd48 	bl	800510c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800469a:	2b01      	cmp	r3, #1
 800469c:	d101      	bne.n	80046a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800469e:	2302      	movs	r3, #2
 80046a0:	e0ae      	b.n	8004800 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b0c      	cmp	r3, #12
 80046ae:	f200 809f 	bhi.w	80047f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046b2:	a201      	add	r2, pc, #4	@ (adr r2, 80046b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b8:	080046ed 	.word	0x080046ed
 80046bc:	080047f1 	.word	0x080047f1
 80046c0:	080047f1 	.word	0x080047f1
 80046c4:	080047f1 	.word	0x080047f1
 80046c8:	0800472d 	.word	0x0800472d
 80046cc:	080047f1 	.word	0x080047f1
 80046d0:	080047f1 	.word	0x080047f1
 80046d4:	080047f1 	.word	0x080047f1
 80046d8:	0800476f 	.word	0x0800476f
 80046dc:	080047f1 	.word	0x080047f1
 80046e0:	080047f1 	.word	0x080047f1
 80046e4:	080047f1 	.word	0x080047f1
 80046e8:	080047af 	.word	0x080047af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 f9fe 	bl	8004af4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699a      	ldr	r2, [r3, #24]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 0208 	orr.w	r2, r2, #8
 8004706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699a      	ldr	r2, [r3, #24]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0204 	bic.w	r2, r2, #4
 8004716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6999      	ldr	r1, [r3, #24]
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	691a      	ldr	r2, [r3, #16]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	619a      	str	r2, [r3, #24]
      break;
 800472a:	e064      	b.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fa44 	bl	8004bc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004746:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699a      	ldr	r2, [r3, #24]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004756:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6999      	ldr	r1, [r3, #24]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	021a      	lsls	r2, r3, #8
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	619a      	str	r2, [r3, #24]
      break;
 800476c:	e043      	b.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	4618      	mov	r0, r3
 8004776:	f000 fa8f 	bl	8004c98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69da      	ldr	r2, [r3, #28]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f042 0208 	orr.w	r2, r2, #8
 8004788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69da      	ldr	r2, [r3, #28]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0204 	bic.w	r2, r2, #4
 8004798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69d9      	ldr	r1, [r3, #28]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	691a      	ldr	r2, [r3, #16]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	61da      	str	r2, [r3, #28]
      break;
 80047ac:	e023      	b.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68b9      	ldr	r1, [r7, #8]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fad9 	bl	8004d6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	69da      	ldr	r2, [r3, #28]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	69d9      	ldr	r1, [r3, #28]
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	021a      	lsls	r2, r3, #8
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	61da      	str	r2, [r3, #28]
      break;
 80047ee:	e002      	b.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	75fb      	strb	r3, [r7, #23]
      break;
 80047f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004800:	4618      	mov	r0, r3
 8004802:	3718      	adds	r7, #24
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004812:	2300      	movs	r3, #0
 8004814:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_TIM_ConfigClockSource+0x1c>
 8004820:	2302      	movs	r3, #2
 8004822:	e0b4      	b.n	800498e <HAL_TIM_ConfigClockSource+0x186>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800484a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800485c:	d03e      	beq.n	80048dc <HAL_TIM_ConfigClockSource+0xd4>
 800485e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004862:	f200 8087 	bhi.w	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 8004866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486a:	f000 8086 	beq.w	800497a <HAL_TIM_ConfigClockSource+0x172>
 800486e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004872:	d87f      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 8004874:	2b70      	cmp	r3, #112	@ 0x70
 8004876:	d01a      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0xa6>
 8004878:	2b70      	cmp	r3, #112	@ 0x70
 800487a:	d87b      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 800487c:	2b60      	cmp	r3, #96	@ 0x60
 800487e:	d050      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0x11a>
 8004880:	2b60      	cmp	r3, #96	@ 0x60
 8004882:	d877      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 8004884:	2b50      	cmp	r3, #80	@ 0x50
 8004886:	d03c      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0xfa>
 8004888:	2b50      	cmp	r3, #80	@ 0x50
 800488a:	d873      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 800488c:	2b40      	cmp	r3, #64	@ 0x40
 800488e:	d058      	beq.n	8004942 <HAL_TIM_ConfigClockSource+0x13a>
 8004890:	2b40      	cmp	r3, #64	@ 0x40
 8004892:	d86f      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 8004894:	2b30      	cmp	r3, #48	@ 0x30
 8004896:	d064      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0x15a>
 8004898:	2b30      	cmp	r3, #48	@ 0x30
 800489a:	d86b      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 800489c:	2b20      	cmp	r3, #32
 800489e:	d060      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0x15a>
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d867      	bhi.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d05c      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0x15a>
 80048a8:	2b10      	cmp	r3, #16
 80048aa:	d05a      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0x15a>
 80048ac:	e062      	b.n	8004974 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048be:	f000 fb1f 	bl	8004f00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	609a      	str	r2, [r3, #8]
      break;
 80048da:	e04f      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048ec:	f000 fb08 	bl	8004f00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689a      	ldr	r2, [r3, #8]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048fe:	609a      	str	r2, [r3, #8]
      break;
 8004900:	e03c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800490e:	461a      	mov	r2, r3
 8004910:	f000 fa7c 	bl	8004e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2150      	movs	r1, #80	@ 0x50
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fad5 	bl	8004eca <TIM_ITRx_SetConfig>
      break;
 8004920:	e02c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800492e:	461a      	mov	r2, r3
 8004930:	f000 fa9b 	bl	8004e6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2160      	movs	r1, #96	@ 0x60
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fac5 	bl	8004eca <TIM_ITRx_SetConfig>
      break;
 8004940:	e01c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800494e:	461a      	mov	r2, r3
 8004950:	f000 fa5c 	bl	8004e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2140      	movs	r1, #64	@ 0x40
 800495a:	4618      	mov	r0, r3
 800495c:	f000 fab5 	bl	8004eca <TIM_ITRx_SetConfig>
      break;
 8004960:	e00c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4619      	mov	r1, r3
 800496c:	4610      	mov	r0, r2
 800496e:	f000 faac 	bl	8004eca <TIM_ITRx_SetConfig>
      break;
 8004972:	e003      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	73fb      	strb	r3, [r7, #15]
      break;
 8004978:	e000      	b.n	800497c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800497a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800498c:	7bfb      	ldrb	r3, [r7, #15]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004996:	b480      	push	{r7}
 8004998:	b083      	sub	sp, #12
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr

080049aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b083      	sub	sp, #12
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049da:	bf00      	nop
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
	...

080049e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a37      	ldr	r2, [pc, #220]	@ (8004ad8 <TIM_Base_SetConfig+0xf0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d00f      	beq.n	8004a20 <TIM_Base_SetConfig+0x38>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a06:	d00b      	beq.n	8004a20 <TIM_Base_SetConfig+0x38>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a34      	ldr	r2, [pc, #208]	@ (8004adc <TIM_Base_SetConfig+0xf4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d007      	beq.n	8004a20 <TIM_Base_SetConfig+0x38>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a33      	ldr	r2, [pc, #204]	@ (8004ae0 <TIM_Base_SetConfig+0xf8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d003      	beq.n	8004a20 <TIM_Base_SetConfig+0x38>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a32      	ldr	r2, [pc, #200]	@ (8004ae4 <TIM_Base_SetConfig+0xfc>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d108      	bne.n	8004a32 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a28      	ldr	r2, [pc, #160]	@ (8004ad8 <TIM_Base_SetConfig+0xf0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d01b      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a40:	d017      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a25      	ldr	r2, [pc, #148]	@ (8004adc <TIM_Base_SetConfig+0xf4>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a24      	ldr	r2, [pc, #144]	@ (8004ae0 <TIM_Base_SetConfig+0xf8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d00f      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a23      	ldr	r2, [pc, #140]	@ (8004ae4 <TIM_Base_SetConfig+0xfc>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d00b      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a22      	ldr	r2, [pc, #136]	@ (8004ae8 <TIM_Base_SetConfig+0x100>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d007      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a21      	ldr	r2, [pc, #132]	@ (8004aec <TIM_Base_SetConfig+0x104>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_Base_SetConfig+0x8a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a20      	ldr	r2, [pc, #128]	@ (8004af0 <TIM_Base_SetConfig+0x108>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d108      	bne.n	8004a84 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad8 <TIM_Base_SetConfig+0xf0>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d103      	bne.n	8004ab2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f043 0204 	orr.w	r2, r3, #4
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	601a      	str	r2, [r3, #0]
}
 8004aca:	bf00      	nop
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	40010000 	.word	0x40010000
 8004adc:	40000400 	.word	0x40000400
 8004ae0:	40000800 	.word	0x40000800
 8004ae4:	40000c00 	.word	0x40000c00
 8004ae8:	40014000 	.word	0x40014000
 8004aec:	40014400 	.word	0x40014400
 8004af0:	40014800 	.word	0x40014800

08004af4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a1b      	ldr	r3, [r3, #32]
 8004b08:	f023 0201 	bic.w	r2, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0303 	bic.w	r3, r3, #3
 8004b2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f023 0302 	bic.w	r3, r3, #2
 8004b3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004bbc <TIM_OC1_SetConfig+0xc8>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d10c      	bne.n	8004b6a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f023 0308 	bic.w	r3, r3, #8
 8004b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f023 0304 	bic.w	r3, r3, #4
 8004b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a13      	ldr	r2, [pc, #76]	@ (8004bbc <TIM_OC1_SetConfig+0xc8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d111      	bne.n	8004b96 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	621a      	str	r2, [r3, #32]
}
 8004bb0:	bf00      	nop
 8004bb2:	371c      	adds	r7, #28
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	40010000 	.word	0x40010000

08004bc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	f023 0210 	bic.w	r2, r3, #16
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	021b      	lsls	r3, r3, #8
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f023 0320 	bic.w	r3, r3, #32
 8004c0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c94 <TIM_OC2_SetConfig+0xd4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d10d      	bne.n	8004c3c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a15      	ldr	r2, [pc, #84]	@ (8004c94 <TIM_OC2_SetConfig+0xd4>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d113      	bne.n	8004c6c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40010000 	.word	0x40010000

08004c98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0303 	bic.w	r3, r3, #3
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	021b      	lsls	r3, r3, #8
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d68 <TIM_OC3_SetConfig+0xd0>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d10d      	bne.n	8004d12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	021b      	lsls	r3, r3, #8
 8004d04:	697a      	ldr	r2, [r7, #20]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a14      	ldr	r2, [pc, #80]	@ (8004d68 <TIM_OC3_SetConfig+0xd0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d113      	bne.n	8004d42 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	621a      	str	r2, [r3, #32]
}
 8004d5c:	bf00      	nop
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	40010000 	.word	0x40010000

08004d6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a1b      	ldr	r3, [r3, #32]
 8004d80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004db6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	031b      	lsls	r3, r3, #12
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a10      	ldr	r2, [pc, #64]	@ (8004e08 <TIM_OC4_SetConfig+0x9c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d109      	bne.n	8004de0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	019b      	lsls	r3, r3, #6
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40010000 	.word	0x40010000

08004e0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f023 0201 	bic.w	r2, r3, #1
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	011b      	lsls	r3, r3, #4
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f023 030a 	bic.w	r3, r3, #10
 8004e48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b087      	sub	sp, #28
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f023 0210 	bic.w	r2, r3, #16
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	031b      	lsls	r3, r3, #12
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ea6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	621a      	str	r2, [r3, #32]
}
 8004ebe:	bf00      	nop
 8004ec0:	371c      	adds	r7, #28
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b085      	sub	sp, #20
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
 8004ed2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ee0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ee2:	683a      	ldr	r2, [r7, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f043 0307 	orr.w	r3, r3, #7
 8004eec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	609a      	str	r2, [r3, #8]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
 8004f0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	021a      	lsls	r2, r3, #8
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	431a      	orrs	r2, r3
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	609a      	str	r2, [r3, #8]
}
 8004f34:	bf00      	nop
 8004f36:	371c      	adds	r7, #28
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 031f 	and.w	r3, r3, #31
 8004f52:	2201      	movs	r2, #1
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a1a      	ldr	r2, [r3, #32]
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	43db      	mvns	r3, r3
 8004f62:	401a      	ands	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1a      	ldr	r2, [r3, #32]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f003 031f 	and.w	r3, r3, #31
 8004f72:	6879      	ldr	r1, [r7, #4]
 8004f74:	fa01 f303 	lsl.w	r3, r1, r3
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	621a      	str	r2, [r3, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
	...

08004f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e050      	b.n	8005046 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8005054 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d018      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff0:	d013      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a18      	ldr	r2, [pc, #96]	@ (8005058 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00e      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a16      	ldr	r2, [pc, #88]	@ (800505c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d009      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a15      	ldr	r2, [pc, #84]	@ (8005060 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d004      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a13      	ldr	r2, [pc, #76]	@ (8005064 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d10c      	bne.n	8005034 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005020:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	4313      	orrs	r3, r2
 800502a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68ba      	ldr	r2, [r7, #8]
 8005032:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40010000 	.word	0x40010000
 8005058:	40000400 	.word	0x40000400
 800505c:	40000800 	.word	0x40000800
 8005060:	40000c00 	.word	0x40000c00
 8005064:	40014000 	.word	0x40014000

08005068 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005080:	2302      	movs	r3, #2
 8005082:	e03d      	b.n	8005100 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	4313      	orrs	r3, r2
 80050de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e042      	b.n	80051cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fc fdd6 	bl	8001d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2224      	movs	r2, #36	@ 0x24
 8005164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005176:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f973 	bl	8005464 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800518c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695a      	ldr	r2, [r3, #20]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800519c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3708      	adds	r7, #8
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08a      	sub	sp, #40	@ 0x28
 80051d8:	af02      	add	r7, sp, #8
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	603b      	str	r3, [r7, #0]
 80051e0:	4613      	mov	r3, r2
 80051e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d175      	bne.n	80052e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_UART_Transmit+0x2c>
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e06e      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2221      	movs	r2, #33	@ 0x21
 800520e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005212:	f7fc ff7b 	bl	800210c <HAL_GetTick>
 8005216:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	88fa      	ldrh	r2, [r7, #6]
 800521c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	88fa      	ldrh	r2, [r7, #6]
 8005222:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800522c:	d108      	bne.n	8005240 <HAL_UART_Transmit+0x6c>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d104      	bne.n	8005240 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005236:	2300      	movs	r3, #0
 8005238:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	61bb      	str	r3, [r7, #24]
 800523e:	e003      	b.n	8005248 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005244:	2300      	movs	r3, #0
 8005246:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005248:	e02e      	b.n	80052a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2200      	movs	r2, #0
 8005252:	2180      	movs	r1, #128	@ 0x80
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 f848 	bl	80052ea <UART_WaitOnFlagUntilTimeout>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e03a      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	461a      	mov	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005280:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	3302      	adds	r3, #2
 8005286:	61bb      	str	r3, [r7, #24]
 8005288:	e007      	b.n	800529a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	781a      	ldrb	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	3301      	adds	r3, #1
 8005298:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1cb      	bne.n	800524a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2200      	movs	r2, #0
 80052ba:	2140      	movs	r1, #64	@ 0x40
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 f814 	bl	80052ea <UART_WaitOnFlagUntilTimeout>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e006      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e000      	b.n	80052e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3720      	adds	r7, #32
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b086      	sub	sp, #24
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	603b      	str	r3, [r7, #0]
 80052f6:	4613      	mov	r3, r2
 80052f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052fa:	e03b      	b.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005302:	d037      	beq.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005304:	f7fc ff02 	bl	800210c <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	6a3a      	ldr	r2, [r7, #32]
 8005310:	429a      	cmp	r2, r3
 8005312:	d302      	bcc.n	800531a <UART_WaitOnFlagUntilTimeout+0x30>
 8005314:	6a3b      	ldr	r3, [r7, #32]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e03a      	b.n	8005394 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d023      	beq.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2b80      	cmp	r3, #128	@ 0x80
 8005330:	d020      	beq.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b40      	cmp	r3, #64	@ 0x40
 8005336:	d01d      	beq.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b08      	cmp	r3, #8
 8005344:	d116      	bne.n	8005374 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005346:	2300      	movs	r3, #0
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	617b      	str	r3, [r7, #20]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 f81d 	bl	800539c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2208      	movs	r2, #8
 8005366:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e00f      	b.n	8005394 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	4013      	ands	r3, r2
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	429a      	cmp	r2, r3
 8005382:	bf0c      	ite	eq
 8005384:	2301      	moveq	r3, #1
 8005386:	2300      	movne	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	461a      	mov	r2, r3
 800538c:	79fb      	ldrb	r3, [r7, #7]
 800538e:	429a      	cmp	r2, r3
 8005390:	d0b4      	beq.n	80052fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3718      	adds	r7, #24
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b095      	sub	sp, #84	@ 0x54
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	330c      	adds	r3, #12
 80053aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	330c      	adds	r3, #12
 80053c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80053c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053cc:	e841 2300 	strex	r3, r2, [r1]
 80053d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1e5      	bne.n	80053a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3314      	adds	r3, #20
 80053de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	e853 3f00 	ldrex	r3, [r3]
 80053e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	f023 0301 	bic.w	r3, r3, #1
 80053ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	3314      	adds	r3, #20
 80053f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005400:	e841 2300 	strex	r3, r2, [r1]
 8005404:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1e5      	bne.n	80053d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005410:	2b01      	cmp	r3, #1
 8005412:	d119      	bne.n	8005448 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	e853 3f00 	ldrex	r3, [r3]
 8005422:	60bb      	str	r3, [r7, #8]
   return(result);
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f023 0310 	bic.w	r3, r3, #16
 800542a:	647b      	str	r3, [r7, #68]	@ 0x44
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	330c      	adds	r3, #12
 8005432:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005434:	61ba      	str	r2, [r7, #24]
 8005436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005438:	6979      	ldr	r1, [r7, #20]
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	e841 2300 	strex	r3, r2, [r1]
 8005440:	613b      	str	r3, [r7, #16]
   return(result);
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1e5      	bne.n	8005414 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2220      	movs	r2, #32
 800544c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005456:	bf00      	nop
 8005458:	3754      	adds	r7, #84	@ 0x54
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
	...

08005464 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005468:	b0c0      	sub	sp, #256	@ 0x100
 800546a:	af00      	add	r7, sp, #0
 800546c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800547c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005480:	68d9      	ldr	r1, [r3, #12]
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	ea40 0301 	orr.w	r3, r0, r1
 800548c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800548e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005492:	689a      	ldr	r2, [r3, #8]
 8005494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	431a      	orrs	r2, r3
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054bc:	f021 010c 	bic.w	r1, r1, #12
 80054c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80054ca:	430b      	orrs	r3, r1
 80054cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054de:	6999      	ldr	r1, [r3, #24]
 80054e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	ea40 0301 	orr.w	r3, r0, r1
 80054ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4b8f      	ldr	r3, [pc, #572]	@ (8005730 <UART_SetConfig+0x2cc>)
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d005      	beq.n	8005504 <UART_SetConfig+0xa0>
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005734 <UART_SetConfig+0x2d0>)
 8005500:	429a      	cmp	r2, r3
 8005502:	d104      	bne.n	800550e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005504:	f7fe fccc 	bl	8003ea0 <HAL_RCC_GetPCLK2Freq>
 8005508:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800550c:	e003      	b.n	8005516 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800550e:	f7fe fcb3 	bl	8003e78 <HAL_RCC_GetPCLK1Freq>
 8005512:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005520:	f040 810c 	bne.w	800573c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005528:	2200      	movs	r2, #0
 800552a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800552e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005532:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005536:	4622      	mov	r2, r4
 8005538:	462b      	mov	r3, r5
 800553a:	1891      	adds	r1, r2, r2
 800553c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800553e:	415b      	adcs	r3, r3
 8005540:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005542:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005546:	4621      	mov	r1, r4
 8005548:	eb12 0801 	adds.w	r8, r2, r1
 800554c:	4629      	mov	r1, r5
 800554e:	eb43 0901 	adc.w	r9, r3, r1
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800555e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005562:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005566:	4690      	mov	r8, r2
 8005568:	4699      	mov	r9, r3
 800556a:	4623      	mov	r3, r4
 800556c:	eb18 0303 	adds.w	r3, r8, r3
 8005570:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005574:	462b      	mov	r3, r5
 8005576:	eb49 0303 	adc.w	r3, r9, r3
 800557a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800557e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800558a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800558e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005592:	460b      	mov	r3, r1
 8005594:	18db      	adds	r3, r3, r3
 8005596:	653b      	str	r3, [r7, #80]	@ 0x50
 8005598:	4613      	mov	r3, r2
 800559a:	eb42 0303 	adc.w	r3, r2, r3
 800559e:	657b      	str	r3, [r7, #84]	@ 0x54
 80055a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80055a8:	f7fb fb76 	bl	8000c98 <__aeabi_uldivmod>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4b61      	ldr	r3, [pc, #388]	@ (8005738 <UART_SetConfig+0x2d4>)
 80055b2:	fba3 2302 	umull	r2, r3, r3, r2
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	011c      	lsls	r4, r3, #4
 80055ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80055c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80055cc:	4642      	mov	r2, r8
 80055ce:	464b      	mov	r3, r9
 80055d0:	1891      	adds	r1, r2, r2
 80055d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055d4:	415b      	adcs	r3, r3
 80055d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055dc:	4641      	mov	r1, r8
 80055de:	eb12 0a01 	adds.w	sl, r2, r1
 80055e2:	4649      	mov	r1, r9
 80055e4:	eb43 0b01 	adc.w	fp, r3, r1
 80055e8:	f04f 0200 	mov.w	r2, #0
 80055ec:	f04f 0300 	mov.w	r3, #0
 80055f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055fc:	4692      	mov	sl, r2
 80055fe:	469b      	mov	fp, r3
 8005600:	4643      	mov	r3, r8
 8005602:	eb1a 0303 	adds.w	r3, sl, r3
 8005606:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800560a:	464b      	mov	r3, r9
 800560c:	eb4b 0303 	adc.w	r3, fp, r3
 8005610:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005620:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005624:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005628:	460b      	mov	r3, r1
 800562a:	18db      	adds	r3, r3, r3
 800562c:	643b      	str	r3, [r7, #64]	@ 0x40
 800562e:	4613      	mov	r3, r2
 8005630:	eb42 0303 	adc.w	r3, r2, r3
 8005634:	647b      	str	r3, [r7, #68]	@ 0x44
 8005636:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800563a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800563e:	f7fb fb2b 	bl	8000c98 <__aeabi_uldivmod>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	4611      	mov	r1, r2
 8005648:	4b3b      	ldr	r3, [pc, #236]	@ (8005738 <UART_SetConfig+0x2d4>)
 800564a:	fba3 2301 	umull	r2, r3, r3, r1
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	2264      	movs	r2, #100	@ 0x64
 8005652:	fb02 f303 	mul.w	r3, r2, r3
 8005656:	1acb      	subs	r3, r1, r3
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800565e:	4b36      	ldr	r3, [pc, #216]	@ (8005738 <UART_SetConfig+0x2d4>)
 8005660:	fba3 2302 	umull	r2, r3, r3, r2
 8005664:	095b      	lsrs	r3, r3, #5
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800566c:	441c      	add	r4, r3
 800566e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005672:	2200      	movs	r2, #0
 8005674:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005678:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800567c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005680:	4642      	mov	r2, r8
 8005682:	464b      	mov	r3, r9
 8005684:	1891      	adds	r1, r2, r2
 8005686:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005688:	415b      	adcs	r3, r3
 800568a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800568c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005690:	4641      	mov	r1, r8
 8005692:	1851      	adds	r1, r2, r1
 8005694:	6339      	str	r1, [r7, #48]	@ 0x30
 8005696:	4649      	mov	r1, r9
 8005698:	414b      	adcs	r3, r1
 800569a:	637b      	str	r3, [r7, #52]	@ 0x34
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80056a8:	4659      	mov	r1, fp
 80056aa:	00cb      	lsls	r3, r1, #3
 80056ac:	4651      	mov	r1, sl
 80056ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056b2:	4651      	mov	r1, sl
 80056b4:	00ca      	lsls	r2, r1, #3
 80056b6:	4610      	mov	r0, r2
 80056b8:	4619      	mov	r1, r3
 80056ba:	4603      	mov	r3, r0
 80056bc:	4642      	mov	r2, r8
 80056be:	189b      	adds	r3, r3, r2
 80056c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056c4:	464b      	mov	r3, r9
 80056c6:	460a      	mov	r2, r1
 80056c8:	eb42 0303 	adc.w	r3, r2, r3
 80056cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056e4:	460b      	mov	r3, r1
 80056e6:	18db      	adds	r3, r3, r3
 80056e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056ea:	4613      	mov	r3, r2
 80056ec:	eb42 0303 	adc.w	r3, r2, r3
 80056f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056fa:	f7fb facd 	bl	8000c98 <__aeabi_uldivmod>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4b0d      	ldr	r3, [pc, #52]	@ (8005738 <UART_SetConfig+0x2d4>)
 8005704:	fba3 1302 	umull	r1, r3, r3, r2
 8005708:	095b      	lsrs	r3, r3, #5
 800570a:	2164      	movs	r1, #100	@ 0x64
 800570c:	fb01 f303 	mul.w	r3, r1, r3
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	3332      	adds	r3, #50	@ 0x32
 8005716:	4a08      	ldr	r2, [pc, #32]	@ (8005738 <UART_SetConfig+0x2d4>)
 8005718:	fba2 2303 	umull	r2, r3, r2, r3
 800571c:	095b      	lsrs	r3, r3, #5
 800571e:	f003 0207 	and.w	r2, r3, #7
 8005722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4422      	add	r2, r4
 800572a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800572c:	e106      	b.n	800593c <UART_SetConfig+0x4d8>
 800572e:	bf00      	nop
 8005730:	40011000 	.word	0x40011000
 8005734:	40011400 	.word	0x40011400
 8005738:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800573c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005740:	2200      	movs	r2, #0
 8005742:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005746:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800574a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800574e:	4642      	mov	r2, r8
 8005750:	464b      	mov	r3, r9
 8005752:	1891      	adds	r1, r2, r2
 8005754:	6239      	str	r1, [r7, #32]
 8005756:	415b      	adcs	r3, r3
 8005758:	627b      	str	r3, [r7, #36]	@ 0x24
 800575a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800575e:	4641      	mov	r1, r8
 8005760:	1854      	adds	r4, r2, r1
 8005762:	4649      	mov	r1, r9
 8005764:	eb43 0501 	adc.w	r5, r3, r1
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	00eb      	lsls	r3, r5, #3
 8005772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005776:	00e2      	lsls	r2, r4, #3
 8005778:	4614      	mov	r4, r2
 800577a:	461d      	mov	r5, r3
 800577c:	4643      	mov	r3, r8
 800577e:	18e3      	adds	r3, r4, r3
 8005780:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005784:	464b      	mov	r3, r9
 8005786:	eb45 0303 	adc.w	r3, r5, r3
 800578a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800578e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800579a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800579e:	f04f 0200 	mov.w	r2, #0
 80057a2:	f04f 0300 	mov.w	r3, #0
 80057a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057aa:	4629      	mov	r1, r5
 80057ac:	008b      	lsls	r3, r1, #2
 80057ae:	4621      	mov	r1, r4
 80057b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057b4:	4621      	mov	r1, r4
 80057b6:	008a      	lsls	r2, r1, #2
 80057b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057bc:	f7fb fa6c 	bl	8000c98 <__aeabi_uldivmod>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4b60      	ldr	r3, [pc, #384]	@ (8005948 <UART_SetConfig+0x4e4>)
 80057c6:	fba3 2302 	umull	r2, r3, r3, r2
 80057ca:	095b      	lsrs	r3, r3, #5
 80057cc:	011c      	lsls	r4, r3, #4
 80057ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057d2:	2200      	movs	r2, #0
 80057d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057e0:	4642      	mov	r2, r8
 80057e2:	464b      	mov	r3, r9
 80057e4:	1891      	adds	r1, r2, r2
 80057e6:	61b9      	str	r1, [r7, #24]
 80057e8:	415b      	adcs	r3, r3
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f0:	4641      	mov	r1, r8
 80057f2:	1851      	adds	r1, r2, r1
 80057f4:	6139      	str	r1, [r7, #16]
 80057f6:	4649      	mov	r1, r9
 80057f8:	414b      	adcs	r3, r1
 80057fa:	617b      	str	r3, [r7, #20]
 80057fc:	f04f 0200 	mov.w	r2, #0
 8005800:	f04f 0300 	mov.w	r3, #0
 8005804:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005808:	4659      	mov	r1, fp
 800580a:	00cb      	lsls	r3, r1, #3
 800580c:	4651      	mov	r1, sl
 800580e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005812:	4651      	mov	r1, sl
 8005814:	00ca      	lsls	r2, r1, #3
 8005816:	4610      	mov	r0, r2
 8005818:	4619      	mov	r1, r3
 800581a:	4603      	mov	r3, r0
 800581c:	4642      	mov	r2, r8
 800581e:	189b      	adds	r3, r3, r2
 8005820:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005824:	464b      	mov	r3, r9
 8005826:	460a      	mov	r2, r1
 8005828:	eb42 0303 	adc.w	r3, r2, r3
 800582c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	67bb      	str	r3, [r7, #120]	@ 0x78
 800583a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800583c:	f04f 0200 	mov.w	r2, #0
 8005840:	f04f 0300 	mov.w	r3, #0
 8005844:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005848:	4649      	mov	r1, r9
 800584a:	008b      	lsls	r3, r1, #2
 800584c:	4641      	mov	r1, r8
 800584e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005852:	4641      	mov	r1, r8
 8005854:	008a      	lsls	r2, r1, #2
 8005856:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800585a:	f7fb fa1d 	bl	8000c98 <__aeabi_uldivmod>
 800585e:	4602      	mov	r2, r0
 8005860:	460b      	mov	r3, r1
 8005862:	4611      	mov	r1, r2
 8005864:	4b38      	ldr	r3, [pc, #224]	@ (8005948 <UART_SetConfig+0x4e4>)
 8005866:	fba3 2301 	umull	r2, r3, r3, r1
 800586a:	095b      	lsrs	r3, r3, #5
 800586c:	2264      	movs	r2, #100	@ 0x64
 800586e:	fb02 f303 	mul.w	r3, r2, r3
 8005872:	1acb      	subs	r3, r1, r3
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	3332      	adds	r3, #50	@ 0x32
 8005878:	4a33      	ldr	r2, [pc, #204]	@ (8005948 <UART_SetConfig+0x4e4>)
 800587a:	fba2 2303 	umull	r2, r3, r2, r3
 800587e:	095b      	lsrs	r3, r3, #5
 8005880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005884:	441c      	add	r4, r3
 8005886:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800588a:	2200      	movs	r2, #0
 800588c:	673b      	str	r3, [r7, #112]	@ 0x70
 800588e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005890:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005894:	4642      	mov	r2, r8
 8005896:	464b      	mov	r3, r9
 8005898:	1891      	adds	r1, r2, r2
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	415b      	adcs	r3, r3
 800589e:	60fb      	str	r3, [r7, #12]
 80058a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058a4:	4641      	mov	r1, r8
 80058a6:	1851      	adds	r1, r2, r1
 80058a8:	6039      	str	r1, [r7, #0]
 80058aa:	4649      	mov	r1, r9
 80058ac:	414b      	adcs	r3, r1
 80058ae:	607b      	str	r3, [r7, #4]
 80058b0:	f04f 0200 	mov.w	r2, #0
 80058b4:	f04f 0300 	mov.w	r3, #0
 80058b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058bc:	4659      	mov	r1, fp
 80058be:	00cb      	lsls	r3, r1, #3
 80058c0:	4651      	mov	r1, sl
 80058c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058c6:	4651      	mov	r1, sl
 80058c8:	00ca      	lsls	r2, r1, #3
 80058ca:	4610      	mov	r0, r2
 80058cc:	4619      	mov	r1, r3
 80058ce:	4603      	mov	r3, r0
 80058d0:	4642      	mov	r2, r8
 80058d2:	189b      	adds	r3, r3, r2
 80058d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058d6:	464b      	mov	r3, r9
 80058d8:	460a      	mov	r2, r1
 80058da:	eb42 0303 	adc.w	r3, r2, r3
 80058de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80058ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80058ec:	f04f 0200 	mov.w	r2, #0
 80058f0:	f04f 0300 	mov.w	r3, #0
 80058f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058f8:	4649      	mov	r1, r9
 80058fa:	008b      	lsls	r3, r1, #2
 80058fc:	4641      	mov	r1, r8
 80058fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005902:	4641      	mov	r1, r8
 8005904:	008a      	lsls	r2, r1, #2
 8005906:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800590a:	f7fb f9c5 	bl	8000c98 <__aeabi_uldivmod>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4b0d      	ldr	r3, [pc, #52]	@ (8005948 <UART_SetConfig+0x4e4>)
 8005914:	fba3 1302 	umull	r1, r3, r3, r2
 8005918:	095b      	lsrs	r3, r3, #5
 800591a:	2164      	movs	r1, #100	@ 0x64
 800591c:	fb01 f303 	mul.w	r3, r1, r3
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	011b      	lsls	r3, r3, #4
 8005924:	3332      	adds	r3, #50	@ 0x32
 8005926:	4a08      	ldr	r2, [pc, #32]	@ (8005948 <UART_SetConfig+0x4e4>)
 8005928:	fba2 2303 	umull	r2, r3, r2, r3
 800592c:	095b      	lsrs	r3, r3, #5
 800592e:	f003 020f 	and.w	r2, r3, #15
 8005932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4422      	add	r2, r4
 800593a:	609a      	str	r2, [r3, #8]
}
 800593c:	bf00      	nop
 800593e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005942:	46bd      	mov	sp, r7
 8005944:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005948:	51eb851f 	.word	0x51eb851f

0800594c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	4603      	mov	r3, r0
 8005954:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800595a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800595e:	2b84      	cmp	r3, #132	@ 0x84
 8005960:	d005      	beq.n	800596e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005962:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4413      	add	r3, r2
 800596a:	3303      	adds	r3, #3
 800596c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800596e:	68fb      	ldr	r3, [r7, #12]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005980:	f000 ff00 	bl	8006784 <vTaskStartScheduler>
  
  return osOK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	bd80      	pop	{r7, pc}

0800598a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800598a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800598c:	b089      	sub	sp, #36	@ 0x24
 800598e:	af04      	add	r7, sp, #16
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d020      	beq.n	80059de <osThreadCreate+0x54>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01c      	beq.n	80059de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685c      	ldr	r4, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691e      	ldr	r6, [r3, #16]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7ff ffc8 	bl	800594c <makeFreeRtosPriority>
 80059bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059c6:	9202      	str	r2, [sp, #8]
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	9100      	str	r1, [sp, #0]
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	4632      	mov	r2, r6
 80059d0:	4629      	mov	r1, r5
 80059d2:	4620      	mov	r0, r4
 80059d4:	f000 fcf0 	bl	80063b8 <xTaskCreateStatic>
 80059d8:	4603      	mov	r3, r0
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	e01c      	b.n	8005a18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685c      	ldr	r4, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7ff ffaa 	bl	800594c <makeFreeRtosPriority>
 80059f8:	4602      	mov	r2, r0
 80059fa:	f107 030c 	add.w	r3, r7, #12
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	9200      	str	r2, [sp, #0]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	4632      	mov	r2, r6
 8005a06:	4629      	mov	r1, r5
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f000 fd35 	bl	8006478 <xTaskCreate>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d001      	beq.n	8005a18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005a18:	68fb      	ldr	r3, [r7, #12]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3714      	adds	r7, #20
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <osDelay+0x16>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	e000      	b.n	8005a3a <osDelay+0x18>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fe6c 	bl	8006718 <vTaskDelay>
  
  return osOK;
 8005a40:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	@ 0x28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005a54:	2300      	movs	r3, #0
 8005a56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005a58:	f000 fefe 	bl	8006858 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005a5c:	4b5c      	ldr	r3, [pc, #368]	@ (8005bd0 <pvPortMalloc+0x184>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005a64:	f000 f924 	bl	8005cb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005a68:	4b5a      	ldr	r3, [pc, #360]	@ (8005bd4 <pvPortMalloc+0x188>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f040 8095 	bne.w	8005ba0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d01e      	beq.n	8005aba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005a7c:	2208      	movs	r2, #8
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4413      	add	r3, r2
 8005a82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f003 0307 	and.w	r3, r3, #7
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d015      	beq.n	8005aba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f023 0307 	bic.w	r3, r3, #7
 8005a94:	3308      	adds	r3, #8
 8005a96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00b      	beq.n	8005aba <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa6:	f383 8811 	msr	BASEPRI, r3
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
 8005ab8:	e7fd      	b.n	8005ab6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d06f      	beq.n	8005ba0 <pvPortMalloc+0x154>
 8005ac0:	4b45      	ldr	r3, [pc, #276]	@ (8005bd8 <pvPortMalloc+0x18c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d86a      	bhi.n	8005ba0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005aca:	4b44      	ldr	r3, [pc, #272]	@ (8005bdc <pvPortMalloc+0x190>)
 8005acc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ace:	4b43      	ldr	r3, [pc, #268]	@ (8005bdc <pvPortMalloc+0x190>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ad4:	e004      	b.n	8005ae0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d903      	bls.n	8005af2 <pvPortMalloc+0xa6>
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1f1      	bne.n	8005ad6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005af2:	4b37      	ldr	r3, [pc, #220]	@ (8005bd0 <pvPortMalloc+0x184>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d051      	beq.n	8005ba0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2208      	movs	r2, #8
 8005b02:	4413      	add	r3, r2
 8005b04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	1ad2      	subs	r2, r2, r3
 8005b16:	2308      	movs	r3, #8
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d920      	bls.n	8005b60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4413      	add	r3, r2
 8005b24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00b      	beq.n	8005b48 <pvPortMalloc+0xfc>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	613b      	str	r3, [r7, #16]
}
 8005b42:	bf00      	nop
 8005b44:	bf00      	nop
 8005b46:	e7fd      	b.n	8005b44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	1ad2      	subs	r2, r2, r3
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005b5a:	69b8      	ldr	r0, [r7, #24]
 8005b5c:	f000 f90a 	bl	8005d74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005b60:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd8 <pvPortMalloc+0x18c>)
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <pvPortMalloc+0x18c>)
 8005b6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd8 <pvPortMalloc+0x18c>)
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	4b1b      	ldr	r3, [pc, #108]	@ (8005be0 <pvPortMalloc+0x194>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d203      	bcs.n	8005b82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005b7a:	4b17      	ldr	r3, [pc, #92]	@ (8005bd8 <pvPortMalloc+0x18c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	@ (8005be0 <pvPortMalloc+0x194>)
 8005b80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	4b13      	ldr	r3, [pc, #76]	@ (8005bd4 <pvPortMalloc+0x188>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	2200      	movs	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005b96:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <pvPortMalloc+0x198>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	4a11      	ldr	r2, [pc, #68]	@ (8005be4 <pvPortMalloc+0x198>)
 8005b9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ba0:	f000 fe68 	bl	8006874 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00b      	beq.n	8005bc6 <pvPortMalloc+0x17a>
	__asm volatile
 8005bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb2:	f383 8811 	msr	BASEPRI, r3
 8005bb6:	f3bf 8f6f 	isb	sy
 8005bba:	f3bf 8f4f 	dsb	sy
 8005bbe:	60fb      	str	r3, [r7, #12]
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	e7fd      	b.n	8005bc2 <pvPortMalloc+0x176>
	return pvReturn;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3728      	adds	r7, #40	@ 0x28
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	20004218 	.word	0x20004218
 8005bd4:	2000422c 	.word	0x2000422c
 8005bd8:	2000421c 	.word	0x2000421c
 8005bdc:	20004210 	.word	0x20004210
 8005be0:	20004220 	.word	0x20004220
 8005be4:	20004224 	.word	0x20004224

08005be8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b086      	sub	sp, #24
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d04f      	beq.n	8005c9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005bfa:	2308      	movs	r3, #8
 8005bfc:	425b      	negs	r3, r3
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	4413      	add	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	4b25      	ldr	r3, [pc, #148]	@ (8005ca4 <vPortFree+0xbc>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4013      	ands	r3, r2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <vPortFree+0x46>
	__asm volatile
 8005c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1a:	f383 8811 	msr	BASEPRI, r3
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	60fb      	str	r3, [r7, #12]
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	e7fd      	b.n	8005c2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00b      	beq.n	8005c4e <vPortFree+0x66>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	60bb      	str	r3, [r7, #8]
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	e7fd      	b.n	8005c4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	4b14      	ldr	r3, [pc, #80]	@ (8005ca4 <vPortFree+0xbc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d01e      	beq.n	8005c9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d11a      	bne.n	8005c9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	4b0e      	ldr	r3, [pc, #56]	@ (8005ca4 <vPortFree+0xbc>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	43db      	mvns	r3, r3
 8005c6e:	401a      	ands	r2, r3
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005c74:	f000 fdf0 	bl	8006858 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca8 <vPortFree+0xc0>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4413      	add	r3, r2
 8005c82:	4a09      	ldr	r2, [pc, #36]	@ (8005ca8 <vPortFree+0xc0>)
 8005c84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005c86:	6938      	ldr	r0, [r7, #16]
 8005c88:	f000 f874 	bl	8005d74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005c8c:	4b07      	ldr	r3, [pc, #28]	@ (8005cac <vPortFree+0xc4>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3301      	adds	r3, #1
 8005c92:	4a06      	ldr	r2, [pc, #24]	@ (8005cac <vPortFree+0xc4>)
 8005c94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005c96:	f000 fded 	bl	8006874 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005c9a:	bf00      	nop
 8005c9c:	3718      	adds	r7, #24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	2000422c 	.word	0x2000422c
 8005ca8:	2000421c 	.word	0x2000421c
 8005cac:	20004228 	.word	0x20004228

08005cb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005cb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005cba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005cbc:	4b27      	ldr	r3, [pc, #156]	@ (8005d5c <prvHeapInit+0xac>)
 8005cbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f003 0307 	and.w	r3, r3, #7
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00c      	beq.n	8005ce4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3307      	adds	r3, #7
 8005cce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f023 0307 	bic.w	r3, r3, #7
 8005cd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	4a1f      	ldr	r2, [pc, #124]	@ (8005d5c <prvHeapInit+0xac>)
 8005ce0:	4413      	add	r3, r2
 8005ce2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d60 <prvHeapInit+0xb0>)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005cee:	4b1c      	ldr	r3, [pc, #112]	@ (8005d60 <prvHeapInit+0xb0>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005cfc:	2208      	movs	r2, #8
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	1a9b      	subs	r3, r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f023 0307 	bic.w	r3, r3, #7
 8005d0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <prvHeapInit+0xb4>)
 8005d10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d12:	4b14      	ldr	r3, [pc, #80]	@ (8005d64 <prvHeapInit+0xb4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2200      	movs	r2, #0
 8005d18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d1a:	4b12      	ldr	r3, [pc, #72]	@ (8005d64 <prvHeapInit+0xb4>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	1ad2      	subs	r2, r2, r3
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d30:	4b0c      	ldr	r3, [pc, #48]	@ (8005d64 <prvHeapInit+0xb4>)
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005d68 <prvHeapInit+0xb8>)
 8005d3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	4a09      	ldr	r2, [pc, #36]	@ (8005d6c <prvHeapInit+0xbc>)
 8005d46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d48:	4b09      	ldr	r3, [pc, #36]	@ (8005d70 <prvHeapInit+0xc0>)
 8005d4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005d4e:	601a      	str	r2, [r3, #0]
}
 8005d50:	bf00      	nop
 8005d52:	3714      	adds	r7, #20
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	20000610 	.word	0x20000610
 8005d60:	20004210 	.word	0x20004210
 8005d64:	20004218 	.word	0x20004218
 8005d68:	20004220 	.word	0x20004220
 8005d6c:	2000421c 	.word	0x2000421c
 8005d70:	2000422c 	.word	0x2000422c

08005d74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005d7c:	4b28      	ldr	r3, [pc, #160]	@ (8005e20 <prvInsertBlockIntoFreeList+0xac>)
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e002      	b.n	8005d88 <prvInsertBlockIntoFreeList+0x14>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d8f7      	bhi.n	8005d82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d108      	bne.n	8005db6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	441a      	add	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	68ba      	ldr	r2, [r7, #8]
 8005dc0:	441a      	add	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d118      	bne.n	8005dfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4b15      	ldr	r3, [pc, #84]	@ (8005e24 <prvInsertBlockIntoFreeList+0xb0>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d00d      	beq.n	8005df2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	441a      	add	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	601a      	str	r2, [r3, #0]
 8005df0:	e008      	b.n	8005e04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005df2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e24 <prvInsertBlockIntoFreeList+0xb0>)
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	e003      	b.n	8005e04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d002      	beq.n	8005e12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e12:	bf00      	nop
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	20004210 	.word	0x20004210
 8005e24:	20004218 	.word	0x20004218

08005e28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f103 0208 	add.w	r2, r3, #8
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f103 0208 	add.w	r2, r3, #8
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f103 0208 	add.w	r2, r3, #8
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	601a      	str	r2, [r3, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b085      	sub	sp, #20
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
 8005ed2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee0:	d103      	bne.n	8005eea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	60fb      	str	r3, [r7, #12]
 8005ee8:	e00c      	b.n	8005f04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	3308      	adds	r3, #8
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	e002      	b.n	8005ef8 <vListInsert+0x2e>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d2f6      	bcs.n	8005ef2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	683a      	ldr	r2, [r7, #0]
 8005f1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	601a      	str	r2, [r3, #0]
}
 8005f30:	bf00      	nop
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	6892      	ldr	r2, [r2, #8]
 8005f52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6852      	ldr	r2, [r2, #4]
 8005f5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d103      	bne.n	8005f70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	1e5a      	subs	r2, r3, #1
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	3b04      	subs	r3, #4
 8005fa0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005fa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	3b04      	subs	r3, #4
 8005fae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f023 0201 	bic.w	r2, r3, #1
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	3b04      	subs	r3, #4
 8005fbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8005ff4 <pxPortInitialiseStack+0x64>)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	3b14      	subs	r3, #20
 8005fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3b04      	subs	r3, #4
 8005fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f06f 0202 	mvn.w	r2, #2
 8005fde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	3b20      	subs	r3, #32
 8005fe4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	08005ff9 	.word	0x08005ff9

08005ff8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006002:	4b13      	ldr	r3, [pc, #76]	@ (8006050 <prvTaskExitError+0x58>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600a:	d00b      	beq.n	8006024 <prvTaskExitError+0x2c>
	__asm volatile
 800600c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006010:	f383 8811 	msr	BASEPRI, r3
 8006014:	f3bf 8f6f 	isb	sy
 8006018:	f3bf 8f4f 	dsb	sy
 800601c:	60fb      	str	r3, [r7, #12]
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	e7fd      	b.n	8006020 <prvTaskExitError+0x28>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	60bb      	str	r3, [r7, #8]
}
 8006036:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006038:	bf00      	nop
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0fc      	beq.n	800603a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006040:	bf00      	nop
 8006042:	bf00      	nop
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	2000000c 	.word	0x2000000c
	...

08006060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006060:	4b07      	ldr	r3, [pc, #28]	@ (8006080 <pxCurrentTCBConst2>)
 8006062:	6819      	ldr	r1, [r3, #0]
 8006064:	6808      	ldr	r0, [r1, #0]
 8006066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606a:	f380 8809 	msr	PSP, r0
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f04f 0000 	mov.w	r0, #0
 8006076:	f380 8811 	msr	BASEPRI, r0
 800607a:	4770      	bx	lr
 800607c:	f3af 8000 	nop.w

08006080 <pxCurrentTCBConst2>:
 8006080:	20004238 	.word	0x20004238
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop

08006088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006088:	4808      	ldr	r0, [pc, #32]	@ (80060ac <prvPortStartFirstTask+0x24>)
 800608a:	6800      	ldr	r0, [r0, #0]
 800608c:	6800      	ldr	r0, [r0, #0]
 800608e:	f380 8808 	msr	MSP, r0
 8006092:	f04f 0000 	mov.w	r0, #0
 8006096:	f380 8814 	msr	CONTROL, r0
 800609a:	b662      	cpsie	i
 800609c:	b661      	cpsie	f
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	df00      	svc	0
 80060a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80060aa:	bf00      	nop
 80060ac:	e000ed08 	.word	0xe000ed08

080060b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80060b6:	4b47      	ldr	r3, [pc, #284]	@ (80061d4 <xPortStartScheduler+0x124>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a47      	ldr	r2, [pc, #284]	@ (80061d8 <xPortStartScheduler+0x128>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10b      	bne.n	80060d8 <xPortStartScheduler+0x28>
	__asm volatile
 80060c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	613b      	str	r3, [r7, #16]
}
 80060d2:	bf00      	nop
 80060d4:	bf00      	nop
 80060d6:	e7fd      	b.n	80060d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80060d8:	4b3e      	ldr	r3, [pc, #248]	@ (80061d4 <xPortStartScheduler+0x124>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a3f      	ldr	r2, [pc, #252]	@ (80061dc <xPortStartScheduler+0x12c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d10b      	bne.n	80060fa <xPortStartScheduler+0x4a>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	60fb      	str	r3, [r7, #12]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060fa:	4b39      	ldr	r3, [pc, #228]	@ (80061e0 <xPortStartScheduler+0x130>)
 80060fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	b2db      	uxtb	r3, r3
 8006104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	22ff      	movs	r2, #255	@ 0xff
 800610a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006114:	78fb      	ldrb	r3, [r7, #3]
 8006116:	b2db      	uxtb	r3, r3
 8006118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800611c:	b2da      	uxtb	r2, r3
 800611e:	4b31      	ldr	r3, [pc, #196]	@ (80061e4 <xPortStartScheduler+0x134>)
 8006120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006122:	4b31      	ldr	r3, [pc, #196]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006124:	2207      	movs	r2, #7
 8006126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006128:	e009      	b.n	800613e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800612a:	4b2f      	ldr	r3, [pc, #188]	@ (80061e8 <xPortStartScheduler+0x138>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3b01      	subs	r3, #1
 8006130:	4a2d      	ldr	r2, [pc, #180]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	b2db      	uxtb	r3, r3
 800613c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800613e:	78fb      	ldrb	r3, [r7, #3]
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006146:	2b80      	cmp	r3, #128	@ 0x80
 8006148:	d0ef      	beq.n	800612a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800614a:	4b27      	ldr	r3, [pc, #156]	@ (80061e8 <xPortStartScheduler+0x138>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f1c3 0307 	rsb	r3, r3, #7
 8006152:	2b04      	cmp	r3, #4
 8006154:	d00b      	beq.n	800616e <xPortStartScheduler+0xbe>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	60bb      	str	r3, [r7, #8]
}
 8006168:	bf00      	nop
 800616a:	bf00      	nop
 800616c:	e7fd      	b.n	800616a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800616e:	4b1e      	ldr	r3, [pc, #120]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	4a1c      	ldr	r2, [pc, #112]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006178:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <xPortStartScheduler+0x138>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006180:	4a19      	ldr	r2, [pc, #100]	@ (80061e8 <xPortStartScheduler+0x138>)
 8006182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	b2da      	uxtb	r2, r3
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800618c:	4b17      	ldr	r3, [pc, #92]	@ (80061ec <xPortStartScheduler+0x13c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a16      	ldr	r2, [pc, #88]	@ (80061ec <xPortStartScheduler+0x13c>)
 8006192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006198:	4b14      	ldr	r3, [pc, #80]	@ (80061ec <xPortStartScheduler+0x13c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a13      	ldr	r2, [pc, #76]	@ (80061ec <xPortStartScheduler+0x13c>)
 800619e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80061a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80061a4:	f000 f8da 	bl	800635c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061a8:	4b11      	ldr	r3, [pc, #68]	@ (80061f0 <xPortStartScheduler+0x140>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80061ae:	f000 f8f9 	bl	80063a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80061b2:	4b10      	ldr	r3, [pc, #64]	@ (80061f4 <xPortStartScheduler+0x144>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a0f      	ldr	r2, [pc, #60]	@ (80061f4 <xPortStartScheduler+0x144>)
 80061b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80061bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80061be:	f7ff ff63 	bl	8006088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061c2:	f000 fcaf 	bl	8006b24 <vTaskSwitchContext>
	prvTaskExitError();
 80061c6:	f7ff ff17 	bl	8005ff8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	e000ed00 	.word	0xe000ed00
 80061d8:	410fc271 	.word	0x410fc271
 80061dc:	410fc270 	.word	0x410fc270
 80061e0:	e000e400 	.word	0xe000e400
 80061e4:	20004230 	.word	0x20004230
 80061e8:	20004234 	.word	0x20004234
 80061ec:	e000ed20 	.word	0xe000ed20
 80061f0:	2000000c 	.word	0x2000000c
 80061f4:	e000ef34 	.word	0xe000ef34

080061f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	607b      	str	r3, [r7, #4]
}
 8006210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006212:	4b10      	ldr	r3, [pc, #64]	@ (8006254 <vPortEnterCritical+0x5c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3301      	adds	r3, #1
 8006218:	4a0e      	ldr	r2, [pc, #56]	@ (8006254 <vPortEnterCritical+0x5c>)
 800621a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800621c:	4b0d      	ldr	r3, [pc, #52]	@ (8006254 <vPortEnterCritical+0x5c>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d110      	bne.n	8006246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <vPortEnterCritical+0x60>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00b      	beq.n	8006246 <vPortEnterCritical+0x4e>
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	603b      	str	r3, [r7, #0]
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	e7fd      	b.n	8006242 <vPortEnterCritical+0x4a>
	}
}
 8006246:	bf00      	nop
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	2000000c 	.word	0x2000000c
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006262:	4b12      	ldr	r3, [pc, #72]	@ (80062ac <vPortExitCritical+0x50>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <vPortExitCritical+0x26>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	607b      	str	r3, [r7, #4]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006282:	4b0a      	ldr	r3, [pc, #40]	@ (80062ac <vPortExitCritical+0x50>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3b01      	subs	r3, #1
 8006288:	4a08      	ldr	r2, [pc, #32]	@ (80062ac <vPortExitCritical+0x50>)
 800628a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800628c:	4b07      	ldr	r3, [pc, #28]	@ (80062ac <vPortExitCritical+0x50>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d105      	bne.n	80062a0 <vPortExitCritical+0x44>
 8006294:	2300      	movs	r3, #0
 8006296:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800629e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	2000000c 	.word	0x2000000c

080062b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062b0:	f3ef 8009 	mrs	r0, PSP
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	4b15      	ldr	r3, [pc, #84]	@ (8006310 <pxCurrentTCBConst>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	f01e 0f10 	tst.w	lr, #16
 80062c0:	bf08      	it	eq
 80062c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80062c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	6010      	str	r0, [r2, #0]
 80062cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80062d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80062d4:	f380 8811 	msr	BASEPRI, r0
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f000 fc20 	bl	8006b24 <vTaskSwitchContext>
 80062e4:	f04f 0000 	mov.w	r0, #0
 80062e8:	f380 8811 	msr	BASEPRI, r0
 80062ec:	bc09      	pop	{r0, r3}
 80062ee:	6819      	ldr	r1, [r3, #0]
 80062f0:	6808      	ldr	r0, [r1, #0]
 80062f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f6:	f01e 0f10 	tst.w	lr, #16
 80062fa:	bf08      	it	eq
 80062fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006300:	f380 8809 	msr	PSP, r0
 8006304:	f3bf 8f6f 	isb	sy
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	f3af 8000 	nop.w

08006310 <pxCurrentTCBConst>:
 8006310:	20004238 	.word	0x20004238
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	607b      	str	r3, [r7, #4]
}
 8006330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006332:	f000 fb3d 	bl	80069b0 <xTaskIncrementTick>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800633c:	4b06      	ldr	r3, [pc, #24]	@ (8006358 <SysTick_Handler+0x40>)
 800633e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	2300      	movs	r3, #0
 8006346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f383 8811 	msr	BASEPRI, r3
}
 800634e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006350:	bf00      	nop
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006360:	4b0b      	ldr	r3, [pc, #44]	@ (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006366:	4b0b      	ldr	r3, [pc, #44]	@ (8006394 <vPortSetupTimerInterrupt+0x38>)
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <vPortSetupTimerInterrupt+0x3c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a0a      	ldr	r2, [pc, #40]	@ (800639c <vPortSetupTimerInterrupt+0x40>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	099b      	lsrs	r3, r3, #6
 8006378:	4a09      	ldr	r2, [pc, #36]	@ (80063a0 <vPortSetupTimerInterrupt+0x44>)
 800637a:	3b01      	subs	r3, #1
 800637c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800637e:	4b04      	ldr	r3, [pc, #16]	@ (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006380:	2207      	movs	r2, #7
 8006382:	601a      	str	r2, [r3, #0]
}
 8006384:	bf00      	nop
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	e000e010 	.word	0xe000e010
 8006394:	e000e018 	.word	0xe000e018
 8006398:	20000000 	.word	0x20000000
 800639c:	10624dd3 	.word	0x10624dd3
 80063a0:	e000e014 	.word	0xe000e014

080063a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80063a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80063b4 <vPortEnableVFP+0x10>
 80063a8:	6801      	ldr	r1, [r0, #0]
 80063aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80063ae:	6001      	str	r1, [r0, #0]
 80063b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80063b2:	bf00      	nop
 80063b4:	e000ed88 	.word	0xe000ed88

080063b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b08e      	sub	sp, #56	@ 0x38
 80063bc:	af04      	add	r7, sp, #16
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80063c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10b      	bne.n	80063e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80063cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d0:	f383 8811 	msr	BASEPRI, r3
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	623b      	str	r3, [r7, #32]
}
 80063de:	bf00      	nop
 80063e0:	bf00      	nop
 80063e2:	e7fd      	b.n	80063e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80063e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10b      	bne.n	8006402 <xTaskCreateStatic+0x4a>
	__asm volatile
 80063ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ee:	f383 8811 	msr	BASEPRI, r3
 80063f2:	f3bf 8f6f 	isb	sy
 80063f6:	f3bf 8f4f 	dsb	sy
 80063fa:	61fb      	str	r3, [r7, #28]
}
 80063fc:	bf00      	nop
 80063fe:	bf00      	nop
 8006400:	e7fd      	b.n	80063fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006402:	23a0      	movs	r3, #160	@ 0xa0
 8006404:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2ba0      	cmp	r3, #160	@ 0xa0
 800640a:	d00b      	beq.n	8006424 <xTaskCreateStatic+0x6c>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	61bb      	str	r3, [r7, #24]
}
 800641e:	bf00      	nop
 8006420:	bf00      	nop
 8006422:	e7fd      	b.n	8006420 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006424:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01e      	beq.n	800646a <xTaskCreateStatic+0xb2>
 800642c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800642e:	2b00      	cmp	r3, #0
 8006430:	d01b      	beq.n	800646a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006434:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800643a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643e:	2202      	movs	r2, #2
 8006440:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006444:	2300      	movs	r3, #0
 8006446:	9303      	str	r3, [sp, #12]
 8006448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644a:	9302      	str	r3, [sp, #8]
 800644c:	f107 0314 	add.w	r3, r7, #20
 8006450:	9301      	str	r3, [sp, #4]
 8006452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	68b9      	ldr	r1, [r7, #8]
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f000 f851 	bl	8006504 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006462:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006464:	f000 f8ee 	bl	8006644 <prvAddNewTaskToReadyList>
 8006468:	e001      	b.n	800646e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800646a:	2300      	movs	r3, #0
 800646c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800646e:	697b      	ldr	r3, [r7, #20]
	}
 8006470:	4618      	mov	r0, r3
 8006472:	3728      	adds	r7, #40	@ 0x28
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006478:	b580      	push	{r7, lr}
 800647a:	b08c      	sub	sp, #48	@ 0x30
 800647c:	af04      	add	r7, sp, #16
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	603b      	str	r3, [r7, #0]
 8006484:	4613      	mov	r3, r2
 8006486:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff fadd 	bl	8005a4c <pvPortMalloc>
 8006492:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00e      	beq.n	80064b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800649a:	20a0      	movs	r0, #160	@ 0xa0
 800649c:	f7ff fad6 	bl	8005a4c <pvPortMalloc>
 80064a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80064ae:	e005      	b.n	80064bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064b0:	6978      	ldr	r0, [r7, #20]
 80064b2:	f7ff fb99 	bl	8005be8 <vPortFree>
 80064b6:	e001      	b.n	80064bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064b8:	2300      	movs	r3, #0
 80064ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d017      	beq.n	80064f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80064ca:	88fa      	ldrh	r2, [r7, #6]
 80064cc:	2300      	movs	r3, #0
 80064ce:	9303      	str	r3, [sp, #12]
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	9302      	str	r3, [sp, #8]
 80064d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d6:	9301      	str	r3, [sp, #4]
 80064d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68b9      	ldr	r1, [r7, #8]
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f80f 	bl	8006504 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064e6:	69f8      	ldr	r0, [r7, #28]
 80064e8:	f000 f8ac 	bl	8006644 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80064ec:	2301      	movs	r3, #1
 80064ee:	61bb      	str	r3, [r7, #24]
 80064f0:	e002      	b.n	80064f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80064f2:	f04f 33ff 	mov.w	r3, #4294967295
 80064f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80064f8:	69bb      	ldr	r3, [r7, #24]
	}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3720      	adds	r7, #32
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b088      	sub	sp, #32
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	607a      	str	r2, [r7, #4]
 8006510:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800651c:	3b01      	subs	r3, #1
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	f023 0307 	bic.w	r3, r3, #7
 800652a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	f003 0307 	and.w	r3, r3, #7
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00b      	beq.n	800654e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
 8006546:	617b      	str	r3, [r7, #20]
}
 8006548:	bf00      	nop
 800654a:	bf00      	nop
 800654c:	e7fd      	b.n	800654a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d01f      	beq.n	8006594 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006554:	2300      	movs	r3, #0
 8006556:	61fb      	str	r3, [r7, #28]
 8006558:	e012      	b.n	8006580 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	4413      	add	r3, r2
 8006560:	7819      	ldrb	r1, [r3, #0]
 8006562:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	4413      	add	r3, r2
 8006568:	3334      	adds	r3, #52	@ 0x34
 800656a:	460a      	mov	r2, r1
 800656c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	4413      	add	r3, r2
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d006      	beq.n	8006588 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	3301      	adds	r3, #1
 800657e:	61fb      	str	r3, [r7, #28]
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	2b0f      	cmp	r3, #15
 8006584:	d9e9      	bls.n	800655a <prvInitialiseNewTask+0x56>
 8006586:	e000      	b.n	800658a <prvInitialiseNewTask+0x86>
			{
				break;
 8006588:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006592:	e003      	b.n	800659c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006596:	2200      	movs	r2, #0
 8006598:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800659c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659e:	2b06      	cmp	r3, #6
 80065a0:	d901      	bls.n	80065a6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065a2:	2306      	movs	r3, #6
 80065a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065b0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	2200      	movs	r2, #0
 80065b6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80065b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ba:	3304      	adds	r3, #4
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff fc53 	bl	8005e68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80065c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c4:	3318      	adds	r3, #24
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7ff fc4e 	bl	8005e68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80065cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d4:	f1c3 0207 	rsb	r2, r3, #7
 80065d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80065dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80065e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e4:	2200      	movs	r2, #0
 80065e6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80065ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80065f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f4:	334c      	adds	r3, #76	@ 0x4c
 80065f6:	224c      	movs	r2, #76	@ 0x4c
 80065f8:	2100      	movs	r1, #0
 80065fa:	4618      	mov	r0, r3
 80065fc:	f001 fcce 	bl	8007f9c <memset>
 8006600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006602:	4a0d      	ldr	r2, [pc, #52]	@ (8006638 <prvInitialiseNewTask+0x134>)
 8006604:	651a      	str	r2, [r3, #80]	@ 0x50
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	4a0c      	ldr	r2, [pc, #48]	@ (800663c <prvInitialiseNewTask+0x138>)
 800660a:	655a      	str	r2, [r3, #84]	@ 0x54
 800660c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660e:	4a0c      	ldr	r2, [pc, #48]	@ (8006640 <prvInitialiseNewTask+0x13c>)
 8006610:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	68f9      	ldr	r1, [r7, #12]
 8006616:	69b8      	ldr	r0, [r7, #24]
 8006618:	f7ff fcba 	bl	8005f90 <pxPortInitialiseStack>
 800661c:	4602      	mov	r2, r0
 800661e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006620:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006624:	2b00      	cmp	r3, #0
 8006626:	d002      	beq.n	800662e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800662c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800662e:	bf00      	nop
 8006630:	3720      	adds	r7, #32
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	20004364 	.word	0x20004364
 800663c:	200043cc 	.word	0x200043cc
 8006640:	20004434 	.word	0x20004434

08006644 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800664c:	f7ff fdd4 	bl	80061f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006650:	4b2a      	ldr	r3, [pc, #168]	@ (80066fc <prvAddNewTaskToReadyList+0xb8>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	3301      	adds	r3, #1
 8006656:	4a29      	ldr	r2, [pc, #164]	@ (80066fc <prvAddNewTaskToReadyList+0xb8>)
 8006658:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800665a:	4b29      	ldr	r3, [pc, #164]	@ (8006700 <prvAddNewTaskToReadyList+0xbc>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d109      	bne.n	8006676 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006662:	4a27      	ldr	r2, [pc, #156]	@ (8006700 <prvAddNewTaskToReadyList+0xbc>)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006668:	4b24      	ldr	r3, [pc, #144]	@ (80066fc <prvAddNewTaskToReadyList+0xb8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d110      	bne.n	8006692 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006670:	f000 fad4 	bl	8006c1c <prvInitialiseTaskLists>
 8006674:	e00d      	b.n	8006692 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006676:	4b23      	ldr	r3, [pc, #140]	@ (8006704 <prvAddNewTaskToReadyList+0xc0>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d109      	bne.n	8006692 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800667e:	4b20      	ldr	r3, [pc, #128]	@ (8006700 <prvAddNewTaskToReadyList+0xbc>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006688:	429a      	cmp	r2, r3
 800668a:	d802      	bhi.n	8006692 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800668c:	4a1c      	ldr	r2, [pc, #112]	@ (8006700 <prvAddNewTaskToReadyList+0xbc>)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006692:	4b1d      	ldr	r3, [pc, #116]	@ (8006708 <prvAddNewTaskToReadyList+0xc4>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3301      	adds	r3, #1
 8006698:	4a1b      	ldr	r2, [pc, #108]	@ (8006708 <prvAddNewTaskToReadyList+0xc4>)
 800669a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	2201      	movs	r2, #1
 80066a2:	409a      	lsls	r2, r3
 80066a4:	4b19      	ldr	r3, [pc, #100]	@ (800670c <prvAddNewTaskToReadyList+0xc8>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	4a18      	ldr	r2, [pc, #96]	@ (800670c <prvAddNewTaskToReadyList+0xc8>)
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b2:	4613      	mov	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4a15      	ldr	r2, [pc, #84]	@ (8006710 <prvAddNewTaskToReadyList+0xcc>)
 80066bc:	441a      	add	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f7ff fbdc 	bl	8005e82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80066ca:	f7ff fdc7 	bl	800625c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <prvAddNewTaskToReadyList+0xc0>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00e      	beq.n	80066f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80066d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006700 <prvAddNewTaskToReadyList+0xbc>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d207      	bcs.n	80066f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80066e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006714 <prvAddNewTaskToReadyList+0xd0>)
 80066e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066f4:	bf00      	nop
 80066f6:	3708      	adds	r7, #8
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	20004338 	.word	0x20004338
 8006700:	20004238 	.word	0x20004238
 8006704:	20004344 	.word	0x20004344
 8006708:	20004354 	.word	0x20004354
 800670c:	20004340 	.word	0x20004340
 8006710:	2000423c 	.word	0x2000423c
 8006714:	e000ed04 	.word	0xe000ed04

08006718 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006720:	2300      	movs	r3, #0
 8006722:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d018      	beq.n	800675c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800672a:	4b14      	ldr	r3, [pc, #80]	@ (800677c <vTaskDelay+0x64>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <vTaskDelay+0x32>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	60bb      	str	r3, [r7, #8]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800674a:	f000 f885 	bl	8006858 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800674e:	2100      	movs	r1, #0
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fb27 	bl	8006da4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006756:	f000 f88d 	bl	8006874 <xTaskResumeAll>
 800675a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d107      	bne.n	8006772 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006762:	4b07      	ldr	r3, [pc, #28]	@ (8006780 <vTaskDelay+0x68>)
 8006764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	f3bf 8f4f 	dsb	sy
 800676e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006772:	bf00      	nop
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	20004360 	.word	0x20004360
 8006780:	e000ed04 	.word	0xe000ed04

08006784 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b08a      	sub	sp, #40	@ 0x28
 8006788:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800678a:	2300      	movs	r3, #0
 800678c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800678e:	2300      	movs	r3, #0
 8006790:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006792:	463a      	mov	r2, r7
 8006794:	1d39      	adds	r1, r7, #4
 8006796:	f107 0308 	add.w	r3, r7, #8
 800679a:	4618      	mov	r0, r3
 800679c:	f7fa fc7a 	bl	8001094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80067a0:	6839      	ldr	r1, [r7, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	9202      	str	r2, [sp, #8]
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	2300      	movs	r3, #0
 80067ac:	9300      	str	r3, [sp, #0]
 80067ae:	2300      	movs	r3, #0
 80067b0:	460a      	mov	r2, r1
 80067b2:	4921      	ldr	r1, [pc, #132]	@ (8006838 <vTaskStartScheduler+0xb4>)
 80067b4:	4821      	ldr	r0, [pc, #132]	@ (800683c <vTaskStartScheduler+0xb8>)
 80067b6:	f7ff fdff 	bl	80063b8 <xTaskCreateStatic>
 80067ba:	4603      	mov	r3, r0
 80067bc:	4a20      	ldr	r2, [pc, #128]	@ (8006840 <vTaskStartScheduler+0xbc>)
 80067be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80067c0:	4b1f      	ldr	r3, [pc, #124]	@ (8006840 <vTaskStartScheduler+0xbc>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d002      	beq.n	80067ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80067c8:	2301      	movs	r3, #1
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	e001      	b.n	80067d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80067ce:	2300      	movs	r3, #0
 80067d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d11b      	bne.n	8006810 <vTaskStartScheduler+0x8c>
	__asm volatile
 80067d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	613b      	str	r3, [r7, #16]
}
 80067ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067ec:	4b15      	ldr	r3, [pc, #84]	@ (8006844 <vTaskStartScheduler+0xc0>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	334c      	adds	r3, #76	@ 0x4c
 80067f2:	4a15      	ldr	r2, [pc, #84]	@ (8006848 <vTaskStartScheduler+0xc4>)
 80067f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067f6:	4b15      	ldr	r3, [pc, #84]	@ (800684c <vTaskStartScheduler+0xc8>)
 80067f8:	f04f 32ff 	mov.w	r2, #4294967295
 80067fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067fe:	4b14      	ldr	r3, [pc, #80]	@ (8006850 <vTaskStartScheduler+0xcc>)
 8006800:	2201      	movs	r2, #1
 8006802:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006804:	4b13      	ldr	r3, [pc, #76]	@ (8006854 <vTaskStartScheduler+0xd0>)
 8006806:	2200      	movs	r2, #0
 8006808:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800680a:	f7ff fc51 	bl	80060b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800680e:	e00f      	b.n	8006830 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006816:	d10b      	bne.n	8006830 <vTaskStartScheduler+0xac>
	__asm volatile
 8006818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681c:	f383 8811 	msr	BASEPRI, r3
 8006820:	f3bf 8f6f 	isb	sy
 8006824:	f3bf 8f4f 	dsb	sy
 8006828:	60fb      	str	r3, [r7, #12]
}
 800682a:	bf00      	nop
 800682c:	bf00      	nop
 800682e:	e7fd      	b.n	800682c <vTaskStartScheduler+0xa8>
}
 8006830:	bf00      	nop
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	0800b7ac 	.word	0x0800b7ac
 800683c:	08006bed 	.word	0x08006bed
 8006840:	2000435c 	.word	0x2000435c
 8006844:	20004238 	.word	0x20004238
 8006848:	2000001c 	.word	0x2000001c
 800684c:	20004358 	.word	0x20004358
 8006850:	20004344 	.word	0x20004344
 8006854:	2000433c 	.word	0x2000433c

08006858 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006858:	b480      	push	{r7}
 800685a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800685c:	4b04      	ldr	r3, [pc, #16]	@ (8006870 <vTaskSuspendAll+0x18>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3301      	adds	r3, #1
 8006862:	4a03      	ldr	r2, [pc, #12]	@ (8006870 <vTaskSuspendAll+0x18>)
 8006864:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006866:	bf00      	nop
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr
 8006870:	20004360 	.word	0x20004360

08006874 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800687e:	2300      	movs	r3, #0
 8006880:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006882:	4b42      	ldr	r3, [pc, #264]	@ (800698c <xTaskResumeAll+0x118>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10b      	bne.n	80068a2 <xTaskResumeAll+0x2e>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	603b      	str	r3, [r7, #0]
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	e7fd      	b.n	800689e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80068a2:	f7ff fca9 	bl	80061f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80068a6:	4b39      	ldr	r3, [pc, #228]	@ (800698c <xTaskResumeAll+0x118>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	4a37      	ldr	r2, [pc, #220]	@ (800698c <xTaskResumeAll+0x118>)
 80068ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068b0:	4b36      	ldr	r3, [pc, #216]	@ (800698c <xTaskResumeAll+0x118>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d161      	bne.n	800697c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80068b8:	4b35      	ldr	r3, [pc, #212]	@ (8006990 <xTaskResumeAll+0x11c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d05d      	beq.n	800697c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068c0:	e02e      	b.n	8006920 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068c2:	4b34      	ldr	r3, [pc, #208]	@ (8006994 <xTaskResumeAll+0x120>)
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3318      	adds	r3, #24
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff fb34 	bl	8005f3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4618      	mov	r0, r3
 80068da:	f7ff fb2f 	bl	8005f3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e2:	2201      	movs	r2, #1
 80068e4:	409a      	lsls	r2, r3
 80068e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006998 <xTaskResumeAll+0x124>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	4a2a      	ldr	r2, [pc, #168]	@ (8006998 <xTaskResumeAll+0x124>)
 80068ee:	6013      	str	r3, [r2, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068f4:	4613      	mov	r3, r2
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	4413      	add	r3, r2
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	4a27      	ldr	r2, [pc, #156]	@ (800699c <xTaskResumeAll+0x128>)
 80068fe:	441a      	add	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	3304      	adds	r3, #4
 8006904:	4619      	mov	r1, r3
 8006906:	4610      	mov	r0, r2
 8006908:	f7ff fabb 	bl	8005e82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006910:	4b23      	ldr	r3, [pc, #140]	@ (80069a0 <xTaskResumeAll+0x12c>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006916:	429a      	cmp	r2, r3
 8006918:	d302      	bcc.n	8006920 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800691a:	4b22      	ldr	r3, [pc, #136]	@ (80069a4 <xTaskResumeAll+0x130>)
 800691c:	2201      	movs	r2, #1
 800691e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006920:	4b1c      	ldr	r3, [pc, #112]	@ (8006994 <xTaskResumeAll+0x120>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1cc      	bne.n	80068c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800692e:	f000 fa19 	bl	8006d64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006932:	4b1d      	ldr	r3, [pc, #116]	@ (80069a8 <xTaskResumeAll+0x134>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d010      	beq.n	8006960 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800693e:	f000 f837 	bl	80069b0 <xTaskIncrementTick>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006948:	4b16      	ldr	r3, [pc, #88]	@ (80069a4 <xTaskResumeAll+0x130>)
 800694a:	2201      	movs	r2, #1
 800694c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	3b01      	subs	r3, #1
 8006952:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1f1      	bne.n	800693e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800695a:	4b13      	ldr	r3, [pc, #76]	@ (80069a8 <xTaskResumeAll+0x134>)
 800695c:	2200      	movs	r2, #0
 800695e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006960:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <xTaskResumeAll+0x130>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d009      	beq.n	800697c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006968:	2301      	movs	r3, #1
 800696a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800696c:	4b0f      	ldr	r3, [pc, #60]	@ (80069ac <xTaskResumeAll+0x138>)
 800696e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800697c:	f7ff fc6e 	bl	800625c <vPortExitCritical>

	return xAlreadyYielded;
 8006980:	68bb      	ldr	r3, [r7, #8]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20004360 	.word	0x20004360
 8006990:	20004338 	.word	0x20004338
 8006994:	200042f8 	.word	0x200042f8
 8006998:	20004340 	.word	0x20004340
 800699c:	2000423c 	.word	0x2000423c
 80069a0:	20004238 	.word	0x20004238
 80069a4:	2000434c 	.word	0x2000434c
 80069a8:	20004348 	.word	0x20004348
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80069b6:	2300      	movs	r3, #0
 80069b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069ba:	4b4f      	ldr	r3, [pc, #316]	@ (8006af8 <xTaskIncrementTick+0x148>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f040 808f 	bne.w	8006ae2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069c4:	4b4d      	ldr	r3, [pc, #308]	@ (8006afc <xTaskIncrementTick+0x14c>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3301      	adds	r3, #1
 80069ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069cc:	4a4b      	ldr	r2, [pc, #300]	@ (8006afc <xTaskIncrementTick+0x14c>)
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d121      	bne.n	8006a1c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80069d8:	4b49      	ldr	r3, [pc, #292]	@ (8006b00 <xTaskIncrementTick+0x150>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00b      	beq.n	80069fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	603b      	str	r3, [r7, #0]
}
 80069f4:	bf00      	nop
 80069f6:	bf00      	nop
 80069f8:	e7fd      	b.n	80069f6 <xTaskIncrementTick+0x46>
 80069fa:	4b41      	ldr	r3, [pc, #260]	@ (8006b00 <xTaskIncrementTick+0x150>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	60fb      	str	r3, [r7, #12]
 8006a00:	4b40      	ldr	r3, [pc, #256]	@ (8006b04 <xTaskIncrementTick+0x154>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a3e      	ldr	r2, [pc, #248]	@ (8006b00 <xTaskIncrementTick+0x150>)
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	4a3e      	ldr	r2, [pc, #248]	@ (8006b04 <xTaskIncrementTick+0x154>)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6013      	str	r3, [r2, #0]
 8006a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8006b08 <xTaskIncrementTick+0x158>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3301      	adds	r3, #1
 8006a14:	4a3c      	ldr	r2, [pc, #240]	@ (8006b08 <xTaskIncrementTick+0x158>)
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	f000 f9a4 	bl	8006d64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8006b0c <xTaskIncrementTick+0x15c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d348      	bcc.n	8006ab8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a26:	4b36      	ldr	r3, [pc, #216]	@ (8006b00 <xTaskIncrementTick+0x150>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d104      	bne.n	8006a3a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a30:	4b36      	ldr	r3, [pc, #216]	@ (8006b0c <xTaskIncrementTick+0x15c>)
 8006a32:	f04f 32ff 	mov.w	r2, #4294967295
 8006a36:	601a      	str	r2, [r3, #0]
					break;
 8006a38:	e03e      	b.n	8006ab8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a3a:	4b31      	ldr	r3, [pc, #196]	@ (8006b00 <xTaskIncrementTick+0x150>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d203      	bcs.n	8006a5a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a52:	4a2e      	ldr	r2, [pc, #184]	@ (8006b0c <xTaskIncrementTick+0x15c>)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a58:	e02e      	b.n	8006ab8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff fa6c 	bl	8005f3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d004      	beq.n	8006a76 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	3318      	adds	r3, #24
 8006a70:	4618      	mov	r0, r3
 8006a72:	f7ff fa63 	bl	8005f3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	409a      	lsls	r2, r3
 8006a7e:	4b24      	ldr	r3, [pc, #144]	@ (8006b10 <xTaskIncrementTick+0x160>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	4a22      	ldr	r2, [pc, #136]	@ (8006b10 <xTaskIncrementTick+0x160>)
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	4a1f      	ldr	r2, [pc, #124]	@ (8006b14 <xTaskIncrementTick+0x164>)
 8006a96:	441a      	add	r2, r3
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	4610      	mov	r0, r2
 8006aa0:	f7ff f9ef 	bl	8005e82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b18 <xTaskIncrementTick+0x168>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d3b9      	bcc.n	8006a26 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ab6:	e7b6      	b.n	8006a26 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ab8:	4b17      	ldr	r3, [pc, #92]	@ (8006b18 <xTaskIncrementTick+0x168>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006abe:	4915      	ldr	r1, [pc, #84]	@ (8006b14 <xTaskIncrementTick+0x164>)
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	440b      	add	r3, r1
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d901      	bls.n	8006ad4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ad4:	4b11      	ldr	r3, [pc, #68]	@ (8006b1c <xTaskIncrementTick+0x16c>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d007      	beq.n	8006aec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006adc:	2301      	movs	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	e004      	b.n	8006aec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <xTaskIncrementTick+0x170>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8006b20 <xTaskIncrementTick+0x170>)
 8006aea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006aec:	697b      	ldr	r3, [r7, #20]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3718      	adds	r7, #24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20004360 	.word	0x20004360
 8006afc:	2000433c 	.word	0x2000433c
 8006b00:	200042f0 	.word	0x200042f0
 8006b04:	200042f4 	.word	0x200042f4
 8006b08:	20004350 	.word	0x20004350
 8006b0c:	20004358 	.word	0x20004358
 8006b10:	20004340 	.word	0x20004340
 8006b14:	2000423c 	.word	0x2000423c
 8006b18:	20004238 	.word	0x20004238
 8006b1c:	2000434c 	.word	0x2000434c
 8006b20:	20004348 	.word	0x20004348

08006b24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b24:	b480      	push	{r7}
 8006b26:	b087      	sub	sp, #28
 8006b28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd4 <vTaskSwitchContext+0xb0>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d003      	beq.n	8006b3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b32:	4b29      	ldr	r3, [pc, #164]	@ (8006bd8 <vTaskSwitchContext+0xb4>)
 8006b34:	2201      	movs	r2, #1
 8006b36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b38:	e045      	b.n	8006bc6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006b3a:	4b27      	ldr	r3, [pc, #156]	@ (8006bd8 <vTaskSwitchContext+0xb4>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b40:	4b26      	ldr	r3, [pc, #152]	@ (8006bdc <vTaskSwitchContext+0xb8>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	fab3 f383 	clz	r3, r3
 8006b4c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006b4e:	7afb      	ldrb	r3, [r7, #11]
 8006b50:	f1c3 031f 	rsb	r3, r3, #31
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	4922      	ldr	r1, [pc, #136]	@ (8006be0 <vTaskSwitchContext+0xbc>)
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	440b      	add	r3, r1
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10b      	bne.n	8006b82 <vTaskSwitchContext+0x5e>
	__asm volatile
 8006b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6e:	f383 8811 	msr	BASEPRI, r3
 8006b72:	f3bf 8f6f 	isb	sy
 8006b76:	f3bf 8f4f 	dsb	sy
 8006b7a:	607b      	str	r3, [r7, #4]
}
 8006b7c:	bf00      	nop
 8006b7e:	bf00      	nop
 8006b80:	e7fd      	b.n	8006b7e <vTaskSwitchContext+0x5a>
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	4613      	mov	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4a14      	ldr	r2, [pc, #80]	@ (8006be0 <vTaskSwitchContext+0xbc>)
 8006b8e:	4413      	add	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	3308      	adds	r3, #8
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d104      	bne.n	8006bb2 <vTaskSwitchContext+0x8e>
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	605a      	str	r2, [r3, #4]
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8006be4 <vTaskSwitchContext+0xc0>)
 8006bba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006bbc:	4b09      	ldr	r3, [pc, #36]	@ (8006be4 <vTaskSwitchContext+0xc0>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	334c      	adds	r3, #76	@ 0x4c
 8006bc2:	4a09      	ldr	r2, [pc, #36]	@ (8006be8 <vTaskSwitchContext+0xc4>)
 8006bc4:	6013      	str	r3, [r2, #0]
}
 8006bc6:	bf00      	nop
 8006bc8:	371c      	adds	r7, #28
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	20004360 	.word	0x20004360
 8006bd8:	2000434c 	.word	0x2000434c
 8006bdc:	20004340 	.word	0x20004340
 8006be0:	2000423c 	.word	0x2000423c
 8006be4:	20004238 	.word	0x20004238
 8006be8:	2000001c 	.word	0x2000001c

08006bec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006bf4:	f000 f852 	bl	8006c9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006bf8:	4b06      	ldr	r3, [pc, #24]	@ (8006c14 <prvIdleTask+0x28>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d9f9      	bls.n	8006bf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c00:	4b05      	ldr	r3, [pc, #20]	@ (8006c18 <prvIdleTask+0x2c>)
 8006c02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c06:	601a      	str	r2, [r3, #0]
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c10:	e7f0      	b.n	8006bf4 <prvIdleTask+0x8>
 8006c12:	bf00      	nop
 8006c14:	2000423c 	.word	0x2000423c
 8006c18:	e000ed04 	.word	0xe000ed04

08006c1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c22:	2300      	movs	r3, #0
 8006c24:	607b      	str	r3, [r7, #4]
 8006c26:	e00c      	b.n	8006c42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4413      	add	r3, r2
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4a12      	ldr	r2, [pc, #72]	@ (8006c7c <prvInitialiseTaskLists+0x60>)
 8006c34:	4413      	add	r3, r2
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7ff f8f6 	bl	8005e28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	607b      	str	r3, [r7, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2b06      	cmp	r3, #6
 8006c46:	d9ef      	bls.n	8006c28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c48:	480d      	ldr	r0, [pc, #52]	@ (8006c80 <prvInitialiseTaskLists+0x64>)
 8006c4a:	f7ff f8ed 	bl	8005e28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c4e:	480d      	ldr	r0, [pc, #52]	@ (8006c84 <prvInitialiseTaskLists+0x68>)
 8006c50:	f7ff f8ea 	bl	8005e28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c54:	480c      	ldr	r0, [pc, #48]	@ (8006c88 <prvInitialiseTaskLists+0x6c>)
 8006c56:	f7ff f8e7 	bl	8005e28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c5a:	480c      	ldr	r0, [pc, #48]	@ (8006c8c <prvInitialiseTaskLists+0x70>)
 8006c5c:	f7ff f8e4 	bl	8005e28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c60:	480b      	ldr	r0, [pc, #44]	@ (8006c90 <prvInitialiseTaskLists+0x74>)
 8006c62:	f7ff f8e1 	bl	8005e28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c66:	4b0b      	ldr	r3, [pc, #44]	@ (8006c94 <prvInitialiseTaskLists+0x78>)
 8006c68:	4a05      	ldr	r2, [pc, #20]	@ (8006c80 <prvInitialiseTaskLists+0x64>)
 8006c6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <prvInitialiseTaskLists+0x7c>)
 8006c6e:	4a05      	ldr	r2, [pc, #20]	@ (8006c84 <prvInitialiseTaskLists+0x68>)
 8006c70:	601a      	str	r2, [r3, #0]
}
 8006c72:	bf00      	nop
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	2000423c 	.word	0x2000423c
 8006c80:	200042c8 	.word	0x200042c8
 8006c84:	200042dc 	.word	0x200042dc
 8006c88:	200042f8 	.word	0x200042f8
 8006c8c:	2000430c 	.word	0x2000430c
 8006c90:	20004324 	.word	0x20004324
 8006c94:	200042f0 	.word	0x200042f0
 8006c98:	200042f4 	.word	0x200042f4

08006c9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ca2:	e019      	b.n	8006cd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ca4:	f7ff faa8 	bl	80061f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ca8:	4b10      	ldr	r3, [pc, #64]	@ (8006cec <prvCheckTasksWaitingTermination+0x50>)
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7ff f941 	bl	8005f3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006cba:	4b0d      	ldr	r3, [pc, #52]	@ (8006cf0 <prvCheckTasksWaitingTermination+0x54>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8006cf0 <prvCheckTasksWaitingTermination+0x54>)
 8006cc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <prvCheckTasksWaitingTermination+0x58>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	4a0a      	ldr	r2, [pc, #40]	@ (8006cf4 <prvCheckTasksWaitingTermination+0x58>)
 8006ccc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006cce:	f7ff fac5 	bl	800625c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f810 	bl	8006cf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cd8:	4b06      	ldr	r3, [pc, #24]	@ (8006cf4 <prvCheckTasksWaitingTermination+0x58>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e1      	bne.n	8006ca4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ce0:	bf00      	nop
 8006ce2:	bf00      	nop
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	2000430c 	.word	0x2000430c
 8006cf0:	20004338 	.word	0x20004338
 8006cf4:	20004320 	.word	0x20004320

08006cf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	334c      	adds	r3, #76	@ 0x4c
 8006d04:	4618      	mov	r0, r3
 8006d06:	f001 f965 	bl	8007fd4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d108      	bne.n	8006d26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fe ff65 	bl	8005be8 <vPortFree>
				vPortFree( pxTCB );
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7fe ff62 	bl	8005be8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d24:	e019      	b.n	8006d5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d103      	bne.n	8006d38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7fe ff59 	bl	8005be8 <vPortFree>
	}
 8006d36:	e010      	b.n	8006d5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d00b      	beq.n	8006d5a <prvDeleteTCB+0x62>
	__asm volatile
 8006d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d46:	f383 8811 	msr	BASEPRI, r3
 8006d4a:	f3bf 8f6f 	isb	sy
 8006d4e:	f3bf 8f4f 	dsb	sy
 8006d52:	60fb      	str	r3, [r7, #12]
}
 8006d54:	bf00      	nop
 8006d56:	bf00      	nop
 8006d58:	e7fd      	b.n	8006d56 <prvDeleteTCB+0x5e>
	}
 8006d5a:	bf00      	nop
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d74:	4b0a      	ldr	r3, [pc, #40]	@ (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d7c:	e008      	b.n	8006d90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d7e:	4b07      	ldr	r3, [pc, #28]	@ (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	4a04      	ldr	r2, [pc, #16]	@ (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d8e:	6013      	str	r3, [r2, #0]
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	200042f0 	.word	0x200042f0
 8006da0:	20004358 	.word	0x20004358

08006da4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006dae:	4b29      	ldr	r3, [pc, #164]	@ (8006e54 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006db4:	4b28      	ldr	r3, [pc, #160]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	3304      	adds	r3, #4
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff f8be 	bl	8005f3c <uxListRemove>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006dc6:	4b24      	ldr	r3, [pc, #144]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	2201      	movs	r2, #1
 8006dce:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd2:	43da      	mvns	r2, r3
 8006dd4:	4b21      	ldr	r3, [pc, #132]	@ (8006e5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4013      	ands	r3, r2
 8006dda:	4a20      	ldr	r2, [pc, #128]	@ (8006e5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006ddc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de4:	d10a      	bne.n	8006dfc <prvAddCurrentTaskToDelayedList+0x58>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d007      	beq.n	8006dfc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dec:	4b1a      	ldr	r3, [pc, #104]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	3304      	adds	r3, #4
 8006df2:	4619      	mov	r1, r3
 8006df4:	481a      	ldr	r0, [pc, #104]	@ (8006e60 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006df6:	f7ff f844 	bl	8005e82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006dfa:	e026      	b.n	8006e4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4413      	add	r3, r2
 8006e02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e04:	4b14      	ldr	r3, [pc, #80]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e0c:	68ba      	ldr	r2, [r7, #8]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d209      	bcs.n	8006e28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e14:	4b13      	ldr	r3, [pc, #76]	@ (8006e64 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	4b0f      	ldr	r3, [pc, #60]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	4619      	mov	r1, r3
 8006e20:	4610      	mov	r0, r2
 8006e22:	f7ff f852 	bl	8005eca <vListInsert>
}
 8006e26:	e010      	b.n	8006e4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e28:	4b0f      	ldr	r3, [pc, #60]	@ (8006e68 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3304      	adds	r3, #4
 8006e32:	4619      	mov	r1, r3
 8006e34:	4610      	mov	r0, r2
 8006e36:	f7ff f848 	bl	8005eca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d202      	bcs.n	8006e4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006e44:	4a09      	ldr	r2, [pc, #36]	@ (8006e6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6013      	str	r3, [r2, #0]
}
 8006e4a:	bf00      	nop
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	2000433c 	.word	0x2000433c
 8006e58:	20004238 	.word	0x20004238
 8006e5c:	20004340 	.word	0x20004340
 8006e60:	20004324 	.word	0x20004324
 8006e64:	200042f4 	.word	0x200042f4
 8006e68:	200042f0 	.word	0x200042f0
 8006e6c:	20004358 	.word	0x20004358

08006e70 <__cvt>:
 8006e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	ec57 6b10 	vmov	r6, r7, d0
 8006e78:	2f00      	cmp	r7, #0
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	463b      	mov	r3, r7
 8006e80:	bfbb      	ittet	lt
 8006e82:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e86:	461f      	movlt	r7, r3
 8006e88:	2300      	movge	r3, #0
 8006e8a:	232d      	movlt	r3, #45	@ 0x2d
 8006e8c:	700b      	strb	r3, [r1, #0]
 8006e8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e90:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e94:	4691      	mov	r9, r2
 8006e96:	f023 0820 	bic.w	r8, r3, #32
 8006e9a:	bfbc      	itt	lt
 8006e9c:	4632      	movlt	r2, r6
 8006e9e:	4616      	movlt	r6, r2
 8006ea0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ea4:	d005      	beq.n	8006eb2 <__cvt+0x42>
 8006ea6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006eaa:	d100      	bne.n	8006eae <__cvt+0x3e>
 8006eac:	3401      	adds	r4, #1
 8006eae:	2102      	movs	r1, #2
 8006eb0:	e000      	b.n	8006eb4 <__cvt+0x44>
 8006eb2:	2103      	movs	r1, #3
 8006eb4:	ab03      	add	r3, sp, #12
 8006eb6:	9301      	str	r3, [sp, #4]
 8006eb8:	ab02      	add	r3, sp, #8
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	ec47 6b10 	vmov	d0, r6, r7
 8006ec0:	4653      	mov	r3, sl
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	f001 f9dc 	bl	8008280 <_dtoa_r>
 8006ec8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ecc:	4605      	mov	r5, r0
 8006ece:	d119      	bne.n	8006f04 <__cvt+0x94>
 8006ed0:	f019 0f01 	tst.w	r9, #1
 8006ed4:	d00e      	beq.n	8006ef4 <__cvt+0x84>
 8006ed6:	eb00 0904 	add.w	r9, r0, r4
 8006eda:	2200      	movs	r2, #0
 8006edc:	2300      	movs	r3, #0
 8006ede:	4630      	mov	r0, r6
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	f7f9 fdf9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ee6:	b108      	cbz	r0, 8006eec <__cvt+0x7c>
 8006ee8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006eec:	2230      	movs	r2, #48	@ 0x30
 8006eee:	9b03      	ldr	r3, [sp, #12]
 8006ef0:	454b      	cmp	r3, r9
 8006ef2:	d31e      	bcc.n	8006f32 <__cvt+0xc2>
 8006ef4:	9b03      	ldr	r3, [sp, #12]
 8006ef6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ef8:	1b5b      	subs	r3, r3, r5
 8006efa:	4628      	mov	r0, r5
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	b004      	add	sp, #16
 8006f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f08:	eb00 0904 	add.w	r9, r0, r4
 8006f0c:	d1e5      	bne.n	8006eda <__cvt+0x6a>
 8006f0e:	7803      	ldrb	r3, [r0, #0]
 8006f10:	2b30      	cmp	r3, #48	@ 0x30
 8006f12:	d10a      	bne.n	8006f2a <__cvt+0xba>
 8006f14:	2200      	movs	r2, #0
 8006f16:	2300      	movs	r3, #0
 8006f18:	4630      	mov	r0, r6
 8006f1a:	4639      	mov	r1, r7
 8006f1c:	f7f9 fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f20:	b918      	cbnz	r0, 8006f2a <__cvt+0xba>
 8006f22:	f1c4 0401 	rsb	r4, r4, #1
 8006f26:	f8ca 4000 	str.w	r4, [sl]
 8006f2a:	f8da 3000 	ldr.w	r3, [sl]
 8006f2e:	4499      	add	r9, r3
 8006f30:	e7d3      	b.n	8006eda <__cvt+0x6a>
 8006f32:	1c59      	adds	r1, r3, #1
 8006f34:	9103      	str	r1, [sp, #12]
 8006f36:	701a      	strb	r2, [r3, #0]
 8006f38:	e7d9      	b.n	8006eee <__cvt+0x7e>

08006f3a <__exponent>:
 8006f3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f3c:	2900      	cmp	r1, #0
 8006f3e:	bfba      	itte	lt
 8006f40:	4249      	neglt	r1, r1
 8006f42:	232d      	movlt	r3, #45	@ 0x2d
 8006f44:	232b      	movge	r3, #43	@ 0x2b
 8006f46:	2909      	cmp	r1, #9
 8006f48:	7002      	strb	r2, [r0, #0]
 8006f4a:	7043      	strb	r3, [r0, #1]
 8006f4c:	dd29      	ble.n	8006fa2 <__exponent+0x68>
 8006f4e:	f10d 0307 	add.w	r3, sp, #7
 8006f52:	461d      	mov	r5, r3
 8006f54:	270a      	movs	r7, #10
 8006f56:	461a      	mov	r2, r3
 8006f58:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f5c:	fb07 1416 	mls	r4, r7, r6, r1
 8006f60:	3430      	adds	r4, #48	@ 0x30
 8006f62:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f66:	460c      	mov	r4, r1
 8006f68:	2c63      	cmp	r4, #99	@ 0x63
 8006f6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f6e:	4631      	mov	r1, r6
 8006f70:	dcf1      	bgt.n	8006f56 <__exponent+0x1c>
 8006f72:	3130      	adds	r1, #48	@ 0x30
 8006f74:	1e94      	subs	r4, r2, #2
 8006f76:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f7a:	1c41      	adds	r1, r0, #1
 8006f7c:	4623      	mov	r3, r4
 8006f7e:	42ab      	cmp	r3, r5
 8006f80:	d30a      	bcc.n	8006f98 <__exponent+0x5e>
 8006f82:	f10d 0309 	add.w	r3, sp, #9
 8006f86:	1a9b      	subs	r3, r3, r2
 8006f88:	42ac      	cmp	r4, r5
 8006f8a:	bf88      	it	hi
 8006f8c:	2300      	movhi	r3, #0
 8006f8e:	3302      	adds	r3, #2
 8006f90:	4403      	add	r3, r0
 8006f92:	1a18      	subs	r0, r3, r0
 8006f94:	b003      	add	sp, #12
 8006f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f98:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f9c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006fa0:	e7ed      	b.n	8006f7e <__exponent+0x44>
 8006fa2:	2330      	movs	r3, #48	@ 0x30
 8006fa4:	3130      	adds	r1, #48	@ 0x30
 8006fa6:	7083      	strb	r3, [r0, #2]
 8006fa8:	70c1      	strb	r1, [r0, #3]
 8006faa:	1d03      	adds	r3, r0, #4
 8006fac:	e7f1      	b.n	8006f92 <__exponent+0x58>
	...

08006fb0 <_printf_float>:
 8006fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb4:	b08d      	sub	sp, #52	@ 0x34
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	461f      	mov	r7, r3
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	f000 fff3 	bl	8007fac <_localeconv_r>
 8006fc6:	6803      	ldr	r3, [r0, #0]
 8006fc8:	9304      	str	r3, [sp, #16]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7f9 f958 	bl	8000280 <strlen>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fd4:	f8d8 3000 	ldr.w	r3, [r8]
 8006fd8:	9005      	str	r0, [sp, #20]
 8006fda:	3307      	adds	r3, #7
 8006fdc:	f023 0307 	bic.w	r3, r3, #7
 8006fe0:	f103 0208 	add.w	r2, r3, #8
 8006fe4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006fe8:	f8d4 b000 	ldr.w	fp, [r4]
 8006fec:	f8c8 2000 	str.w	r2, [r8]
 8006ff0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ff4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ff8:	9307      	str	r3, [sp, #28]
 8006ffa:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ffe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007002:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007006:	4b9c      	ldr	r3, [pc, #624]	@ (8007278 <_printf_float+0x2c8>)
 8007008:	f04f 32ff 	mov.w	r2, #4294967295
 800700c:	f7f9 fd96 	bl	8000b3c <__aeabi_dcmpun>
 8007010:	bb70      	cbnz	r0, 8007070 <_printf_float+0xc0>
 8007012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007016:	4b98      	ldr	r3, [pc, #608]	@ (8007278 <_printf_float+0x2c8>)
 8007018:	f04f 32ff 	mov.w	r2, #4294967295
 800701c:	f7f9 fd70 	bl	8000b00 <__aeabi_dcmple>
 8007020:	bb30      	cbnz	r0, 8007070 <_printf_float+0xc0>
 8007022:	2200      	movs	r2, #0
 8007024:	2300      	movs	r3, #0
 8007026:	4640      	mov	r0, r8
 8007028:	4649      	mov	r1, r9
 800702a:	f7f9 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800702e:	b110      	cbz	r0, 8007036 <_printf_float+0x86>
 8007030:	232d      	movs	r3, #45	@ 0x2d
 8007032:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007036:	4a91      	ldr	r2, [pc, #580]	@ (800727c <_printf_float+0x2cc>)
 8007038:	4b91      	ldr	r3, [pc, #580]	@ (8007280 <_printf_float+0x2d0>)
 800703a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800703e:	bf94      	ite	ls
 8007040:	4690      	movls	r8, r2
 8007042:	4698      	movhi	r8, r3
 8007044:	2303      	movs	r3, #3
 8007046:	6123      	str	r3, [r4, #16]
 8007048:	f02b 0304 	bic.w	r3, fp, #4
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	f04f 0900 	mov.w	r9, #0
 8007052:	9700      	str	r7, [sp, #0]
 8007054:	4633      	mov	r3, r6
 8007056:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007058:	4621      	mov	r1, r4
 800705a:	4628      	mov	r0, r5
 800705c:	f000 f9d2 	bl	8007404 <_printf_common>
 8007060:	3001      	adds	r0, #1
 8007062:	f040 808d 	bne.w	8007180 <_printf_float+0x1d0>
 8007066:	f04f 30ff 	mov.w	r0, #4294967295
 800706a:	b00d      	add	sp, #52	@ 0x34
 800706c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007070:	4642      	mov	r2, r8
 8007072:	464b      	mov	r3, r9
 8007074:	4640      	mov	r0, r8
 8007076:	4649      	mov	r1, r9
 8007078:	f7f9 fd60 	bl	8000b3c <__aeabi_dcmpun>
 800707c:	b140      	cbz	r0, 8007090 <_printf_float+0xe0>
 800707e:	464b      	mov	r3, r9
 8007080:	2b00      	cmp	r3, #0
 8007082:	bfbc      	itt	lt
 8007084:	232d      	movlt	r3, #45	@ 0x2d
 8007086:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800708a:	4a7e      	ldr	r2, [pc, #504]	@ (8007284 <_printf_float+0x2d4>)
 800708c:	4b7e      	ldr	r3, [pc, #504]	@ (8007288 <_printf_float+0x2d8>)
 800708e:	e7d4      	b.n	800703a <_printf_float+0x8a>
 8007090:	6863      	ldr	r3, [r4, #4]
 8007092:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007096:	9206      	str	r2, [sp, #24]
 8007098:	1c5a      	adds	r2, r3, #1
 800709a:	d13b      	bne.n	8007114 <_printf_float+0x164>
 800709c:	2306      	movs	r3, #6
 800709e:	6063      	str	r3, [r4, #4]
 80070a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80070a4:	2300      	movs	r3, #0
 80070a6:	6022      	str	r2, [r4, #0]
 80070a8:	9303      	str	r3, [sp, #12]
 80070aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80070ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80070b0:	ab09      	add	r3, sp, #36	@ 0x24
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	6861      	ldr	r1, [r4, #4]
 80070b6:	ec49 8b10 	vmov	d0, r8, r9
 80070ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80070be:	4628      	mov	r0, r5
 80070c0:	f7ff fed6 	bl	8006e70 <__cvt>
 80070c4:	9b06      	ldr	r3, [sp, #24]
 80070c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80070c8:	2b47      	cmp	r3, #71	@ 0x47
 80070ca:	4680      	mov	r8, r0
 80070cc:	d129      	bne.n	8007122 <_printf_float+0x172>
 80070ce:	1cc8      	adds	r0, r1, #3
 80070d0:	db02      	blt.n	80070d8 <_printf_float+0x128>
 80070d2:	6863      	ldr	r3, [r4, #4]
 80070d4:	4299      	cmp	r1, r3
 80070d6:	dd41      	ble.n	800715c <_printf_float+0x1ac>
 80070d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80070dc:	fa5f fa8a 	uxtb.w	sl, sl
 80070e0:	3901      	subs	r1, #1
 80070e2:	4652      	mov	r2, sl
 80070e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80070e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80070ea:	f7ff ff26 	bl	8006f3a <__exponent>
 80070ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070f0:	1813      	adds	r3, r2, r0
 80070f2:	2a01      	cmp	r2, #1
 80070f4:	4681      	mov	r9, r0
 80070f6:	6123      	str	r3, [r4, #16]
 80070f8:	dc02      	bgt.n	8007100 <_printf_float+0x150>
 80070fa:	6822      	ldr	r2, [r4, #0]
 80070fc:	07d2      	lsls	r2, r2, #31
 80070fe:	d501      	bpl.n	8007104 <_printf_float+0x154>
 8007100:	3301      	adds	r3, #1
 8007102:	6123      	str	r3, [r4, #16]
 8007104:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007108:	2b00      	cmp	r3, #0
 800710a:	d0a2      	beq.n	8007052 <_printf_float+0xa2>
 800710c:	232d      	movs	r3, #45	@ 0x2d
 800710e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007112:	e79e      	b.n	8007052 <_printf_float+0xa2>
 8007114:	9a06      	ldr	r2, [sp, #24]
 8007116:	2a47      	cmp	r2, #71	@ 0x47
 8007118:	d1c2      	bne.n	80070a0 <_printf_float+0xf0>
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1c0      	bne.n	80070a0 <_printf_float+0xf0>
 800711e:	2301      	movs	r3, #1
 8007120:	e7bd      	b.n	800709e <_printf_float+0xee>
 8007122:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007126:	d9db      	bls.n	80070e0 <_printf_float+0x130>
 8007128:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800712c:	d118      	bne.n	8007160 <_printf_float+0x1b0>
 800712e:	2900      	cmp	r1, #0
 8007130:	6863      	ldr	r3, [r4, #4]
 8007132:	dd0b      	ble.n	800714c <_printf_float+0x19c>
 8007134:	6121      	str	r1, [r4, #16]
 8007136:	b913      	cbnz	r3, 800713e <_printf_float+0x18e>
 8007138:	6822      	ldr	r2, [r4, #0]
 800713a:	07d0      	lsls	r0, r2, #31
 800713c:	d502      	bpl.n	8007144 <_printf_float+0x194>
 800713e:	3301      	adds	r3, #1
 8007140:	440b      	add	r3, r1
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007146:	f04f 0900 	mov.w	r9, #0
 800714a:	e7db      	b.n	8007104 <_printf_float+0x154>
 800714c:	b913      	cbnz	r3, 8007154 <_printf_float+0x1a4>
 800714e:	6822      	ldr	r2, [r4, #0]
 8007150:	07d2      	lsls	r2, r2, #31
 8007152:	d501      	bpl.n	8007158 <_printf_float+0x1a8>
 8007154:	3302      	adds	r3, #2
 8007156:	e7f4      	b.n	8007142 <_printf_float+0x192>
 8007158:	2301      	movs	r3, #1
 800715a:	e7f2      	b.n	8007142 <_printf_float+0x192>
 800715c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007162:	4299      	cmp	r1, r3
 8007164:	db05      	blt.n	8007172 <_printf_float+0x1c2>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	6121      	str	r1, [r4, #16]
 800716a:	07d8      	lsls	r0, r3, #31
 800716c:	d5ea      	bpl.n	8007144 <_printf_float+0x194>
 800716e:	1c4b      	adds	r3, r1, #1
 8007170:	e7e7      	b.n	8007142 <_printf_float+0x192>
 8007172:	2900      	cmp	r1, #0
 8007174:	bfd4      	ite	le
 8007176:	f1c1 0202 	rsble	r2, r1, #2
 800717a:	2201      	movgt	r2, #1
 800717c:	4413      	add	r3, r2
 800717e:	e7e0      	b.n	8007142 <_printf_float+0x192>
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	055a      	lsls	r2, r3, #21
 8007184:	d407      	bmi.n	8007196 <_printf_float+0x1e6>
 8007186:	6923      	ldr	r3, [r4, #16]
 8007188:	4642      	mov	r2, r8
 800718a:	4631      	mov	r1, r6
 800718c:	4628      	mov	r0, r5
 800718e:	47b8      	blx	r7
 8007190:	3001      	adds	r0, #1
 8007192:	d12b      	bne.n	80071ec <_printf_float+0x23c>
 8007194:	e767      	b.n	8007066 <_printf_float+0xb6>
 8007196:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800719a:	f240 80dd 	bls.w	8007358 <_printf_float+0x3a8>
 800719e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071a2:	2200      	movs	r2, #0
 80071a4:	2300      	movs	r3, #0
 80071a6:	f7f9 fc97 	bl	8000ad8 <__aeabi_dcmpeq>
 80071aa:	2800      	cmp	r0, #0
 80071ac:	d033      	beq.n	8007216 <_printf_float+0x266>
 80071ae:	4a37      	ldr	r2, [pc, #220]	@ (800728c <_printf_float+0x2dc>)
 80071b0:	2301      	movs	r3, #1
 80071b2:	4631      	mov	r1, r6
 80071b4:	4628      	mov	r0, r5
 80071b6:	47b8      	blx	r7
 80071b8:	3001      	adds	r0, #1
 80071ba:	f43f af54 	beq.w	8007066 <_printf_float+0xb6>
 80071be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80071c2:	4543      	cmp	r3, r8
 80071c4:	db02      	blt.n	80071cc <_printf_float+0x21c>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	07d8      	lsls	r0, r3, #31
 80071ca:	d50f      	bpl.n	80071ec <_printf_float+0x23c>
 80071cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d0:	4631      	mov	r1, r6
 80071d2:	4628      	mov	r0, r5
 80071d4:	47b8      	blx	r7
 80071d6:	3001      	adds	r0, #1
 80071d8:	f43f af45 	beq.w	8007066 <_printf_float+0xb6>
 80071dc:	f04f 0900 	mov.w	r9, #0
 80071e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80071e4:	f104 0a1a 	add.w	sl, r4, #26
 80071e8:	45c8      	cmp	r8, r9
 80071ea:	dc09      	bgt.n	8007200 <_printf_float+0x250>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	079b      	lsls	r3, r3, #30
 80071f0:	f100 8103 	bmi.w	80073fa <_printf_float+0x44a>
 80071f4:	68e0      	ldr	r0, [r4, #12]
 80071f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071f8:	4298      	cmp	r0, r3
 80071fa:	bfb8      	it	lt
 80071fc:	4618      	movlt	r0, r3
 80071fe:	e734      	b.n	800706a <_printf_float+0xba>
 8007200:	2301      	movs	r3, #1
 8007202:	4652      	mov	r2, sl
 8007204:	4631      	mov	r1, r6
 8007206:	4628      	mov	r0, r5
 8007208:	47b8      	blx	r7
 800720a:	3001      	adds	r0, #1
 800720c:	f43f af2b 	beq.w	8007066 <_printf_float+0xb6>
 8007210:	f109 0901 	add.w	r9, r9, #1
 8007214:	e7e8      	b.n	80071e8 <_printf_float+0x238>
 8007216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007218:	2b00      	cmp	r3, #0
 800721a:	dc39      	bgt.n	8007290 <_printf_float+0x2e0>
 800721c:	4a1b      	ldr	r2, [pc, #108]	@ (800728c <_printf_float+0x2dc>)
 800721e:	2301      	movs	r3, #1
 8007220:	4631      	mov	r1, r6
 8007222:	4628      	mov	r0, r5
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	f43f af1d 	beq.w	8007066 <_printf_float+0xb6>
 800722c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007230:	ea59 0303 	orrs.w	r3, r9, r3
 8007234:	d102      	bne.n	800723c <_printf_float+0x28c>
 8007236:	6823      	ldr	r3, [r4, #0]
 8007238:	07d9      	lsls	r1, r3, #31
 800723a:	d5d7      	bpl.n	80071ec <_printf_float+0x23c>
 800723c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007240:	4631      	mov	r1, r6
 8007242:	4628      	mov	r0, r5
 8007244:	47b8      	blx	r7
 8007246:	3001      	adds	r0, #1
 8007248:	f43f af0d 	beq.w	8007066 <_printf_float+0xb6>
 800724c:	f04f 0a00 	mov.w	sl, #0
 8007250:	f104 0b1a 	add.w	fp, r4, #26
 8007254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007256:	425b      	negs	r3, r3
 8007258:	4553      	cmp	r3, sl
 800725a:	dc01      	bgt.n	8007260 <_printf_float+0x2b0>
 800725c:	464b      	mov	r3, r9
 800725e:	e793      	b.n	8007188 <_printf_float+0x1d8>
 8007260:	2301      	movs	r3, #1
 8007262:	465a      	mov	r2, fp
 8007264:	4631      	mov	r1, r6
 8007266:	4628      	mov	r0, r5
 8007268:	47b8      	blx	r7
 800726a:	3001      	adds	r0, #1
 800726c:	f43f aefb 	beq.w	8007066 <_printf_float+0xb6>
 8007270:	f10a 0a01 	add.w	sl, sl, #1
 8007274:	e7ee      	b.n	8007254 <_printf_float+0x2a4>
 8007276:	bf00      	nop
 8007278:	7fefffff 	.word	0x7fefffff
 800727c:	0800b7cc 	.word	0x0800b7cc
 8007280:	0800b7d0 	.word	0x0800b7d0
 8007284:	0800b7d4 	.word	0x0800b7d4
 8007288:	0800b7d8 	.word	0x0800b7d8
 800728c:	0800b7dc 	.word	0x0800b7dc
 8007290:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007292:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007296:	4553      	cmp	r3, sl
 8007298:	bfa8      	it	ge
 800729a:	4653      	movge	r3, sl
 800729c:	2b00      	cmp	r3, #0
 800729e:	4699      	mov	r9, r3
 80072a0:	dc36      	bgt.n	8007310 <_printf_float+0x360>
 80072a2:	f04f 0b00 	mov.w	fp, #0
 80072a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072aa:	f104 021a 	add.w	r2, r4, #26
 80072ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80072b0:	9306      	str	r3, [sp, #24]
 80072b2:	eba3 0309 	sub.w	r3, r3, r9
 80072b6:	455b      	cmp	r3, fp
 80072b8:	dc31      	bgt.n	800731e <_printf_float+0x36e>
 80072ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072bc:	459a      	cmp	sl, r3
 80072be:	dc3a      	bgt.n	8007336 <_printf_float+0x386>
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	07da      	lsls	r2, r3, #31
 80072c4:	d437      	bmi.n	8007336 <_printf_float+0x386>
 80072c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c8:	ebaa 0903 	sub.w	r9, sl, r3
 80072cc:	9b06      	ldr	r3, [sp, #24]
 80072ce:	ebaa 0303 	sub.w	r3, sl, r3
 80072d2:	4599      	cmp	r9, r3
 80072d4:	bfa8      	it	ge
 80072d6:	4699      	movge	r9, r3
 80072d8:	f1b9 0f00 	cmp.w	r9, #0
 80072dc:	dc33      	bgt.n	8007346 <_printf_float+0x396>
 80072de:	f04f 0800 	mov.w	r8, #0
 80072e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072e6:	f104 0b1a 	add.w	fp, r4, #26
 80072ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ec:	ebaa 0303 	sub.w	r3, sl, r3
 80072f0:	eba3 0309 	sub.w	r3, r3, r9
 80072f4:	4543      	cmp	r3, r8
 80072f6:	f77f af79 	ble.w	80071ec <_printf_float+0x23c>
 80072fa:	2301      	movs	r3, #1
 80072fc:	465a      	mov	r2, fp
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f aeae 	beq.w	8007066 <_printf_float+0xb6>
 800730a:	f108 0801 	add.w	r8, r8, #1
 800730e:	e7ec      	b.n	80072ea <_printf_float+0x33a>
 8007310:	4642      	mov	r2, r8
 8007312:	4631      	mov	r1, r6
 8007314:	4628      	mov	r0, r5
 8007316:	47b8      	blx	r7
 8007318:	3001      	adds	r0, #1
 800731a:	d1c2      	bne.n	80072a2 <_printf_float+0x2f2>
 800731c:	e6a3      	b.n	8007066 <_printf_float+0xb6>
 800731e:	2301      	movs	r3, #1
 8007320:	4631      	mov	r1, r6
 8007322:	4628      	mov	r0, r5
 8007324:	9206      	str	r2, [sp, #24]
 8007326:	47b8      	blx	r7
 8007328:	3001      	adds	r0, #1
 800732a:	f43f ae9c 	beq.w	8007066 <_printf_float+0xb6>
 800732e:	9a06      	ldr	r2, [sp, #24]
 8007330:	f10b 0b01 	add.w	fp, fp, #1
 8007334:	e7bb      	b.n	80072ae <_printf_float+0x2fe>
 8007336:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800733a:	4631      	mov	r1, r6
 800733c:	4628      	mov	r0, r5
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	d1c0      	bne.n	80072c6 <_printf_float+0x316>
 8007344:	e68f      	b.n	8007066 <_printf_float+0xb6>
 8007346:	9a06      	ldr	r2, [sp, #24]
 8007348:	464b      	mov	r3, r9
 800734a:	4442      	add	r2, r8
 800734c:	4631      	mov	r1, r6
 800734e:	4628      	mov	r0, r5
 8007350:	47b8      	blx	r7
 8007352:	3001      	adds	r0, #1
 8007354:	d1c3      	bne.n	80072de <_printf_float+0x32e>
 8007356:	e686      	b.n	8007066 <_printf_float+0xb6>
 8007358:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800735c:	f1ba 0f01 	cmp.w	sl, #1
 8007360:	dc01      	bgt.n	8007366 <_printf_float+0x3b6>
 8007362:	07db      	lsls	r3, r3, #31
 8007364:	d536      	bpl.n	80073d4 <_printf_float+0x424>
 8007366:	2301      	movs	r3, #1
 8007368:	4642      	mov	r2, r8
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	f43f ae78 	beq.w	8007066 <_printf_float+0xb6>
 8007376:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800737a:	4631      	mov	r1, r6
 800737c:	4628      	mov	r0, r5
 800737e:	47b8      	blx	r7
 8007380:	3001      	adds	r0, #1
 8007382:	f43f ae70 	beq.w	8007066 <_printf_float+0xb6>
 8007386:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800738a:	2200      	movs	r2, #0
 800738c:	2300      	movs	r3, #0
 800738e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007392:	f7f9 fba1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007396:	b9c0      	cbnz	r0, 80073ca <_printf_float+0x41a>
 8007398:	4653      	mov	r3, sl
 800739a:	f108 0201 	add.w	r2, r8, #1
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	d10c      	bne.n	80073c2 <_printf_float+0x412>
 80073a8:	e65d      	b.n	8007066 <_printf_float+0xb6>
 80073aa:	2301      	movs	r3, #1
 80073ac:	465a      	mov	r2, fp
 80073ae:	4631      	mov	r1, r6
 80073b0:	4628      	mov	r0, r5
 80073b2:	47b8      	blx	r7
 80073b4:	3001      	adds	r0, #1
 80073b6:	f43f ae56 	beq.w	8007066 <_printf_float+0xb6>
 80073ba:	f108 0801 	add.w	r8, r8, #1
 80073be:	45d0      	cmp	r8, sl
 80073c0:	dbf3      	blt.n	80073aa <_printf_float+0x3fa>
 80073c2:	464b      	mov	r3, r9
 80073c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80073c8:	e6df      	b.n	800718a <_printf_float+0x1da>
 80073ca:	f04f 0800 	mov.w	r8, #0
 80073ce:	f104 0b1a 	add.w	fp, r4, #26
 80073d2:	e7f4      	b.n	80073be <_printf_float+0x40e>
 80073d4:	2301      	movs	r3, #1
 80073d6:	4642      	mov	r2, r8
 80073d8:	e7e1      	b.n	800739e <_printf_float+0x3ee>
 80073da:	2301      	movs	r3, #1
 80073dc:	464a      	mov	r2, r9
 80073de:	4631      	mov	r1, r6
 80073e0:	4628      	mov	r0, r5
 80073e2:	47b8      	blx	r7
 80073e4:	3001      	adds	r0, #1
 80073e6:	f43f ae3e 	beq.w	8007066 <_printf_float+0xb6>
 80073ea:	f108 0801 	add.w	r8, r8, #1
 80073ee:	68e3      	ldr	r3, [r4, #12]
 80073f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073f2:	1a5b      	subs	r3, r3, r1
 80073f4:	4543      	cmp	r3, r8
 80073f6:	dcf0      	bgt.n	80073da <_printf_float+0x42a>
 80073f8:	e6fc      	b.n	80071f4 <_printf_float+0x244>
 80073fa:	f04f 0800 	mov.w	r8, #0
 80073fe:	f104 0919 	add.w	r9, r4, #25
 8007402:	e7f4      	b.n	80073ee <_printf_float+0x43e>

08007404 <_printf_common>:
 8007404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007408:	4616      	mov	r6, r2
 800740a:	4698      	mov	r8, r3
 800740c:	688a      	ldr	r2, [r1, #8]
 800740e:	690b      	ldr	r3, [r1, #16]
 8007410:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007414:	4293      	cmp	r3, r2
 8007416:	bfb8      	it	lt
 8007418:	4613      	movlt	r3, r2
 800741a:	6033      	str	r3, [r6, #0]
 800741c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007420:	4607      	mov	r7, r0
 8007422:	460c      	mov	r4, r1
 8007424:	b10a      	cbz	r2, 800742a <_printf_common+0x26>
 8007426:	3301      	adds	r3, #1
 8007428:	6033      	str	r3, [r6, #0]
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	0699      	lsls	r1, r3, #26
 800742e:	bf42      	ittt	mi
 8007430:	6833      	ldrmi	r3, [r6, #0]
 8007432:	3302      	addmi	r3, #2
 8007434:	6033      	strmi	r3, [r6, #0]
 8007436:	6825      	ldr	r5, [r4, #0]
 8007438:	f015 0506 	ands.w	r5, r5, #6
 800743c:	d106      	bne.n	800744c <_printf_common+0x48>
 800743e:	f104 0a19 	add.w	sl, r4, #25
 8007442:	68e3      	ldr	r3, [r4, #12]
 8007444:	6832      	ldr	r2, [r6, #0]
 8007446:	1a9b      	subs	r3, r3, r2
 8007448:	42ab      	cmp	r3, r5
 800744a:	dc26      	bgt.n	800749a <_printf_common+0x96>
 800744c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007450:	6822      	ldr	r2, [r4, #0]
 8007452:	3b00      	subs	r3, #0
 8007454:	bf18      	it	ne
 8007456:	2301      	movne	r3, #1
 8007458:	0692      	lsls	r2, r2, #26
 800745a:	d42b      	bmi.n	80074b4 <_printf_common+0xb0>
 800745c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007460:	4641      	mov	r1, r8
 8007462:	4638      	mov	r0, r7
 8007464:	47c8      	blx	r9
 8007466:	3001      	adds	r0, #1
 8007468:	d01e      	beq.n	80074a8 <_printf_common+0xa4>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	6922      	ldr	r2, [r4, #16]
 800746e:	f003 0306 	and.w	r3, r3, #6
 8007472:	2b04      	cmp	r3, #4
 8007474:	bf02      	ittt	eq
 8007476:	68e5      	ldreq	r5, [r4, #12]
 8007478:	6833      	ldreq	r3, [r6, #0]
 800747a:	1aed      	subeq	r5, r5, r3
 800747c:	68a3      	ldr	r3, [r4, #8]
 800747e:	bf0c      	ite	eq
 8007480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007484:	2500      	movne	r5, #0
 8007486:	4293      	cmp	r3, r2
 8007488:	bfc4      	itt	gt
 800748a:	1a9b      	subgt	r3, r3, r2
 800748c:	18ed      	addgt	r5, r5, r3
 800748e:	2600      	movs	r6, #0
 8007490:	341a      	adds	r4, #26
 8007492:	42b5      	cmp	r5, r6
 8007494:	d11a      	bne.n	80074cc <_printf_common+0xc8>
 8007496:	2000      	movs	r0, #0
 8007498:	e008      	b.n	80074ac <_printf_common+0xa8>
 800749a:	2301      	movs	r3, #1
 800749c:	4652      	mov	r2, sl
 800749e:	4641      	mov	r1, r8
 80074a0:	4638      	mov	r0, r7
 80074a2:	47c8      	blx	r9
 80074a4:	3001      	adds	r0, #1
 80074a6:	d103      	bne.n	80074b0 <_printf_common+0xac>
 80074a8:	f04f 30ff 	mov.w	r0, #4294967295
 80074ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b0:	3501      	adds	r5, #1
 80074b2:	e7c6      	b.n	8007442 <_printf_common+0x3e>
 80074b4:	18e1      	adds	r1, r4, r3
 80074b6:	1c5a      	adds	r2, r3, #1
 80074b8:	2030      	movs	r0, #48	@ 0x30
 80074ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074be:	4422      	add	r2, r4
 80074c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074c8:	3302      	adds	r3, #2
 80074ca:	e7c7      	b.n	800745c <_printf_common+0x58>
 80074cc:	2301      	movs	r3, #1
 80074ce:	4622      	mov	r2, r4
 80074d0:	4641      	mov	r1, r8
 80074d2:	4638      	mov	r0, r7
 80074d4:	47c8      	blx	r9
 80074d6:	3001      	adds	r0, #1
 80074d8:	d0e6      	beq.n	80074a8 <_printf_common+0xa4>
 80074da:	3601      	adds	r6, #1
 80074dc:	e7d9      	b.n	8007492 <_printf_common+0x8e>
	...

080074e0 <_printf_i>:
 80074e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074e4:	7e0f      	ldrb	r7, [r1, #24]
 80074e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074e8:	2f78      	cmp	r7, #120	@ 0x78
 80074ea:	4691      	mov	r9, r2
 80074ec:	4680      	mov	r8, r0
 80074ee:	460c      	mov	r4, r1
 80074f0:	469a      	mov	sl, r3
 80074f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074f6:	d807      	bhi.n	8007508 <_printf_i+0x28>
 80074f8:	2f62      	cmp	r7, #98	@ 0x62
 80074fa:	d80a      	bhi.n	8007512 <_printf_i+0x32>
 80074fc:	2f00      	cmp	r7, #0
 80074fe:	f000 80d2 	beq.w	80076a6 <_printf_i+0x1c6>
 8007502:	2f58      	cmp	r7, #88	@ 0x58
 8007504:	f000 80b9 	beq.w	800767a <_printf_i+0x19a>
 8007508:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800750c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007510:	e03a      	b.n	8007588 <_printf_i+0xa8>
 8007512:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007516:	2b15      	cmp	r3, #21
 8007518:	d8f6      	bhi.n	8007508 <_printf_i+0x28>
 800751a:	a101      	add	r1, pc, #4	@ (adr r1, 8007520 <_printf_i+0x40>)
 800751c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007520:	08007579 	.word	0x08007579
 8007524:	0800758d 	.word	0x0800758d
 8007528:	08007509 	.word	0x08007509
 800752c:	08007509 	.word	0x08007509
 8007530:	08007509 	.word	0x08007509
 8007534:	08007509 	.word	0x08007509
 8007538:	0800758d 	.word	0x0800758d
 800753c:	08007509 	.word	0x08007509
 8007540:	08007509 	.word	0x08007509
 8007544:	08007509 	.word	0x08007509
 8007548:	08007509 	.word	0x08007509
 800754c:	0800768d 	.word	0x0800768d
 8007550:	080075b7 	.word	0x080075b7
 8007554:	08007647 	.word	0x08007647
 8007558:	08007509 	.word	0x08007509
 800755c:	08007509 	.word	0x08007509
 8007560:	080076af 	.word	0x080076af
 8007564:	08007509 	.word	0x08007509
 8007568:	080075b7 	.word	0x080075b7
 800756c:	08007509 	.word	0x08007509
 8007570:	08007509 	.word	0x08007509
 8007574:	0800764f 	.word	0x0800764f
 8007578:	6833      	ldr	r3, [r6, #0]
 800757a:	1d1a      	adds	r2, r3, #4
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6032      	str	r2, [r6, #0]
 8007580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007584:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007588:	2301      	movs	r3, #1
 800758a:	e09d      	b.n	80076c8 <_printf_i+0x1e8>
 800758c:	6833      	ldr	r3, [r6, #0]
 800758e:	6820      	ldr	r0, [r4, #0]
 8007590:	1d19      	adds	r1, r3, #4
 8007592:	6031      	str	r1, [r6, #0]
 8007594:	0606      	lsls	r6, r0, #24
 8007596:	d501      	bpl.n	800759c <_printf_i+0xbc>
 8007598:	681d      	ldr	r5, [r3, #0]
 800759a:	e003      	b.n	80075a4 <_printf_i+0xc4>
 800759c:	0645      	lsls	r5, r0, #25
 800759e:	d5fb      	bpl.n	8007598 <_printf_i+0xb8>
 80075a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80075a4:	2d00      	cmp	r5, #0
 80075a6:	da03      	bge.n	80075b0 <_printf_i+0xd0>
 80075a8:	232d      	movs	r3, #45	@ 0x2d
 80075aa:	426d      	negs	r5, r5
 80075ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075b0:	4859      	ldr	r0, [pc, #356]	@ (8007718 <_printf_i+0x238>)
 80075b2:	230a      	movs	r3, #10
 80075b4:	e011      	b.n	80075da <_printf_i+0xfa>
 80075b6:	6821      	ldr	r1, [r4, #0]
 80075b8:	6833      	ldr	r3, [r6, #0]
 80075ba:	0608      	lsls	r0, r1, #24
 80075bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80075c0:	d402      	bmi.n	80075c8 <_printf_i+0xe8>
 80075c2:	0649      	lsls	r1, r1, #25
 80075c4:	bf48      	it	mi
 80075c6:	b2ad      	uxthmi	r5, r5
 80075c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80075ca:	4853      	ldr	r0, [pc, #332]	@ (8007718 <_printf_i+0x238>)
 80075cc:	6033      	str	r3, [r6, #0]
 80075ce:	bf14      	ite	ne
 80075d0:	230a      	movne	r3, #10
 80075d2:	2308      	moveq	r3, #8
 80075d4:	2100      	movs	r1, #0
 80075d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075da:	6866      	ldr	r6, [r4, #4]
 80075dc:	60a6      	str	r6, [r4, #8]
 80075de:	2e00      	cmp	r6, #0
 80075e0:	bfa2      	ittt	ge
 80075e2:	6821      	ldrge	r1, [r4, #0]
 80075e4:	f021 0104 	bicge.w	r1, r1, #4
 80075e8:	6021      	strge	r1, [r4, #0]
 80075ea:	b90d      	cbnz	r5, 80075f0 <_printf_i+0x110>
 80075ec:	2e00      	cmp	r6, #0
 80075ee:	d04b      	beq.n	8007688 <_printf_i+0x1a8>
 80075f0:	4616      	mov	r6, r2
 80075f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80075f6:	fb03 5711 	mls	r7, r3, r1, r5
 80075fa:	5dc7      	ldrb	r7, [r0, r7]
 80075fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007600:	462f      	mov	r7, r5
 8007602:	42bb      	cmp	r3, r7
 8007604:	460d      	mov	r5, r1
 8007606:	d9f4      	bls.n	80075f2 <_printf_i+0x112>
 8007608:	2b08      	cmp	r3, #8
 800760a:	d10b      	bne.n	8007624 <_printf_i+0x144>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	07df      	lsls	r7, r3, #31
 8007610:	d508      	bpl.n	8007624 <_printf_i+0x144>
 8007612:	6923      	ldr	r3, [r4, #16]
 8007614:	6861      	ldr	r1, [r4, #4]
 8007616:	4299      	cmp	r1, r3
 8007618:	bfde      	ittt	le
 800761a:	2330      	movle	r3, #48	@ 0x30
 800761c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007620:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007624:	1b92      	subs	r2, r2, r6
 8007626:	6122      	str	r2, [r4, #16]
 8007628:	f8cd a000 	str.w	sl, [sp]
 800762c:	464b      	mov	r3, r9
 800762e:	aa03      	add	r2, sp, #12
 8007630:	4621      	mov	r1, r4
 8007632:	4640      	mov	r0, r8
 8007634:	f7ff fee6 	bl	8007404 <_printf_common>
 8007638:	3001      	adds	r0, #1
 800763a:	d14a      	bne.n	80076d2 <_printf_i+0x1f2>
 800763c:	f04f 30ff 	mov.w	r0, #4294967295
 8007640:	b004      	add	sp, #16
 8007642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007646:	6823      	ldr	r3, [r4, #0]
 8007648:	f043 0320 	orr.w	r3, r3, #32
 800764c:	6023      	str	r3, [r4, #0]
 800764e:	4833      	ldr	r0, [pc, #204]	@ (800771c <_printf_i+0x23c>)
 8007650:	2778      	movs	r7, #120	@ 0x78
 8007652:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	6831      	ldr	r1, [r6, #0]
 800765a:	061f      	lsls	r7, r3, #24
 800765c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007660:	d402      	bmi.n	8007668 <_printf_i+0x188>
 8007662:	065f      	lsls	r7, r3, #25
 8007664:	bf48      	it	mi
 8007666:	b2ad      	uxthmi	r5, r5
 8007668:	6031      	str	r1, [r6, #0]
 800766a:	07d9      	lsls	r1, r3, #31
 800766c:	bf44      	itt	mi
 800766e:	f043 0320 	orrmi.w	r3, r3, #32
 8007672:	6023      	strmi	r3, [r4, #0]
 8007674:	b11d      	cbz	r5, 800767e <_printf_i+0x19e>
 8007676:	2310      	movs	r3, #16
 8007678:	e7ac      	b.n	80075d4 <_printf_i+0xf4>
 800767a:	4827      	ldr	r0, [pc, #156]	@ (8007718 <_printf_i+0x238>)
 800767c:	e7e9      	b.n	8007652 <_printf_i+0x172>
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	f023 0320 	bic.w	r3, r3, #32
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	e7f6      	b.n	8007676 <_printf_i+0x196>
 8007688:	4616      	mov	r6, r2
 800768a:	e7bd      	b.n	8007608 <_printf_i+0x128>
 800768c:	6833      	ldr	r3, [r6, #0]
 800768e:	6825      	ldr	r5, [r4, #0]
 8007690:	6961      	ldr	r1, [r4, #20]
 8007692:	1d18      	adds	r0, r3, #4
 8007694:	6030      	str	r0, [r6, #0]
 8007696:	062e      	lsls	r6, r5, #24
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	d501      	bpl.n	80076a0 <_printf_i+0x1c0>
 800769c:	6019      	str	r1, [r3, #0]
 800769e:	e002      	b.n	80076a6 <_printf_i+0x1c6>
 80076a0:	0668      	lsls	r0, r5, #25
 80076a2:	d5fb      	bpl.n	800769c <_printf_i+0x1bc>
 80076a4:	8019      	strh	r1, [r3, #0]
 80076a6:	2300      	movs	r3, #0
 80076a8:	6123      	str	r3, [r4, #16]
 80076aa:	4616      	mov	r6, r2
 80076ac:	e7bc      	b.n	8007628 <_printf_i+0x148>
 80076ae:	6833      	ldr	r3, [r6, #0]
 80076b0:	1d1a      	adds	r2, r3, #4
 80076b2:	6032      	str	r2, [r6, #0]
 80076b4:	681e      	ldr	r6, [r3, #0]
 80076b6:	6862      	ldr	r2, [r4, #4]
 80076b8:	2100      	movs	r1, #0
 80076ba:	4630      	mov	r0, r6
 80076bc:	f7f8 fd90 	bl	80001e0 <memchr>
 80076c0:	b108      	cbz	r0, 80076c6 <_printf_i+0x1e6>
 80076c2:	1b80      	subs	r0, r0, r6
 80076c4:	6060      	str	r0, [r4, #4]
 80076c6:	6863      	ldr	r3, [r4, #4]
 80076c8:	6123      	str	r3, [r4, #16]
 80076ca:	2300      	movs	r3, #0
 80076cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d0:	e7aa      	b.n	8007628 <_printf_i+0x148>
 80076d2:	6923      	ldr	r3, [r4, #16]
 80076d4:	4632      	mov	r2, r6
 80076d6:	4649      	mov	r1, r9
 80076d8:	4640      	mov	r0, r8
 80076da:	47d0      	blx	sl
 80076dc:	3001      	adds	r0, #1
 80076de:	d0ad      	beq.n	800763c <_printf_i+0x15c>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	079b      	lsls	r3, r3, #30
 80076e4:	d413      	bmi.n	800770e <_printf_i+0x22e>
 80076e6:	68e0      	ldr	r0, [r4, #12]
 80076e8:	9b03      	ldr	r3, [sp, #12]
 80076ea:	4298      	cmp	r0, r3
 80076ec:	bfb8      	it	lt
 80076ee:	4618      	movlt	r0, r3
 80076f0:	e7a6      	b.n	8007640 <_printf_i+0x160>
 80076f2:	2301      	movs	r3, #1
 80076f4:	4632      	mov	r2, r6
 80076f6:	4649      	mov	r1, r9
 80076f8:	4640      	mov	r0, r8
 80076fa:	47d0      	blx	sl
 80076fc:	3001      	adds	r0, #1
 80076fe:	d09d      	beq.n	800763c <_printf_i+0x15c>
 8007700:	3501      	adds	r5, #1
 8007702:	68e3      	ldr	r3, [r4, #12]
 8007704:	9903      	ldr	r1, [sp, #12]
 8007706:	1a5b      	subs	r3, r3, r1
 8007708:	42ab      	cmp	r3, r5
 800770a:	dcf2      	bgt.n	80076f2 <_printf_i+0x212>
 800770c:	e7eb      	b.n	80076e6 <_printf_i+0x206>
 800770e:	2500      	movs	r5, #0
 8007710:	f104 0619 	add.w	r6, r4, #25
 8007714:	e7f5      	b.n	8007702 <_printf_i+0x222>
 8007716:	bf00      	nop
 8007718:	0800b7de 	.word	0x0800b7de
 800771c:	0800b7ef 	.word	0x0800b7ef

08007720 <_scanf_float>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	b087      	sub	sp, #28
 8007726:	4617      	mov	r7, r2
 8007728:	9303      	str	r3, [sp, #12]
 800772a:	688b      	ldr	r3, [r1, #8]
 800772c:	1e5a      	subs	r2, r3, #1
 800772e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007732:	bf81      	itttt	hi
 8007734:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007738:	eb03 0b05 	addhi.w	fp, r3, r5
 800773c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007740:	608b      	strhi	r3, [r1, #8]
 8007742:	680b      	ldr	r3, [r1, #0]
 8007744:	460a      	mov	r2, r1
 8007746:	f04f 0500 	mov.w	r5, #0
 800774a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800774e:	f842 3b1c 	str.w	r3, [r2], #28
 8007752:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007756:	4680      	mov	r8, r0
 8007758:	460c      	mov	r4, r1
 800775a:	bf98      	it	ls
 800775c:	f04f 0b00 	movls.w	fp, #0
 8007760:	9201      	str	r2, [sp, #4]
 8007762:	4616      	mov	r6, r2
 8007764:	46aa      	mov	sl, r5
 8007766:	46a9      	mov	r9, r5
 8007768:	9502      	str	r5, [sp, #8]
 800776a:	68a2      	ldr	r2, [r4, #8]
 800776c:	b152      	cbz	r2, 8007784 <_scanf_float+0x64>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	2b4e      	cmp	r3, #78	@ 0x4e
 8007774:	d864      	bhi.n	8007840 <_scanf_float+0x120>
 8007776:	2b40      	cmp	r3, #64	@ 0x40
 8007778:	d83c      	bhi.n	80077f4 <_scanf_float+0xd4>
 800777a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800777e:	b2c8      	uxtb	r0, r1
 8007780:	280e      	cmp	r0, #14
 8007782:	d93a      	bls.n	80077fa <_scanf_float+0xda>
 8007784:	f1b9 0f00 	cmp.w	r9, #0
 8007788:	d003      	beq.n	8007792 <_scanf_float+0x72>
 800778a:	6823      	ldr	r3, [r4, #0]
 800778c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007796:	f1ba 0f01 	cmp.w	sl, #1
 800779a:	f200 8117 	bhi.w	80079cc <_scanf_float+0x2ac>
 800779e:	9b01      	ldr	r3, [sp, #4]
 80077a0:	429e      	cmp	r6, r3
 80077a2:	f200 8108 	bhi.w	80079b6 <_scanf_float+0x296>
 80077a6:	2001      	movs	r0, #1
 80077a8:	b007      	add	sp, #28
 80077aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ae:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80077b2:	2a0d      	cmp	r2, #13
 80077b4:	d8e6      	bhi.n	8007784 <_scanf_float+0x64>
 80077b6:	a101      	add	r1, pc, #4	@ (adr r1, 80077bc <_scanf_float+0x9c>)
 80077b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80077bc:	08007903 	.word	0x08007903
 80077c0:	08007785 	.word	0x08007785
 80077c4:	08007785 	.word	0x08007785
 80077c8:	08007785 	.word	0x08007785
 80077cc:	08007963 	.word	0x08007963
 80077d0:	0800793b 	.word	0x0800793b
 80077d4:	08007785 	.word	0x08007785
 80077d8:	08007785 	.word	0x08007785
 80077dc:	08007911 	.word	0x08007911
 80077e0:	08007785 	.word	0x08007785
 80077e4:	08007785 	.word	0x08007785
 80077e8:	08007785 	.word	0x08007785
 80077ec:	08007785 	.word	0x08007785
 80077f0:	080078c9 	.word	0x080078c9
 80077f4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80077f8:	e7db      	b.n	80077b2 <_scanf_float+0x92>
 80077fa:	290e      	cmp	r1, #14
 80077fc:	d8c2      	bhi.n	8007784 <_scanf_float+0x64>
 80077fe:	a001      	add	r0, pc, #4	@ (adr r0, 8007804 <_scanf_float+0xe4>)
 8007800:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007804:	080078b9 	.word	0x080078b9
 8007808:	08007785 	.word	0x08007785
 800780c:	080078b9 	.word	0x080078b9
 8007810:	0800794f 	.word	0x0800794f
 8007814:	08007785 	.word	0x08007785
 8007818:	08007861 	.word	0x08007861
 800781c:	0800789f 	.word	0x0800789f
 8007820:	0800789f 	.word	0x0800789f
 8007824:	0800789f 	.word	0x0800789f
 8007828:	0800789f 	.word	0x0800789f
 800782c:	0800789f 	.word	0x0800789f
 8007830:	0800789f 	.word	0x0800789f
 8007834:	0800789f 	.word	0x0800789f
 8007838:	0800789f 	.word	0x0800789f
 800783c:	0800789f 	.word	0x0800789f
 8007840:	2b6e      	cmp	r3, #110	@ 0x6e
 8007842:	d809      	bhi.n	8007858 <_scanf_float+0x138>
 8007844:	2b60      	cmp	r3, #96	@ 0x60
 8007846:	d8b2      	bhi.n	80077ae <_scanf_float+0x8e>
 8007848:	2b54      	cmp	r3, #84	@ 0x54
 800784a:	d07b      	beq.n	8007944 <_scanf_float+0x224>
 800784c:	2b59      	cmp	r3, #89	@ 0x59
 800784e:	d199      	bne.n	8007784 <_scanf_float+0x64>
 8007850:	2d07      	cmp	r5, #7
 8007852:	d197      	bne.n	8007784 <_scanf_float+0x64>
 8007854:	2508      	movs	r5, #8
 8007856:	e02c      	b.n	80078b2 <_scanf_float+0x192>
 8007858:	2b74      	cmp	r3, #116	@ 0x74
 800785a:	d073      	beq.n	8007944 <_scanf_float+0x224>
 800785c:	2b79      	cmp	r3, #121	@ 0x79
 800785e:	e7f6      	b.n	800784e <_scanf_float+0x12e>
 8007860:	6821      	ldr	r1, [r4, #0]
 8007862:	05c8      	lsls	r0, r1, #23
 8007864:	d51b      	bpl.n	800789e <_scanf_float+0x17e>
 8007866:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800786a:	6021      	str	r1, [r4, #0]
 800786c:	f109 0901 	add.w	r9, r9, #1
 8007870:	f1bb 0f00 	cmp.w	fp, #0
 8007874:	d003      	beq.n	800787e <_scanf_float+0x15e>
 8007876:	3201      	adds	r2, #1
 8007878:	f10b 3bff 	add.w	fp, fp, #4294967295
 800787c:	60a2      	str	r2, [r4, #8]
 800787e:	68a3      	ldr	r3, [r4, #8]
 8007880:	3b01      	subs	r3, #1
 8007882:	60a3      	str	r3, [r4, #8]
 8007884:	6923      	ldr	r3, [r4, #16]
 8007886:	3301      	adds	r3, #1
 8007888:	6123      	str	r3, [r4, #16]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	3b01      	subs	r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	607b      	str	r3, [r7, #4]
 8007892:	f340 8087 	ble.w	80079a4 <_scanf_float+0x284>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	3301      	adds	r3, #1
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	e765      	b.n	800776a <_scanf_float+0x4a>
 800789e:	eb1a 0105 	adds.w	r1, sl, r5
 80078a2:	f47f af6f 	bne.w	8007784 <_scanf_float+0x64>
 80078a6:	6822      	ldr	r2, [r4, #0]
 80078a8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80078ac:	6022      	str	r2, [r4, #0]
 80078ae:	460d      	mov	r5, r1
 80078b0:	468a      	mov	sl, r1
 80078b2:	f806 3b01 	strb.w	r3, [r6], #1
 80078b6:	e7e2      	b.n	800787e <_scanf_float+0x15e>
 80078b8:	6822      	ldr	r2, [r4, #0]
 80078ba:	0610      	lsls	r0, r2, #24
 80078bc:	f57f af62 	bpl.w	8007784 <_scanf_float+0x64>
 80078c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80078c4:	6022      	str	r2, [r4, #0]
 80078c6:	e7f4      	b.n	80078b2 <_scanf_float+0x192>
 80078c8:	f1ba 0f00 	cmp.w	sl, #0
 80078cc:	d10e      	bne.n	80078ec <_scanf_float+0x1cc>
 80078ce:	f1b9 0f00 	cmp.w	r9, #0
 80078d2:	d10e      	bne.n	80078f2 <_scanf_float+0x1d2>
 80078d4:	6822      	ldr	r2, [r4, #0]
 80078d6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80078da:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80078de:	d108      	bne.n	80078f2 <_scanf_float+0x1d2>
 80078e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80078e4:	6022      	str	r2, [r4, #0]
 80078e6:	f04f 0a01 	mov.w	sl, #1
 80078ea:	e7e2      	b.n	80078b2 <_scanf_float+0x192>
 80078ec:	f1ba 0f02 	cmp.w	sl, #2
 80078f0:	d055      	beq.n	800799e <_scanf_float+0x27e>
 80078f2:	2d01      	cmp	r5, #1
 80078f4:	d002      	beq.n	80078fc <_scanf_float+0x1dc>
 80078f6:	2d04      	cmp	r5, #4
 80078f8:	f47f af44 	bne.w	8007784 <_scanf_float+0x64>
 80078fc:	3501      	adds	r5, #1
 80078fe:	b2ed      	uxtb	r5, r5
 8007900:	e7d7      	b.n	80078b2 <_scanf_float+0x192>
 8007902:	f1ba 0f01 	cmp.w	sl, #1
 8007906:	f47f af3d 	bne.w	8007784 <_scanf_float+0x64>
 800790a:	f04f 0a02 	mov.w	sl, #2
 800790e:	e7d0      	b.n	80078b2 <_scanf_float+0x192>
 8007910:	b97d      	cbnz	r5, 8007932 <_scanf_float+0x212>
 8007912:	f1b9 0f00 	cmp.w	r9, #0
 8007916:	f47f af38 	bne.w	800778a <_scanf_float+0x6a>
 800791a:	6822      	ldr	r2, [r4, #0]
 800791c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007920:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007924:	f040 8108 	bne.w	8007b38 <_scanf_float+0x418>
 8007928:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800792c:	6022      	str	r2, [r4, #0]
 800792e:	2501      	movs	r5, #1
 8007930:	e7bf      	b.n	80078b2 <_scanf_float+0x192>
 8007932:	2d03      	cmp	r5, #3
 8007934:	d0e2      	beq.n	80078fc <_scanf_float+0x1dc>
 8007936:	2d05      	cmp	r5, #5
 8007938:	e7de      	b.n	80078f8 <_scanf_float+0x1d8>
 800793a:	2d02      	cmp	r5, #2
 800793c:	f47f af22 	bne.w	8007784 <_scanf_float+0x64>
 8007940:	2503      	movs	r5, #3
 8007942:	e7b6      	b.n	80078b2 <_scanf_float+0x192>
 8007944:	2d06      	cmp	r5, #6
 8007946:	f47f af1d 	bne.w	8007784 <_scanf_float+0x64>
 800794a:	2507      	movs	r5, #7
 800794c:	e7b1      	b.n	80078b2 <_scanf_float+0x192>
 800794e:	6822      	ldr	r2, [r4, #0]
 8007950:	0591      	lsls	r1, r2, #22
 8007952:	f57f af17 	bpl.w	8007784 <_scanf_float+0x64>
 8007956:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800795a:	6022      	str	r2, [r4, #0]
 800795c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007960:	e7a7      	b.n	80078b2 <_scanf_float+0x192>
 8007962:	6822      	ldr	r2, [r4, #0]
 8007964:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007968:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800796c:	d006      	beq.n	800797c <_scanf_float+0x25c>
 800796e:	0550      	lsls	r0, r2, #21
 8007970:	f57f af08 	bpl.w	8007784 <_scanf_float+0x64>
 8007974:	f1b9 0f00 	cmp.w	r9, #0
 8007978:	f000 80de 	beq.w	8007b38 <_scanf_float+0x418>
 800797c:	0591      	lsls	r1, r2, #22
 800797e:	bf58      	it	pl
 8007980:	9902      	ldrpl	r1, [sp, #8]
 8007982:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007986:	bf58      	it	pl
 8007988:	eba9 0101 	subpl.w	r1, r9, r1
 800798c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007990:	bf58      	it	pl
 8007992:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007996:	6022      	str	r2, [r4, #0]
 8007998:	f04f 0900 	mov.w	r9, #0
 800799c:	e789      	b.n	80078b2 <_scanf_float+0x192>
 800799e:	f04f 0a03 	mov.w	sl, #3
 80079a2:	e786      	b.n	80078b2 <_scanf_float+0x192>
 80079a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80079a8:	4639      	mov	r1, r7
 80079aa:	4640      	mov	r0, r8
 80079ac:	4798      	blx	r3
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f43f aedb 	beq.w	800776a <_scanf_float+0x4a>
 80079b4:	e6e6      	b.n	8007784 <_scanf_float+0x64>
 80079b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079be:	463a      	mov	r2, r7
 80079c0:	4640      	mov	r0, r8
 80079c2:	4798      	blx	r3
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	6123      	str	r3, [r4, #16]
 80079ca:	e6e8      	b.n	800779e <_scanf_float+0x7e>
 80079cc:	1e6b      	subs	r3, r5, #1
 80079ce:	2b06      	cmp	r3, #6
 80079d0:	d824      	bhi.n	8007a1c <_scanf_float+0x2fc>
 80079d2:	2d02      	cmp	r5, #2
 80079d4:	d836      	bhi.n	8007a44 <_scanf_float+0x324>
 80079d6:	9b01      	ldr	r3, [sp, #4]
 80079d8:	429e      	cmp	r6, r3
 80079da:	f67f aee4 	bls.w	80077a6 <_scanf_float+0x86>
 80079de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079e6:	463a      	mov	r2, r7
 80079e8:	4640      	mov	r0, r8
 80079ea:	4798      	blx	r3
 80079ec:	6923      	ldr	r3, [r4, #16]
 80079ee:	3b01      	subs	r3, #1
 80079f0:	6123      	str	r3, [r4, #16]
 80079f2:	e7f0      	b.n	80079d6 <_scanf_float+0x2b6>
 80079f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079f8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80079fc:	463a      	mov	r2, r7
 80079fe:	4640      	mov	r0, r8
 8007a00:	4798      	blx	r3
 8007a02:	6923      	ldr	r3, [r4, #16]
 8007a04:	3b01      	subs	r3, #1
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a0c:	fa5f fa8a 	uxtb.w	sl, sl
 8007a10:	f1ba 0f02 	cmp.w	sl, #2
 8007a14:	d1ee      	bne.n	80079f4 <_scanf_float+0x2d4>
 8007a16:	3d03      	subs	r5, #3
 8007a18:	b2ed      	uxtb	r5, r5
 8007a1a:	1b76      	subs	r6, r6, r5
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	05da      	lsls	r2, r3, #23
 8007a20:	d530      	bpl.n	8007a84 <_scanf_float+0x364>
 8007a22:	055b      	lsls	r3, r3, #21
 8007a24:	d511      	bpl.n	8007a4a <_scanf_float+0x32a>
 8007a26:	9b01      	ldr	r3, [sp, #4]
 8007a28:	429e      	cmp	r6, r3
 8007a2a:	f67f aebc 	bls.w	80077a6 <_scanf_float+0x86>
 8007a2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a36:	463a      	mov	r2, r7
 8007a38:	4640      	mov	r0, r8
 8007a3a:	4798      	blx	r3
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	6123      	str	r3, [r4, #16]
 8007a42:	e7f0      	b.n	8007a26 <_scanf_float+0x306>
 8007a44:	46aa      	mov	sl, r5
 8007a46:	46b3      	mov	fp, r6
 8007a48:	e7de      	b.n	8007a08 <_scanf_float+0x2e8>
 8007a4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007a4e:	6923      	ldr	r3, [r4, #16]
 8007a50:	2965      	cmp	r1, #101	@ 0x65
 8007a52:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a56:	f106 35ff 	add.w	r5, r6, #4294967295
 8007a5a:	6123      	str	r3, [r4, #16]
 8007a5c:	d00c      	beq.n	8007a78 <_scanf_float+0x358>
 8007a5e:	2945      	cmp	r1, #69	@ 0x45
 8007a60:	d00a      	beq.n	8007a78 <_scanf_float+0x358>
 8007a62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a66:	463a      	mov	r2, r7
 8007a68:	4640      	mov	r0, r8
 8007a6a:	4798      	blx	r3
 8007a6c:	6923      	ldr	r3, [r4, #16]
 8007a6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007a72:	3b01      	subs	r3, #1
 8007a74:	1eb5      	subs	r5, r6, #2
 8007a76:	6123      	str	r3, [r4, #16]
 8007a78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a7c:	463a      	mov	r2, r7
 8007a7e:	4640      	mov	r0, r8
 8007a80:	4798      	blx	r3
 8007a82:	462e      	mov	r6, r5
 8007a84:	6822      	ldr	r2, [r4, #0]
 8007a86:	f012 0210 	ands.w	r2, r2, #16
 8007a8a:	d001      	beq.n	8007a90 <_scanf_float+0x370>
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	e68b      	b.n	80077a8 <_scanf_float+0x88>
 8007a90:	7032      	strb	r2, [r6, #0]
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a9c:	d11c      	bne.n	8007ad8 <_scanf_float+0x3b8>
 8007a9e:	9b02      	ldr	r3, [sp, #8]
 8007aa0:	454b      	cmp	r3, r9
 8007aa2:	eba3 0209 	sub.w	r2, r3, r9
 8007aa6:	d123      	bne.n	8007af0 <_scanf_float+0x3d0>
 8007aa8:	9901      	ldr	r1, [sp, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	4640      	mov	r0, r8
 8007aae:	f002 fd5f 	bl	800a570 <_strtod_r>
 8007ab2:	9b03      	ldr	r3, [sp, #12]
 8007ab4:	6821      	ldr	r1, [r4, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f011 0f02 	tst.w	r1, #2
 8007abc:	ec57 6b10 	vmov	r6, r7, d0
 8007ac0:	f103 0204 	add.w	r2, r3, #4
 8007ac4:	d01f      	beq.n	8007b06 <_scanf_float+0x3e6>
 8007ac6:	9903      	ldr	r1, [sp, #12]
 8007ac8:	600a      	str	r2, [r1, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	e9c3 6700 	strd	r6, r7, [r3]
 8007ad0:	68e3      	ldr	r3, [r4, #12]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	60e3      	str	r3, [r4, #12]
 8007ad6:	e7d9      	b.n	8007a8c <_scanf_float+0x36c>
 8007ad8:	9b04      	ldr	r3, [sp, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0e4      	beq.n	8007aa8 <_scanf_float+0x388>
 8007ade:	9905      	ldr	r1, [sp, #20]
 8007ae0:	230a      	movs	r3, #10
 8007ae2:	3101      	adds	r1, #1
 8007ae4:	4640      	mov	r0, r8
 8007ae6:	f002 fdc3 	bl	800a670 <_strtol_r>
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	9e05      	ldr	r6, [sp, #20]
 8007aee:	1ac2      	subs	r2, r0, r3
 8007af0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007af4:	429e      	cmp	r6, r3
 8007af6:	bf28      	it	cs
 8007af8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007afc:	4910      	ldr	r1, [pc, #64]	@ (8007b40 <_scanf_float+0x420>)
 8007afe:	4630      	mov	r0, r6
 8007b00:	f000 f954 	bl	8007dac <siprintf>
 8007b04:	e7d0      	b.n	8007aa8 <_scanf_float+0x388>
 8007b06:	f011 0f04 	tst.w	r1, #4
 8007b0a:	9903      	ldr	r1, [sp, #12]
 8007b0c:	600a      	str	r2, [r1, #0]
 8007b0e:	d1dc      	bne.n	8007aca <_scanf_float+0x3aa>
 8007b10:	681d      	ldr	r5, [r3, #0]
 8007b12:	4632      	mov	r2, r6
 8007b14:	463b      	mov	r3, r7
 8007b16:	4630      	mov	r0, r6
 8007b18:	4639      	mov	r1, r7
 8007b1a:	f7f9 f80f 	bl	8000b3c <__aeabi_dcmpun>
 8007b1e:	b128      	cbz	r0, 8007b2c <_scanf_float+0x40c>
 8007b20:	4808      	ldr	r0, [pc, #32]	@ (8007b44 <_scanf_float+0x424>)
 8007b22:	f000 fb1f 	bl	8008164 <nanf>
 8007b26:	ed85 0a00 	vstr	s0, [r5]
 8007b2a:	e7d1      	b.n	8007ad0 <_scanf_float+0x3b0>
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	4639      	mov	r1, r7
 8007b30:	f7f9 f862 	bl	8000bf8 <__aeabi_d2f>
 8007b34:	6028      	str	r0, [r5, #0]
 8007b36:	e7cb      	b.n	8007ad0 <_scanf_float+0x3b0>
 8007b38:	f04f 0900 	mov.w	r9, #0
 8007b3c:	e629      	b.n	8007792 <_scanf_float+0x72>
 8007b3e:	bf00      	nop
 8007b40:	0800b800 	.word	0x0800b800
 8007b44:	0800bb95 	.word	0x0800bb95

08007b48 <std>:
 8007b48:	2300      	movs	r3, #0
 8007b4a:	b510      	push	{r4, lr}
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b56:	6083      	str	r3, [r0, #8]
 8007b58:	8181      	strh	r1, [r0, #12]
 8007b5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b5c:	81c2      	strh	r2, [r0, #14]
 8007b5e:	6183      	str	r3, [r0, #24]
 8007b60:	4619      	mov	r1, r3
 8007b62:	2208      	movs	r2, #8
 8007b64:	305c      	adds	r0, #92	@ 0x5c
 8007b66:	f000 fa19 	bl	8007f9c <memset>
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <std+0x58>)
 8007b6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <std+0x5c>)
 8007b70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba8 <std+0x60>)
 8007b74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b76:	4b0d      	ldr	r3, [pc, #52]	@ (8007bac <std+0x64>)
 8007b78:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <std+0x68>)
 8007b7c:	6224      	str	r4, [r4, #32]
 8007b7e:	429c      	cmp	r4, r3
 8007b80:	d006      	beq.n	8007b90 <std+0x48>
 8007b82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b86:	4294      	cmp	r4, r2
 8007b88:	d002      	beq.n	8007b90 <std+0x48>
 8007b8a:	33d0      	adds	r3, #208	@ 0xd0
 8007b8c:	429c      	cmp	r4, r3
 8007b8e:	d105      	bne.n	8007b9c <std+0x54>
 8007b90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b98:	f000 bad2 	b.w	8008140 <__retarget_lock_init_recursive>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	bf00      	nop
 8007ba0:	08007ded 	.word	0x08007ded
 8007ba4:	08007e0f 	.word	0x08007e0f
 8007ba8:	08007e47 	.word	0x08007e47
 8007bac:	08007e6b 	.word	0x08007e6b
 8007bb0:	20004364 	.word	0x20004364

08007bb4 <stdio_exit_handler>:
 8007bb4:	4a02      	ldr	r2, [pc, #8]	@ (8007bc0 <stdio_exit_handler+0xc>)
 8007bb6:	4903      	ldr	r1, [pc, #12]	@ (8007bc4 <stdio_exit_handler+0x10>)
 8007bb8:	4803      	ldr	r0, [pc, #12]	@ (8007bc8 <stdio_exit_handler+0x14>)
 8007bba:	f000 b869 	b.w	8007c90 <_fwalk_sglue>
 8007bbe:	bf00      	nop
 8007bc0:	20000010 	.word	0x20000010
 8007bc4:	0800acb1 	.word	0x0800acb1
 8007bc8:	20000020 	.word	0x20000020

08007bcc <cleanup_stdio>:
 8007bcc:	6841      	ldr	r1, [r0, #4]
 8007bce:	4b0c      	ldr	r3, [pc, #48]	@ (8007c00 <cleanup_stdio+0x34>)
 8007bd0:	4299      	cmp	r1, r3
 8007bd2:	b510      	push	{r4, lr}
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	d001      	beq.n	8007bdc <cleanup_stdio+0x10>
 8007bd8:	f003 f86a 	bl	800acb0 <_fflush_r>
 8007bdc:	68a1      	ldr	r1, [r4, #8]
 8007bde:	4b09      	ldr	r3, [pc, #36]	@ (8007c04 <cleanup_stdio+0x38>)
 8007be0:	4299      	cmp	r1, r3
 8007be2:	d002      	beq.n	8007bea <cleanup_stdio+0x1e>
 8007be4:	4620      	mov	r0, r4
 8007be6:	f003 f863 	bl	800acb0 <_fflush_r>
 8007bea:	68e1      	ldr	r1, [r4, #12]
 8007bec:	4b06      	ldr	r3, [pc, #24]	@ (8007c08 <cleanup_stdio+0x3c>)
 8007bee:	4299      	cmp	r1, r3
 8007bf0:	d004      	beq.n	8007bfc <cleanup_stdio+0x30>
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bf8:	f003 b85a 	b.w	800acb0 <_fflush_r>
 8007bfc:	bd10      	pop	{r4, pc}
 8007bfe:	bf00      	nop
 8007c00:	20004364 	.word	0x20004364
 8007c04:	200043cc 	.word	0x200043cc
 8007c08:	20004434 	.word	0x20004434

08007c0c <global_stdio_init.part.0>:
 8007c0c:	b510      	push	{r4, lr}
 8007c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007c3c <global_stdio_init.part.0+0x30>)
 8007c10:	4c0b      	ldr	r4, [pc, #44]	@ (8007c40 <global_stdio_init.part.0+0x34>)
 8007c12:	4a0c      	ldr	r2, [pc, #48]	@ (8007c44 <global_stdio_init.part.0+0x38>)
 8007c14:	601a      	str	r2, [r3, #0]
 8007c16:	4620      	mov	r0, r4
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2104      	movs	r1, #4
 8007c1c:	f7ff ff94 	bl	8007b48 <std>
 8007c20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c24:	2201      	movs	r2, #1
 8007c26:	2109      	movs	r1, #9
 8007c28:	f7ff ff8e 	bl	8007b48 <std>
 8007c2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c30:	2202      	movs	r2, #2
 8007c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c36:	2112      	movs	r1, #18
 8007c38:	f7ff bf86 	b.w	8007b48 <std>
 8007c3c:	2000449c 	.word	0x2000449c
 8007c40:	20004364 	.word	0x20004364
 8007c44:	08007bb5 	.word	0x08007bb5

08007c48 <__sfp_lock_acquire>:
 8007c48:	4801      	ldr	r0, [pc, #4]	@ (8007c50 <__sfp_lock_acquire+0x8>)
 8007c4a:	f000 ba7a 	b.w	8008142 <__retarget_lock_acquire_recursive>
 8007c4e:	bf00      	nop
 8007c50:	200044a5 	.word	0x200044a5

08007c54 <__sfp_lock_release>:
 8007c54:	4801      	ldr	r0, [pc, #4]	@ (8007c5c <__sfp_lock_release+0x8>)
 8007c56:	f000 ba75 	b.w	8008144 <__retarget_lock_release_recursive>
 8007c5a:	bf00      	nop
 8007c5c:	200044a5 	.word	0x200044a5

08007c60 <__sinit>:
 8007c60:	b510      	push	{r4, lr}
 8007c62:	4604      	mov	r4, r0
 8007c64:	f7ff fff0 	bl	8007c48 <__sfp_lock_acquire>
 8007c68:	6a23      	ldr	r3, [r4, #32]
 8007c6a:	b11b      	cbz	r3, 8007c74 <__sinit+0x14>
 8007c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c70:	f7ff bff0 	b.w	8007c54 <__sfp_lock_release>
 8007c74:	4b04      	ldr	r3, [pc, #16]	@ (8007c88 <__sinit+0x28>)
 8007c76:	6223      	str	r3, [r4, #32]
 8007c78:	4b04      	ldr	r3, [pc, #16]	@ (8007c8c <__sinit+0x2c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d1f5      	bne.n	8007c6c <__sinit+0xc>
 8007c80:	f7ff ffc4 	bl	8007c0c <global_stdio_init.part.0>
 8007c84:	e7f2      	b.n	8007c6c <__sinit+0xc>
 8007c86:	bf00      	nop
 8007c88:	08007bcd 	.word	0x08007bcd
 8007c8c:	2000449c 	.word	0x2000449c

08007c90 <_fwalk_sglue>:
 8007c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c94:	4607      	mov	r7, r0
 8007c96:	4688      	mov	r8, r1
 8007c98:	4614      	mov	r4, r2
 8007c9a:	2600      	movs	r6, #0
 8007c9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ca0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ca4:	d505      	bpl.n	8007cb2 <_fwalk_sglue+0x22>
 8007ca6:	6824      	ldr	r4, [r4, #0]
 8007ca8:	2c00      	cmp	r4, #0
 8007caa:	d1f7      	bne.n	8007c9c <_fwalk_sglue+0xc>
 8007cac:	4630      	mov	r0, r6
 8007cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d907      	bls.n	8007cc8 <_fwalk_sglue+0x38>
 8007cb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	d003      	beq.n	8007cc8 <_fwalk_sglue+0x38>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	47c0      	blx	r8
 8007cc6:	4306      	orrs	r6, r0
 8007cc8:	3568      	adds	r5, #104	@ 0x68
 8007cca:	e7e9      	b.n	8007ca0 <_fwalk_sglue+0x10>

08007ccc <iprintf>:
 8007ccc:	b40f      	push	{r0, r1, r2, r3}
 8007cce:	b507      	push	{r0, r1, r2, lr}
 8007cd0:	4906      	ldr	r1, [pc, #24]	@ (8007cec <iprintf+0x20>)
 8007cd2:	ab04      	add	r3, sp, #16
 8007cd4:	6808      	ldr	r0, [r1, #0]
 8007cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cda:	6881      	ldr	r1, [r0, #8]
 8007cdc:	9301      	str	r3, [sp, #4]
 8007cde:	f002 fe4b 	bl	800a978 <_vfiprintf_r>
 8007ce2:	b003      	add	sp, #12
 8007ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ce8:	b004      	add	sp, #16
 8007cea:	4770      	bx	lr
 8007cec:	2000001c 	.word	0x2000001c

08007cf0 <_puts_r>:
 8007cf0:	6a03      	ldr	r3, [r0, #32]
 8007cf2:	b570      	push	{r4, r5, r6, lr}
 8007cf4:	6884      	ldr	r4, [r0, #8]
 8007cf6:	4605      	mov	r5, r0
 8007cf8:	460e      	mov	r6, r1
 8007cfa:	b90b      	cbnz	r3, 8007d00 <_puts_r+0x10>
 8007cfc:	f7ff ffb0 	bl	8007c60 <__sinit>
 8007d00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d02:	07db      	lsls	r3, r3, #31
 8007d04:	d405      	bmi.n	8007d12 <_puts_r+0x22>
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	0598      	lsls	r0, r3, #22
 8007d0a:	d402      	bmi.n	8007d12 <_puts_r+0x22>
 8007d0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d0e:	f000 fa18 	bl	8008142 <__retarget_lock_acquire_recursive>
 8007d12:	89a3      	ldrh	r3, [r4, #12]
 8007d14:	0719      	lsls	r1, r3, #28
 8007d16:	d502      	bpl.n	8007d1e <_puts_r+0x2e>
 8007d18:	6923      	ldr	r3, [r4, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d135      	bne.n	8007d8a <_puts_r+0x9a>
 8007d1e:	4621      	mov	r1, r4
 8007d20:	4628      	mov	r0, r5
 8007d22:	f000 f8e5 	bl	8007ef0 <__swsetup_r>
 8007d26:	b380      	cbz	r0, 8007d8a <_puts_r+0x9a>
 8007d28:	f04f 35ff 	mov.w	r5, #4294967295
 8007d2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d2e:	07da      	lsls	r2, r3, #31
 8007d30:	d405      	bmi.n	8007d3e <_puts_r+0x4e>
 8007d32:	89a3      	ldrh	r3, [r4, #12]
 8007d34:	059b      	lsls	r3, r3, #22
 8007d36:	d402      	bmi.n	8007d3e <_puts_r+0x4e>
 8007d38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d3a:	f000 fa03 	bl	8008144 <__retarget_lock_release_recursive>
 8007d3e:	4628      	mov	r0, r5
 8007d40:	bd70      	pop	{r4, r5, r6, pc}
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	da04      	bge.n	8007d50 <_puts_r+0x60>
 8007d46:	69a2      	ldr	r2, [r4, #24]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	dc17      	bgt.n	8007d7c <_puts_r+0x8c>
 8007d4c:	290a      	cmp	r1, #10
 8007d4e:	d015      	beq.n	8007d7c <_puts_r+0x8c>
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	6022      	str	r2, [r4, #0]
 8007d56:	7019      	strb	r1, [r3, #0]
 8007d58:	68a3      	ldr	r3, [r4, #8]
 8007d5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	60a3      	str	r3, [r4, #8]
 8007d62:	2900      	cmp	r1, #0
 8007d64:	d1ed      	bne.n	8007d42 <_puts_r+0x52>
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	da11      	bge.n	8007d8e <_puts_r+0x9e>
 8007d6a:	4622      	mov	r2, r4
 8007d6c:	210a      	movs	r1, #10
 8007d6e:	4628      	mov	r0, r5
 8007d70:	f000 f87f 	bl	8007e72 <__swbuf_r>
 8007d74:	3001      	adds	r0, #1
 8007d76:	d0d7      	beq.n	8007d28 <_puts_r+0x38>
 8007d78:	250a      	movs	r5, #10
 8007d7a:	e7d7      	b.n	8007d2c <_puts_r+0x3c>
 8007d7c:	4622      	mov	r2, r4
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f000 f877 	bl	8007e72 <__swbuf_r>
 8007d84:	3001      	adds	r0, #1
 8007d86:	d1e7      	bne.n	8007d58 <_puts_r+0x68>
 8007d88:	e7ce      	b.n	8007d28 <_puts_r+0x38>
 8007d8a:	3e01      	subs	r6, #1
 8007d8c:	e7e4      	b.n	8007d58 <_puts_r+0x68>
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	1c5a      	adds	r2, r3, #1
 8007d92:	6022      	str	r2, [r4, #0]
 8007d94:	220a      	movs	r2, #10
 8007d96:	701a      	strb	r2, [r3, #0]
 8007d98:	e7ee      	b.n	8007d78 <_puts_r+0x88>
	...

08007d9c <puts>:
 8007d9c:	4b02      	ldr	r3, [pc, #8]	@ (8007da8 <puts+0xc>)
 8007d9e:	4601      	mov	r1, r0
 8007da0:	6818      	ldr	r0, [r3, #0]
 8007da2:	f7ff bfa5 	b.w	8007cf0 <_puts_r>
 8007da6:	bf00      	nop
 8007da8:	2000001c 	.word	0x2000001c

08007dac <siprintf>:
 8007dac:	b40e      	push	{r1, r2, r3}
 8007dae:	b500      	push	{lr}
 8007db0:	b09c      	sub	sp, #112	@ 0x70
 8007db2:	ab1d      	add	r3, sp, #116	@ 0x74
 8007db4:	9002      	str	r0, [sp, #8]
 8007db6:	9006      	str	r0, [sp, #24]
 8007db8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007dbc:	4809      	ldr	r0, [pc, #36]	@ (8007de4 <siprintf+0x38>)
 8007dbe:	9107      	str	r1, [sp, #28]
 8007dc0:	9104      	str	r1, [sp, #16]
 8007dc2:	4909      	ldr	r1, [pc, #36]	@ (8007de8 <siprintf+0x3c>)
 8007dc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc8:	9105      	str	r1, [sp, #20]
 8007dca:	6800      	ldr	r0, [r0, #0]
 8007dcc:	9301      	str	r3, [sp, #4]
 8007dce:	a902      	add	r1, sp, #8
 8007dd0:	f002 fcac 	bl	800a72c <_svfiprintf_r>
 8007dd4:	9b02      	ldr	r3, [sp, #8]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	701a      	strb	r2, [r3, #0]
 8007dda:	b01c      	add	sp, #112	@ 0x70
 8007ddc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007de0:	b003      	add	sp, #12
 8007de2:	4770      	bx	lr
 8007de4:	2000001c 	.word	0x2000001c
 8007de8:	ffff0208 	.word	0xffff0208

08007dec <__sread>:
 8007dec:	b510      	push	{r4, lr}
 8007dee:	460c      	mov	r4, r1
 8007df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df4:	f000 f956 	bl	80080a4 <_read_r>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	bfab      	itete	ge
 8007dfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8007e00:	181b      	addge	r3, r3, r0
 8007e02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e06:	bfac      	ite	ge
 8007e08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e0a:	81a3      	strhlt	r3, [r4, #12]
 8007e0c:	bd10      	pop	{r4, pc}

08007e0e <__swrite>:
 8007e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e12:	461f      	mov	r7, r3
 8007e14:	898b      	ldrh	r3, [r1, #12]
 8007e16:	05db      	lsls	r3, r3, #23
 8007e18:	4605      	mov	r5, r0
 8007e1a:	460c      	mov	r4, r1
 8007e1c:	4616      	mov	r6, r2
 8007e1e:	d505      	bpl.n	8007e2c <__swrite+0x1e>
 8007e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e24:	2302      	movs	r3, #2
 8007e26:	2200      	movs	r2, #0
 8007e28:	f000 f92a 	bl	8008080 <_lseek_r>
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	4632      	mov	r2, r6
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e42:	f000 b941 	b.w	80080c8 <_write_r>

08007e46 <__sseek>:
 8007e46:	b510      	push	{r4, lr}
 8007e48:	460c      	mov	r4, r1
 8007e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e4e:	f000 f917 	bl	8008080 <_lseek_r>
 8007e52:	1c43      	adds	r3, r0, #1
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	bf15      	itete	ne
 8007e58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e62:	81a3      	strheq	r3, [r4, #12]
 8007e64:	bf18      	it	ne
 8007e66:	81a3      	strhne	r3, [r4, #12]
 8007e68:	bd10      	pop	{r4, pc}

08007e6a <__sclose>:
 8007e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e6e:	f000 b8a1 	b.w	8007fb4 <_close_r>

08007e72 <__swbuf_r>:
 8007e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e74:	460e      	mov	r6, r1
 8007e76:	4614      	mov	r4, r2
 8007e78:	4605      	mov	r5, r0
 8007e7a:	b118      	cbz	r0, 8007e84 <__swbuf_r+0x12>
 8007e7c:	6a03      	ldr	r3, [r0, #32]
 8007e7e:	b90b      	cbnz	r3, 8007e84 <__swbuf_r+0x12>
 8007e80:	f7ff feee 	bl	8007c60 <__sinit>
 8007e84:	69a3      	ldr	r3, [r4, #24]
 8007e86:	60a3      	str	r3, [r4, #8]
 8007e88:	89a3      	ldrh	r3, [r4, #12]
 8007e8a:	071a      	lsls	r2, r3, #28
 8007e8c:	d501      	bpl.n	8007e92 <__swbuf_r+0x20>
 8007e8e:	6923      	ldr	r3, [r4, #16]
 8007e90:	b943      	cbnz	r3, 8007ea4 <__swbuf_r+0x32>
 8007e92:	4621      	mov	r1, r4
 8007e94:	4628      	mov	r0, r5
 8007e96:	f000 f82b 	bl	8007ef0 <__swsetup_r>
 8007e9a:	b118      	cbz	r0, 8007ea4 <__swbuf_r+0x32>
 8007e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8007ea0:	4638      	mov	r0, r7
 8007ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	6922      	ldr	r2, [r4, #16]
 8007ea8:	1a98      	subs	r0, r3, r2
 8007eaa:	6963      	ldr	r3, [r4, #20]
 8007eac:	b2f6      	uxtb	r6, r6
 8007eae:	4283      	cmp	r3, r0
 8007eb0:	4637      	mov	r7, r6
 8007eb2:	dc05      	bgt.n	8007ec0 <__swbuf_r+0x4e>
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f002 fefa 	bl	800acb0 <_fflush_r>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	d1ed      	bne.n	8007e9c <__swbuf_r+0x2a>
 8007ec0:	68a3      	ldr	r3, [r4, #8]
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	60a3      	str	r3, [r4, #8]
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	1c5a      	adds	r2, r3, #1
 8007eca:	6022      	str	r2, [r4, #0]
 8007ecc:	701e      	strb	r6, [r3, #0]
 8007ece:	6962      	ldr	r2, [r4, #20]
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d004      	beq.n	8007ee0 <__swbuf_r+0x6e>
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	07db      	lsls	r3, r3, #31
 8007eda:	d5e1      	bpl.n	8007ea0 <__swbuf_r+0x2e>
 8007edc:	2e0a      	cmp	r6, #10
 8007ede:	d1df      	bne.n	8007ea0 <__swbuf_r+0x2e>
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f002 fee4 	bl	800acb0 <_fflush_r>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d0d9      	beq.n	8007ea0 <__swbuf_r+0x2e>
 8007eec:	e7d6      	b.n	8007e9c <__swbuf_r+0x2a>
	...

08007ef0 <__swsetup_r>:
 8007ef0:	b538      	push	{r3, r4, r5, lr}
 8007ef2:	4b29      	ldr	r3, [pc, #164]	@ (8007f98 <__swsetup_r+0xa8>)
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	6818      	ldr	r0, [r3, #0]
 8007ef8:	460c      	mov	r4, r1
 8007efa:	b118      	cbz	r0, 8007f04 <__swsetup_r+0x14>
 8007efc:	6a03      	ldr	r3, [r0, #32]
 8007efe:	b90b      	cbnz	r3, 8007f04 <__swsetup_r+0x14>
 8007f00:	f7ff feae 	bl	8007c60 <__sinit>
 8007f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f08:	0719      	lsls	r1, r3, #28
 8007f0a:	d422      	bmi.n	8007f52 <__swsetup_r+0x62>
 8007f0c:	06da      	lsls	r2, r3, #27
 8007f0e:	d407      	bmi.n	8007f20 <__swsetup_r+0x30>
 8007f10:	2209      	movs	r2, #9
 8007f12:	602a      	str	r2, [r5, #0]
 8007f14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f18:	81a3      	strh	r3, [r4, #12]
 8007f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1e:	e033      	b.n	8007f88 <__swsetup_r+0x98>
 8007f20:	0758      	lsls	r0, r3, #29
 8007f22:	d512      	bpl.n	8007f4a <__swsetup_r+0x5a>
 8007f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f26:	b141      	cbz	r1, 8007f3a <__swsetup_r+0x4a>
 8007f28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f2c:	4299      	cmp	r1, r3
 8007f2e:	d002      	beq.n	8007f36 <__swsetup_r+0x46>
 8007f30:	4628      	mov	r0, r5
 8007f32:	f000 ff69 	bl	8008e08 <_free_r>
 8007f36:	2300      	movs	r3, #0
 8007f38:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f40:	81a3      	strh	r3, [r4, #12]
 8007f42:	2300      	movs	r3, #0
 8007f44:	6063      	str	r3, [r4, #4]
 8007f46:	6923      	ldr	r3, [r4, #16]
 8007f48:	6023      	str	r3, [r4, #0]
 8007f4a:	89a3      	ldrh	r3, [r4, #12]
 8007f4c:	f043 0308 	orr.w	r3, r3, #8
 8007f50:	81a3      	strh	r3, [r4, #12]
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	b94b      	cbnz	r3, 8007f6a <__swsetup_r+0x7a>
 8007f56:	89a3      	ldrh	r3, [r4, #12]
 8007f58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f60:	d003      	beq.n	8007f6a <__swsetup_r+0x7a>
 8007f62:	4621      	mov	r1, r4
 8007f64:	4628      	mov	r0, r5
 8007f66:	f002 fef1 	bl	800ad4c <__smakebuf_r>
 8007f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f6e:	f013 0201 	ands.w	r2, r3, #1
 8007f72:	d00a      	beq.n	8007f8a <__swsetup_r+0x9a>
 8007f74:	2200      	movs	r2, #0
 8007f76:	60a2      	str	r2, [r4, #8]
 8007f78:	6962      	ldr	r2, [r4, #20]
 8007f7a:	4252      	negs	r2, r2
 8007f7c:	61a2      	str	r2, [r4, #24]
 8007f7e:	6922      	ldr	r2, [r4, #16]
 8007f80:	b942      	cbnz	r2, 8007f94 <__swsetup_r+0xa4>
 8007f82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f86:	d1c5      	bne.n	8007f14 <__swsetup_r+0x24>
 8007f88:	bd38      	pop	{r3, r4, r5, pc}
 8007f8a:	0799      	lsls	r1, r3, #30
 8007f8c:	bf58      	it	pl
 8007f8e:	6962      	ldrpl	r2, [r4, #20]
 8007f90:	60a2      	str	r2, [r4, #8]
 8007f92:	e7f4      	b.n	8007f7e <__swsetup_r+0x8e>
 8007f94:	2000      	movs	r0, #0
 8007f96:	e7f7      	b.n	8007f88 <__swsetup_r+0x98>
 8007f98:	2000001c 	.word	0x2000001c

08007f9c <memset>:
 8007f9c:	4402      	add	r2, r0
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d100      	bne.n	8007fa6 <memset+0xa>
 8007fa4:	4770      	bx	lr
 8007fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8007faa:	e7f9      	b.n	8007fa0 <memset+0x4>

08007fac <_localeconv_r>:
 8007fac:	4800      	ldr	r0, [pc, #0]	@ (8007fb0 <_localeconv_r+0x4>)
 8007fae:	4770      	bx	lr
 8007fb0:	2000015c 	.word	0x2000015c

08007fb4 <_close_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d06      	ldr	r5, [pc, #24]	@ (8007fd0 <_close_r+0x1c>)
 8007fb8:	2300      	movs	r3, #0
 8007fba:	4604      	mov	r4, r0
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	602b      	str	r3, [r5, #0]
 8007fc0:	f7f9 ffc8 	bl	8001f54 <_close>
 8007fc4:	1c43      	adds	r3, r0, #1
 8007fc6:	d102      	bne.n	8007fce <_close_r+0x1a>
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	b103      	cbz	r3, 8007fce <_close_r+0x1a>
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	200044a0 	.word	0x200044a0

08007fd4 <_reclaim_reent>:
 8007fd4:	4b29      	ldr	r3, [pc, #164]	@ (800807c <_reclaim_reent+0xa8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4283      	cmp	r3, r0
 8007fda:	b570      	push	{r4, r5, r6, lr}
 8007fdc:	4604      	mov	r4, r0
 8007fde:	d04b      	beq.n	8008078 <_reclaim_reent+0xa4>
 8007fe0:	69c3      	ldr	r3, [r0, #28]
 8007fe2:	b1ab      	cbz	r3, 8008010 <_reclaim_reent+0x3c>
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	b16b      	cbz	r3, 8008004 <_reclaim_reent+0x30>
 8007fe8:	2500      	movs	r5, #0
 8007fea:	69e3      	ldr	r3, [r4, #28]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	5959      	ldr	r1, [r3, r5]
 8007ff0:	2900      	cmp	r1, #0
 8007ff2:	d13b      	bne.n	800806c <_reclaim_reent+0x98>
 8007ff4:	3504      	adds	r5, #4
 8007ff6:	2d80      	cmp	r5, #128	@ 0x80
 8007ff8:	d1f7      	bne.n	8007fea <_reclaim_reent+0x16>
 8007ffa:	69e3      	ldr	r3, [r4, #28]
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	68d9      	ldr	r1, [r3, #12]
 8008000:	f000 ff02 	bl	8008e08 <_free_r>
 8008004:	69e3      	ldr	r3, [r4, #28]
 8008006:	6819      	ldr	r1, [r3, #0]
 8008008:	b111      	cbz	r1, 8008010 <_reclaim_reent+0x3c>
 800800a:	4620      	mov	r0, r4
 800800c:	f000 fefc 	bl	8008e08 <_free_r>
 8008010:	6961      	ldr	r1, [r4, #20]
 8008012:	b111      	cbz	r1, 800801a <_reclaim_reent+0x46>
 8008014:	4620      	mov	r0, r4
 8008016:	f000 fef7 	bl	8008e08 <_free_r>
 800801a:	69e1      	ldr	r1, [r4, #28]
 800801c:	b111      	cbz	r1, 8008024 <_reclaim_reent+0x50>
 800801e:	4620      	mov	r0, r4
 8008020:	f000 fef2 	bl	8008e08 <_free_r>
 8008024:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008026:	b111      	cbz	r1, 800802e <_reclaim_reent+0x5a>
 8008028:	4620      	mov	r0, r4
 800802a:	f000 feed 	bl	8008e08 <_free_r>
 800802e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008030:	b111      	cbz	r1, 8008038 <_reclaim_reent+0x64>
 8008032:	4620      	mov	r0, r4
 8008034:	f000 fee8 	bl	8008e08 <_free_r>
 8008038:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800803a:	b111      	cbz	r1, 8008042 <_reclaim_reent+0x6e>
 800803c:	4620      	mov	r0, r4
 800803e:	f000 fee3 	bl	8008e08 <_free_r>
 8008042:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008044:	b111      	cbz	r1, 800804c <_reclaim_reent+0x78>
 8008046:	4620      	mov	r0, r4
 8008048:	f000 fede 	bl	8008e08 <_free_r>
 800804c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800804e:	b111      	cbz	r1, 8008056 <_reclaim_reent+0x82>
 8008050:	4620      	mov	r0, r4
 8008052:	f000 fed9 	bl	8008e08 <_free_r>
 8008056:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008058:	b111      	cbz	r1, 8008060 <_reclaim_reent+0x8c>
 800805a:	4620      	mov	r0, r4
 800805c:	f000 fed4 	bl	8008e08 <_free_r>
 8008060:	6a23      	ldr	r3, [r4, #32]
 8008062:	b14b      	cbz	r3, 8008078 <_reclaim_reent+0xa4>
 8008064:	4620      	mov	r0, r4
 8008066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800806a:	4718      	bx	r3
 800806c:	680e      	ldr	r6, [r1, #0]
 800806e:	4620      	mov	r0, r4
 8008070:	f000 feca 	bl	8008e08 <_free_r>
 8008074:	4631      	mov	r1, r6
 8008076:	e7bb      	b.n	8007ff0 <_reclaim_reent+0x1c>
 8008078:	bd70      	pop	{r4, r5, r6, pc}
 800807a:	bf00      	nop
 800807c:	2000001c 	.word	0x2000001c

08008080 <_lseek_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d07      	ldr	r5, [pc, #28]	@ (80080a0 <_lseek_r+0x20>)
 8008084:	4604      	mov	r4, r0
 8008086:	4608      	mov	r0, r1
 8008088:	4611      	mov	r1, r2
 800808a:	2200      	movs	r2, #0
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	f7f9 ff87 	bl	8001fa2 <_lseek>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_lseek_r+0x1e>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_lseek_r+0x1e>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	200044a0 	.word	0x200044a0

080080a4 <_read_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4d07      	ldr	r5, [pc, #28]	@ (80080c4 <_read_r+0x20>)
 80080a8:	4604      	mov	r4, r0
 80080aa:	4608      	mov	r0, r1
 80080ac:	4611      	mov	r1, r2
 80080ae:	2200      	movs	r2, #0
 80080b0:	602a      	str	r2, [r5, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f7f9 ff31 	bl	8001f1a <_read>
 80080b8:	1c43      	adds	r3, r0, #1
 80080ba:	d102      	bne.n	80080c2 <_read_r+0x1e>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	b103      	cbz	r3, 80080c2 <_read_r+0x1e>
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	200044a0 	.word	0x200044a0

080080c8 <_write_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4d07      	ldr	r5, [pc, #28]	@ (80080e8 <_write_r+0x20>)
 80080cc:	4604      	mov	r4, r0
 80080ce:	4608      	mov	r0, r1
 80080d0:	4611      	mov	r1, r2
 80080d2:	2200      	movs	r2, #0
 80080d4:	602a      	str	r2, [r5, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	f7f8 fff6 	bl	80010c8 <_write>
 80080dc:	1c43      	adds	r3, r0, #1
 80080de:	d102      	bne.n	80080e6 <_write_r+0x1e>
 80080e0:	682b      	ldr	r3, [r5, #0]
 80080e2:	b103      	cbz	r3, 80080e6 <_write_r+0x1e>
 80080e4:	6023      	str	r3, [r4, #0]
 80080e6:	bd38      	pop	{r3, r4, r5, pc}
 80080e8:	200044a0 	.word	0x200044a0

080080ec <__errno>:
 80080ec:	4b01      	ldr	r3, [pc, #4]	@ (80080f4 <__errno+0x8>)
 80080ee:	6818      	ldr	r0, [r3, #0]
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	2000001c 	.word	0x2000001c

080080f8 <__libc_init_array>:
 80080f8:	b570      	push	{r4, r5, r6, lr}
 80080fa:	4d0d      	ldr	r5, [pc, #52]	@ (8008130 <__libc_init_array+0x38>)
 80080fc:	4c0d      	ldr	r4, [pc, #52]	@ (8008134 <__libc_init_array+0x3c>)
 80080fe:	1b64      	subs	r4, r4, r5
 8008100:	10a4      	asrs	r4, r4, #2
 8008102:	2600      	movs	r6, #0
 8008104:	42a6      	cmp	r6, r4
 8008106:	d109      	bne.n	800811c <__libc_init_array+0x24>
 8008108:	4d0b      	ldr	r5, [pc, #44]	@ (8008138 <__libc_init_array+0x40>)
 800810a:	4c0c      	ldr	r4, [pc, #48]	@ (800813c <__libc_init_array+0x44>)
 800810c:	f003 fade 	bl	800b6cc <_init>
 8008110:	1b64      	subs	r4, r4, r5
 8008112:	10a4      	asrs	r4, r4, #2
 8008114:	2600      	movs	r6, #0
 8008116:	42a6      	cmp	r6, r4
 8008118:	d105      	bne.n	8008126 <__libc_init_array+0x2e>
 800811a:	bd70      	pop	{r4, r5, r6, pc}
 800811c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008120:	4798      	blx	r3
 8008122:	3601      	adds	r6, #1
 8008124:	e7ee      	b.n	8008104 <__libc_init_array+0xc>
 8008126:	f855 3b04 	ldr.w	r3, [r5], #4
 800812a:	4798      	blx	r3
 800812c:	3601      	adds	r6, #1
 800812e:	e7f2      	b.n	8008116 <__libc_init_array+0x1e>
 8008130:	0800bc00 	.word	0x0800bc00
 8008134:	0800bc00 	.word	0x0800bc00
 8008138:	0800bc00 	.word	0x0800bc00
 800813c:	0800bc04 	.word	0x0800bc04

08008140 <__retarget_lock_init_recursive>:
 8008140:	4770      	bx	lr

08008142 <__retarget_lock_acquire_recursive>:
 8008142:	4770      	bx	lr

08008144 <__retarget_lock_release_recursive>:
 8008144:	4770      	bx	lr

08008146 <memcpy>:
 8008146:	440a      	add	r2, r1
 8008148:	4291      	cmp	r1, r2
 800814a:	f100 33ff 	add.w	r3, r0, #4294967295
 800814e:	d100      	bne.n	8008152 <memcpy+0xc>
 8008150:	4770      	bx	lr
 8008152:	b510      	push	{r4, lr}
 8008154:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008158:	f803 4f01 	strb.w	r4, [r3, #1]!
 800815c:	4291      	cmp	r1, r2
 800815e:	d1f9      	bne.n	8008154 <memcpy+0xe>
 8008160:	bd10      	pop	{r4, pc}
	...

08008164 <nanf>:
 8008164:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800816c <nanf+0x8>
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop
 800816c:	7fc00000 	.word	0x7fc00000

08008170 <quorem>:
 8008170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008174:	6903      	ldr	r3, [r0, #16]
 8008176:	690c      	ldr	r4, [r1, #16]
 8008178:	42a3      	cmp	r3, r4
 800817a:	4607      	mov	r7, r0
 800817c:	db7e      	blt.n	800827c <quorem+0x10c>
 800817e:	3c01      	subs	r4, #1
 8008180:	f101 0814 	add.w	r8, r1, #20
 8008184:	00a3      	lsls	r3, r4, #2
 8008186:	f100 0514 	add.w	r5, r0, #20
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008196:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800819a:	3301      	adds	r3, #1
 800819c:	429a      	cmp	r2, r3
 800819e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80081a6:	d32e      	bcc.n	8008206 <quorem+0x96>
 80081a8:	f04f 0a00 	mov.w	sl, #0
 80081ac:	46c4      	mov	ip, r8
 80081ae:	46ae      	mov	lr, r5
 80081b0:	46d3      	mov	fp, sl
 80081b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80081b6:	b298      	uxth	r0, r3
 80081b8:	fb06 a000 	mla	r0, r6, r0, sl
 80081bc:	0c02      	lsrs	r2, r0, #16
 80081be:	0c1b      	lsrs	r3, r3, #16
 80081c0:	fb06 2303 	mla	r3, r6, r3, r2
 80081c4:	f8de 2000 	ldr.w	r2, [lr]
 80081c8:	b280      	uxth	r0, r0
 80081ca:	b292      	uxth	r2, r2
 80081cc:	1a12      	subs	r2, r2, r0
 80081ce:	445a      	add	r2, fp
 80081d0:	f8de 0000 	ldr.w	r0, [lr]
 80081d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081d8:	b29b      	uxth	r3, r3
 80081da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80081de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80081e2:	b292      	uxth	r2, r2
 80081e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80081e8:	45e1      	cmp	r9, ip
 80081ea:	f84e 2b04 	str.w	r2, [lr], #4
 80081ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80081f2:	d2de      	bcs.n	80081b2 <quorem+0x42>
 80081f4:	9b00      	ldr	r3, [sp, #0]
 80081f6:	58eb      	ldr	r3, [r5, r3]
 80081f8:	b92b      	cbnz	r3, 8008206 <quorem+0x96>
 80081fa:	9b01      	ldr	r3, [sp, #4]
 80081fc:	3b04      	subs	r3, #4
 80081fe:	429d      	cmp	r5, r3
 8008200:	461a      	mov	r2, r3
 8008202:	d32f      	bcc.n	8008264 <quorem+0xf4>
 8008204:	613c      	str	r4, [r7, #16]
 8008206:	4638      	mov	r0, r7
 8008208:	f001 f9c2 	bl	8009590 <__mcmp>
 800820c:	2800      	cmp	r0, #0
 800820e:	db25      	blt.n	800825c <quorem+0xec>
 8008210:	4629      	mov	r1, r5
 8008212:	2000      	movs	r0, #0
 8008214:	f858 2b04 	ldr.w	r2, [r8], #4
 8008218:	f8d1 c000 	ldr.w	ip, [r1]
 800821c:	fa1f fe82 	uxth.w	lr, r2
 8008220:	fa1f f38c 	uxth.w	r3, ip
 8008224:	eba3 030e 	sub.w	r3, r3, lr
 8008228:	4403      	add	r3, r0
 800822a:	0c12      	lsrs	r2, r2, #16
 800822c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008230:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008234:	b29b      	uxth	r3, r3
 8008236:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800823a:	45c1      	cmp	r9, r8
 800823c:	f841 3b04 	str.w	r3, [r1], #4
 8008240:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008244:	d2e6      	bcs.n	8008214 <quorem+0xa4>
 8008246:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800824a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800824e:	b922      	cbnz	r2, 800825a <quorem+0xea>
 8008250:	3b04      	subs	r3, #4
 8008252:	429d      	cmp	r5, r3
 8008254:	461a      	mov	r2, r3
 8008256:	d30b      	bcc.n	8008270 <quorem+0x100>
 8008258:	613c      	str	r4, [r7, #16]
 800825a:	3601      	adds	r6, #1
 800825c:	4630      	mov	r0, r6
 800825e:	b003      	add	sp, #12
 8008260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008264:	6812      	ldr	r2, [r2, #0]
 8008266:	3b04      	subs	r3, #4
 8008268:	2a00      	cmp	r2, #0
 800826a:	d1cb      	bne.n	8008204 <quorem+0x94>
 800826c:	3c01      	subs	r4, #1
 800826e:	e7c6      	b.n	80081fe <quorem+0x8e>
 8008270:	6812      	ldr	r2, [r2, #0]
 8008272:	3b04      	subs	r3, #4
 8008274:	2a00      	cmp	r2, #0
 8008276:	d1ef      	bne.n	8008258 <quorem+0xe8>
 8008278:	3c01      	subs	r4, #1
 800827a:	e7ea      	b.n	8008252 <quorem+0xe2>
 800827c:	2000      	movs	r0, #0
 800827e:	e7ee      	b.n	800825e <quorem+0xee>

08008280 <_dtoa_r>:
 8008280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008284:	69c7      	ldr	r7, [r0, #28]
 8008286:	b099      	sub	sp, #100	@ 0x64
 8008288:	ed8d 0b02 	vstr	d0, [sp, #8]
 800828c:	ec55 4b10 	vmov	r4, r5, d0
 8008290:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008292:	9109      	str	r1, [sp, #36]	@ 0x24
 8008294:	4683      	mov	fp, r0
 8008296:	920e      	str	r2, [sp, #56]	@ 0x38
 8008298:	9313      	str	r3, [sp, #76]	@ 0x4c
 800829a:	b97f      	cbnz	r7, 80082bc <_dtoa_r+0x3c>
 800829c:	2010      	movs	r0, #16
 800829e:	f000 fdfd 	bl	8008e9c <malloc>
 80082a2:	4602      	mov	r2, r0
 80082a4:	f8cb 001c 	str.w	r0, [fp, #28]
 80082a8:	b920      	cbnz	r0, 80082b4 <_dtoa_r+0x34>
 80082aa:	4ba7      	ldr	r3, [pc, #668]	@ (8008548 <_dtoa_r+0x2c8>)
 80082ac:	21ef      	movs	r1, #239	@ 0xef
 80082ae:	48a7      	ldr	r0, [pc, #668]	@ (800854c <_dtoa_r+0x2cc>)
 80082b0:	f002 fdee 	bl	800ae90 <__assert_func>
 80082b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80082b8:	6007      	str	r7, [r0, #0]
 80082ba:	60c7      	str	r7, [r0, #12]
 80082bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80082c0:	6819      	ldr	r1, [r3, #0]
 80082c2:	b159      	cbz	r1, 80082dc <_dtoa_r+0x5c>
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	604a      	str	r2, [r1, #4]
 80082c8:	2301      	movs	r3, #1
 80082ca:	4093      	lsls	r3, r2
 80082cc:	608b      	str	r3, [r1, #8]
 80082ce:	4658      	mov	r0, fp
 80082d0:	f000 feda 	bl	8009088 <_Bfree>
 80082d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80082d8:	2200      	movs	r2, #0
 80082da:	601a      	str	r2, [r3, #0]
 80082dc:	1e2b      	subs	r3, r5, #0
 80082de:	bfb9      	ittee	lt
 80082e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80082e4:	9303      	strlt	r3, [sp, #12]
 80082e6:	2300      	movge	r3, #0
 80082e8:	6033      	strge	r3, [r6, #0]
 80082ea:	9f03      	ldr	r7, [sp, #12]
 80082ec:	4b98      	ldr	r3, [pc, #608]	@ (8008550 <_dtoa_r+0x2d0>)
 80082ee:	bfbc      	itt	lt
 80082f0:	2201      	movlt	r2, #1
 80082f2:	6032      	strlt	r2, [r6, #0]
 80082f4:	43bb      	bics	r3, r7
 80082f6:	d112      	bne.n	800831e <_dtoa_r+0x9e>
 80082f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80082fe:	6013      	str	r3, [r2, #0]
 8008300:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008304:	4323      	orrs	r3, r4
 8008306:	f000 854d 	beq.w	8008da4 <_dtoa_r+0xb24>
 800830a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800830c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008564 <_dtoa_r+0x2e4>
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 854f 	beq.w	8008db4 <_dtoa_r+0xb34>
 8008316:	f10a 0303 	add.w	r3, sl, #3
 800831a:	f000 bd49 	b.w	8008db0 <_dtoa_r+0xb30>
 800831e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008322:	2200      	movs	r2, #0
 8008324:	ec51 0b17 	vmov	r0, r1, d7
 8008328:	2300      	movs	r3, #0
 800832a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800832e:	f7f8 fbd3 	bl	8000ad8 <__aeabi_dcmpeq>
 8008332:	4680      	mov	r8, r0
 8008334:	b158      	cbz	r0, 800834e <_dtoa_r+0xce>
 8008336:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008338:	2301      	movs	r3, #1
 800833a:	6013      	str	r3, [r2, #0]
 800833c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800833e:	b113      	cbz	r3, 8008346 <_dtoa_r+0xc6>
 8008340:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008342:	4b84      	ldr	r3, [pc, #528]	@ (8008554 <_dtoa_r+0x2d4>)
 8008344:	6013      	str	r3, [r2, #0]
 8008346:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008568 <_dtoa_r+0x2e8>
 800834a:	f000 bd33 	b.w	8008db4 <_dtoa_r+0xb34>
 800834e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008352:	aa16      	add	r2, sp, #88	@ 0x58
 8008354:	a917      	add	r1, sp, #92	@ 0x5c
 8008356:	4658      	mov	r0, fp
 8008358:	f001 fa3a 	bl	80097d0 <__d2b>
 800835c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008360:	4681      	mov	r9, r0
 8008362:	2e00      	cmp	r6, #0
 8008364:	d077      	beq.n	8008456 <_dtoa_r+0x1d6>
 8008366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008368:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800836c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008374:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008378:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800837c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008380:	4619      	mov	r1, r3
 8008382:	2200      	movs	r2, #0
 8008384:	4b74      	ldr	r3, [pc, #464]	@ (8008558 <_dtoa_r+0x2d8>)
 8008386:	f7f7 ff87 	bl	8000298 <__aeabi_dsub>
 800838a:	a369      	add	r3, pc, #420	@ (adr r3, 8008530 <_dtoa_r+0x2b0>)
 800838c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008390:	f7f8 f93a 	bl	8000608 <__aeabi_dmul>
 8008394:	a368      	add	r3, pc, #416	@ (adr r3, 8008538 <_dtoa_r+0x2b8>)
 8008396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839a:	f7f7 ff7f 	bl	800029c <__adddf3>
 800839e:	4604      	mov	r4, r0
 80083a0:	4630      	mov	r0, r6
 80083a2:	460d      	mov	r5, r1
 80083a4:	f7f8 f8c6 	bl	8000534 <__aeabi_i2d>
 80083a8:	a365      	add	r3, pc, #404	@ (adr r3, 8008540 <_dtoa_r+0x2c0>)
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	f7f8 f92b 	bl	8000608 <__aeabi_dmul>
 80083b2:	4602      	mov	r2, r0
 80083b4:	460b      	mov	r3, r1
 80083b6:	4620      	mov	r0, r4
 80083b8:	4629      	mov	r1, r5
 80083ba:	f7f7 ff6f 	bl	800029c <__adddf3>
 80083be:	4604      	mov	r4, r0
 80083c0:	460d      	mov	r5, r1
 80083c2:	f7f8 fbd1 	bl	8000b68 <__aeabi_d2iz>
 80083c6:	2200      	movs	r2, #0
 80083c8:	4607      	mov	r7, r0
 80083ca:	2300      	movs	r3, #0
 80083cc:	4620      	mov	r0, r4
 80083ce:	4629      	mov	r1, r5
 80083d0:	f7f8 fb8c 	bl	8000aec <__aeabi_dcmplt>
 80083d4:	b140      	cbz	r0, 80083e8 <_dtoa_r+0x168>
 80083d6:	4638      	mov	r0, r7
 80083d8:	f7f8 f8ac 	bl	8000534 <__aeabi_i2d>
 80083dc:	4622      	mov	r2, r4
 80083de:	462b      	mov	r3, r5
 80083e0:	f7f8 fb7a 	bl	8000ad8 <__aeabi_dcmpeq>
 80083e4:	b900      	cbnz	r0, 80083e8 <_dtoa_r+0x168>
 80083e6:	3f01      	subs	r7, #1
 80083e8:	2f16      	cmp	r7, #22
 80083ea:	d851      	bhi.n	8008490 <_dtoa_r+0x210>
 80083ec:	4b5b      	ldr	r3, [pc, #364]	@ (800855c <_dtoa_r+0x2dc>)
 80083ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083fa:	f7f8 fb77 	bl	8000aec <__aeabi_dcmplt>
 80083fe:	2800      	cmp	r0, #0
 8008400:	d048      	beq.n	8008494 <_dtoa_r+0x214>
 8008402:	3f01      	subs	r7, #1
 8008404:	2300      	movs	r3, #0
 8008406:	9312      	str	r3, [sp, #72]	@ 0x48
 8008408:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800840a:	1b9b      	subs	r3, r3, r6
 800840c:	1e5a      	subs	r2, r3, #1
 800840e:	bf44      	itt	mi
 8008410:	f1c3 0801 	rsbmi	r8, r3, #1
 8008414:	2300      	movmi	r3, #0
 8008416:	9208      	str	r2, [sp, #32]
 8008418:	bf54      	ite	pl
 800841a:	f04f 0800 	movpl.w	r8, #0
 800841e:	9308      	strmi	r3, [sp, #32]
 8008420:	2f00      	cmp	r7, #0
 8008422:	db39      	blt.n	8008498 <_dtoa_r+0x218>
 8008424:	9b08      	ldr	r3, [sp, #32]
 8008426:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008428:	443b      	add	r3, r7
 800842a:	9308      	str	r3, [sp, #32]
 800842c:	2300      	movs	r3, #0
 800842e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008432:	2b09      	cmp	r3, #9
 8008434:	d864      	bhi.n	8008500 <_dtoa_r+0x280>
 8008436:	2b05      	cmp	r3, #5
 8008438:	bfc4      	itt	gt
 800843a:	3b04      	subgt	r3, #4
 800843c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800843e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008440:	f1a3 0302 	sub.w	r3, r3, #2
 8008444:	bfcc      	ite	gt
 8008446:	2400      	movgt	r4, #0
 8008448:	2401      	movle	r4, #1
 800844a:	2b03      	cmp	r3, #3
 800844c:	d863      	bhi.n	8008516 <_dtoa_r+0x296>
 800844e:	e8df f003 	tbb	[pc, r3]
 8008452:	372a      	.short	0x372a
 8008454:	5535      	.short	0x5535
 8008456:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800845a:	441e      	add	r6, r3
 800845c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008460:	2b20      	cmp	r3, #32
 8008462:	bfc1      	itttt	gt
 8008464:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008468:	409f      	lslgt	r7, r3
 800846a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800846e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008472:	bfd6      	itet	le
 8008474:	f1c3 0320 	rsble	r3, r3, #32
 8008478:	ea47 0003 	orrgt.w	r0, r7, r3
 800847c:	fa04 f003 	lslle.w	r0, r4, r3
 8008480:	f7f8 f848 	bl	8000514 <__aeabi_ui2d>
 8008484:	2201      	movs	r2, #1
 8008486:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800848a:	3e01      	subs	r6, #1
 800848c:	9214      	str	r2, [sp, #80]	@ 0x50
 800848e:	e777      	b.n	8008380 <_dtoa_r+0x100>
 8008490:	2301      	movs	r3, #1
 8008492:	e7b8      	b.n	8008406 <_dtoa_r+0x186>
 8008494:	9012      	str	r0, [sp, #72]	@ 0x48
 8008496:	e7b7      	b.n	8008408 <_dtoa_r+0x188>
 8008498:	427b      	negs	r3, r7
 800849a:	930a      	str	r3, [sp, #40]	@ 0x28
 800849c:	2300      	movs	r3, #0
 800849e:	eba8 0807 	sub.w	r8, r8, r7
 80084a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80084a4:	e7c4      	b.n	8008430 <_dtoa_r+0x1b0>
 80084a6:	2300      	movs	r3, #0
 80084a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	dc35      	bgt.n	800851c <_dtoa_r+0x29c>
 80084b0:	2301      	movs	r3, #1
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	9307      	str	r3, [sp, #28]
 80084b6:	461a      	mov	r2, r3
 80084b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80084ba:	e00b      	b.n	80084d4 <_dtoa_r+0x254>
 80084bc:	2301      	movs	r3, #1
 80084be:	e7f3      	b.n	80084a8 <_dtoa_r+0x228>
 80084c0:	2300      	movs	r3, #0
 80084c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084c6:	18fb      	adds	r3, r7, r3
 80084c8:	9300      	str	r3, [sp, #0]
 80084ca:	3301      	adds	r3, #1
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	9307      	str	r3, [sp, #28]
 80084d0:	bfb8      	it	lt
 80084d2:	2301      	movlt	r3, #1
 80084d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80084d8:	2100      	movs	r1, #0
 80084da:	2204      	movs	r2, #4
 80084dc:	f102 0514 	add.w	r5, r2, #20
 80084e0:	429d      	cmp	r5, r3
 80084e2:	d91f      	bls.n	8008524 <_dtoa_r+0x2a4>
 80084e4:	6041      	str	r1, [r0, #4]
 80084e6:	4658      	mov	r0, fp
 80084e8:	f000 fd8e 	bl	8009008 <_Balloc>
 80084ec:	4682      	mov	sl, r0
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d13c      	bne.n	800856c <_dtoa_r+0x2ec>
 80084f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008560 <_dtoa_r+0x2e0>)
 80084f4:	4602      	mov	r2, r0
 80084f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80084fa:	e6d8      	b.n	80082ae <_dtoa_r+0x2e>
 80084fc:	2301      	movs	r3, #1
 80084fe:	e7e0      	b.n	80084c2 <_dtoa_r+0x242>
 8008500:	2401      	movs	r4, #1
 8008502:	2300      	movs	r3, #0
 8008504:	9309      	str	r3, [sp, #36]	@ 0x24
 8008506:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008508:	f04f 33ff 	mov.w	r3, #4294967295
 800850c:	9300      	str	r3, [sp, #0]
 800850e:	9307      	str	r3, [sp, #28]
 8008510:	2200      	movs	r2, #0
 8008512:	2312      	movs	r3, #18
 8008514:	e7d0      	b.n	80084b8 <_dtoa_r+0x238>
 8008516:	2301      	movs	r3, #1
 8008518:	930b      	str	r3, [sp, #44]	@ 0x2c
 800851a:	e7f5      	b.n	8008508 <_dtoa_r+0x288>
 800851c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	9307      	str	r3, [sp, #28]
 8008522:	e7d7      	b.n	80084d4 <_dtoa_r+0x254>
 8008524:	3101      	adds	r1, #1
 8008526:	0052      	lsls	r2, r2, #1
 8008528:	e7d8      	b.n	80084dc <_dtoa_r+0x25c>
 800852a:	bf00      	nop
 800852c:	f3af 8000 	nop.w
 8008530:	636f4361 	.word	0x636f4361
 8008534:	3fd287a7 	.word	0x3fd287a7
 8008538:	8b60c8b3 	.word	0x8b60c8b3
 800853c:	3fc68a28 	.word	0x3fc68a28
 8008540:	509f79fb 	.word	0x509f79fb
 8008544:	3fd34413 	.word	0x3fd34413
 8008548:	0800b812 	.word	0x0800b812
 800854c:	0800b829 	.word	0x0800b829
 8008550:	7ff00000 	.word	0x7ff00000
 8008554:	0800b7dd 	.word	0x0800b7dd
 8008558:	3ff80000 	.word	0x3ff80000
 800855c:	0800b920 	.word	0x0800b920
 8008560:	0800b881 	.word	0x0800b881
 8008564:	0800b80e 	.word	0x0800b80e
 8008568:	0800b7dc 	.word	0x0800b7dc
 800856c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008570:	6018      	str	r0, [r3, #0]
 8008572:	9b07      	ldr	r3, [sp, #28]
 8008574:	2b0e      	cmp	r3, #14
 8008576:	f200 80a4 	bhi.w	80086c2 <_dtoa_r+0x442>
 800857a:	2c00      	cmp	r4, #0
 800857c:	f000 80a1 	beq.w	80086c2 <_dtoa_r+0x442>
 8008580:	2f00      	cmp	r7, #0
 8008582:	dd33      	ble.n	80085ec <_dtoa_r+0x36c>
 8008584:	4bad      	ldr	r3, [pc, #692]	@ (800883c <_dtoa_r+0x5bc>)
 8008586:	f007 020f 	and.w	r2, r7, #15
 800858a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800858e:	ed93 7b00 	vldr	d7, [r3]
 8008592:	05f8      	lsls	r0, r7, #23
 8008594:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008598:	ea4f 1427 	mov.w	r4, r7, asr #4
 800859c:	d516      	bpl.n	80085cc <_dtoa_r+0x34c>
 800859e:	4ba8      	ldr	r3, [pc, #672]	@ (8008840 <_dtoa_r+0x5c0>)
 80085a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80085a8:	f7f8 f958 	bl	800085c <__aeabi_ddiv>
 80085ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085b0:	f004 040f 	and.w	r4, r4, #15
 80085b4:	2603      	movs	r6, #3
 80085b6:	4da2      	ldr	r5, [pc, #648]	@ (8008840 <_dtoa_r+0x5c0>)
 80085b8:	b954      	cbnz	r4, 80085d0 <_dtoa_r+0x350>
 80085ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c2:	f7f8 f94b 	bl	800085c <__aeabi_ddiv>
 80085c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085ca:	e028      	b.n	800861e <_dtoa_r+0x39e>
 80085cc:	2602      	movs	r6, #2
 80085ce:	e7f2      	b.n	80085b6 <_dtoa_r+0x336>
 80085d0:	07e1      	lsls	r1, r4, #31
 80085d2:	d508      	bpl.n	80085e6 <_dtoa_r+0x366>
 80085d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085dc:	f7f8 f814 	bl	8000608 <__aeabi_dmul>
 80085e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085e4:	3601      	adds	r6, #1
 80085e6:	1064      	asrs	r4, r4, #1
 80085e8:	3508      	adds	r5, #8
 80085ea:	e7e5      	b.n	80085b8 <_dtoa_r+0x338>
 80085ec:	f000 80d2 	beq.w	8008794 <_dtoa_r+0x514>
 80085f0:	427c      	negs	r4, r7
 80085f2:	4b92      	ldr	r3, [pc, #584]	@ (800883c <_dtoa_r+0x5bc>)
 80085f4:	4d92      	ldr	r5, [pc, #584]	@ (8008840 <_dtoa_r+0x5c0>)
 80085f6:	f004 020f 	and.w	r2, r4, #15
 80085fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008602:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008606:	f7f7 ffff 	bl	8000608 <__aeabi_dmul>
 800860a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800860e:	1124      	asrs	r4, r4, #4
 8008610:	2300      	movs	r3, #0
 8008612:	2602      	movs	r6, #2
 8008614:	2c00      	cmp	r4, #0
 8008616:	f040 80b2 	bne.w	800877e <_dtoa_r+0x4fe>
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1d3      	bne.n	80085c6 <_dtoa_r+0x346>
 800861e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008620:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008624:	2b00      	cmp	r3, #0
 8008626:	f000 80b7 	beq.w	8008798 <_dtoa_r+0x518>
 800862a:	4b86      	ldr	r3, [pc, #536]	@ (8008844 <_dtoa_r+0x5c4>)
 800862c:	2200      	movs	r2, #0
 800862e:	4620      	mov	r0, r4
 8008630:	4629      	mov	r1, r5
 8008632:	f7f8 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8008636:	2800      	cmp	r0, #0
 8008638:	f000 80ae 	beq.w	8008798 <_dtoa_r+0x518>
 800863c:	9b07      	ldr	r3, [sp, #28]
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 80aa 	beq.w	8008798 <_dtoa_r+0x518>
 8008644:	9b00      	ldr	r3, [sp, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	dd37      	ble.n	80086ba <_dtoa_r+0x43a>
 800864a:	1e7b      	subs	r3, r7, #1
 800864c:	9304      	str	r3, [sp, #16]
 800864e:	4620      	mov	r0, r4
 8008650:	4b7d      	ldr	r3, [pc, #500]	@ (8008848 <_dtoa_r+0x5c8>)
 8008652:	2200      	movs	r2, #0
 8008654:	4629      	mov	r1, r5
 8008656:	f7f7 ffd7 	bl	8000608 <__aeabi_dmul>
 800865a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800865e:	9c00      	ldr	r4, [sp, #0]
 8008660:	3601      	adds	r6, #1
 8008662:	4630      	mov	r0, r6
 8008664:	f7f7 ff66 	bl	8000534 <__aeabi_i2d>
 8008668:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800866c:	f7f7 ffcc 	bl	8000608 <__aeabi_dmul>
 8008670:	4b76      	ldr	r3, [pc, #472]	@ (800884c <_dtoa_r+0x5cc>)
 8008672:	2200      	movs	r2, #0
 8008674:	f7f7 fe12 	bl	800029c <__adddf3>
 8008678:	4605      	mov	r5, r0
 800867a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800867e:	2c00      	cmp	r4, #0
 8008680:	f040 808d 	bne.w	800879e <_dtoa_r+0x51e>
 8008684:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008688:	4b71      	ldr	r3, [pc, #452]	@ (8008850 <_dtoa_r+0x5d0>)
 800868a:	2200      	movs	r2, #0
 800868c:	f7f7 fe04 	bl	8000298 <__aeabi_dsub>
 8008690:	4602      	mov	r2, r0
 8008692:	460b      	mov	r3, r1
 8008694:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008698:	462a      	mov	r2, r5
 800869a:	4633      	mov	r3, r6
 800869c:	f7f8 fa44 	bl	8000b28 <__aeabi_dcmpgt>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	f040 828b 	bne.w	8008bbc <_dtoa_r+0x93c>
 80086a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086aa:	462a      	mov	r2, r5
 80086ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80086b0:	f7f8 fa1c 	bl	8000aec <__aeabi_dcmplt>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	f040 8128 	bne.w	800890a <_dtoa_r+0x68a>
 80086ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80086be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80086c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f2c0 815a 	blt.w	800897e <_dtoa_r+0x6fe>
 80086ca:	2f0e      	cmp	r7, #14
 80086cc:	f300 8157 	bgt.w	800897e <_dtoa_r+0x6fe>
 80086d0:	4b5a      	ldr	r3, [pc, #360]	@ (800883c <_dtoa_r+0x5bc>)
 80086d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086d6:	ed93 7b00 	vldr	d7, [r3]
 80086da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086dc:	2b00      	cmp	r3, #0
 80086de:	ed8d 7b00 	vstr	d7, [sp]
 80086e2:	da03      	bge.n	80086ec <_dtoa_r+0x46c>
 80086e4:	9b07      	ldr	r3, [sp, #28]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f340 8101 	ble.w	80088ee <_dtoa_r+0x66e>
 80086ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80086f0:	4656      	mov	r6, sl
 80086f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086f6:	4620      	mov	r0, r4
 80086f8:	4629      	mov	r1, r5
 80086fa:	f7f8 f8af 	bl	800085c <__aeabi_ddiv>
 80086fe:	f7f8 fa33 	bl	8000b68 <__aeabi_d2iz>
 8008702:	4680      	mov	r8, r0
 8008704:	f7f7 ff16 	bl	8000534 <__aeabi_i2d>
 8008708:	e9dd 2300 	ldrd	r2, r3, [sp]
 800870c:	f7f7 ff7c 	bl	8000608 <__aeabi_dmul>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4620      	mov	r0, r4
 8008716:	4629      	mov	r1, r5
 8008718:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800871c:	f7f7 fdbc 	bl	8000298 <__aeabi_dsub>
 8008720:	f806 4b01 	strb.w	r4, [r6], #1
 8008724:	9d07      	ldr	r5, [sp, #28]
 8008726:	eba6 040a 	sub.w	r4, r6, sl
 800872a:	42a5      	cmp	r5, r4
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	f040 8117 	bne.w	8008962 <_dtoa_r+0x6e2>
 8008734:	f7f7 fdb2 	bl	800029c <__adddf3>
 8008738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800873c:	4604      	mov	r4, r0
 800873e:	460d      	mov	r5, r1
 8008740:	f7f8 f9f2 	bl	8000b28 <__aeabi_dcmpgt>
 8008744:	2800      	cmp	r0, #0
 8008746:	f040 80f9 	bne.w	800893c <_dtoa_r+0x6bc>
 800874a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800874e:	4620      	mov	r0, r4
 8008750:	4629      	mov	r1, r5
 8008752:	f7f8 f9c1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008756:	b118      	cbz	r0, 8008760 <_dtoa_r+0x4e0>
 8008758:	f018 0f01 	tst.w	r8, #1
 800875c:	f040 80ee 	bne.w	800893c <_dtoa_r+0x6bc>
 8008760:	4649      	mov	r1, r9
 8008762:	4658      	mov	r0, fp
 8008764:	f000 fc90 	bl	8009088 <_Bfree>
 8008768:	2300      	movs	r3, #0
 800876a:	7033      	strb	r3, [r6, #0]
 800876c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800876e:	3701      	adds	r7, #1
 8008770:	601f      	str	r7, [r3, #0]
 8008772:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008774:	2b00      	cmp	r3, #0
 8008776:	f000 831d 	beq.w	8008db4 <_dtoa_r+0xb34>
 800877a:	601e      	str	r6, [r3, #0]
 800877c:	e31a      	b.n	8008db4 <_dtoa_r+0xb34>
 800877e:	07e2      	lsls	r2, r4, #31
 8008780:	d505      	bpl.n	800878e <_dtoa_r+0x50e>
 8008782:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008786:	f7f7 ff3f 	bl	8000608 <__aeabi_dmul>
 800878a:	3601      	adds	r6, #1
 800878c:	2301      	movs	r3, #1
 800878e:	1064      	asrs	r4, r4, #1
 8008790:	3508      	adds	r5, #8
 8008792:	e73f      	b.n	8008614 <_dtoa_r+0x394>
 8008794:	2602      	movs	r6, #2
 8008796:	e742      	b.n	800861e <_dtoa_r+0x39e>
 8008798:	9c07      	ldr	r4, [sp, #28]
 800879a:	9704      	str	r7, [sp, #16]
 800879c:	e761      	b.n	8008662 <_dtoa_r+0x3e2>
 800879e:	4b27      	ldr	r3, [pc, #156]	@ (800883c <_dtoa_r+0x5bc>)
 80087a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087aa:	4454      	add	r4, sl
 80087ac:	2900      	cmp	r1, #0
 80087ae:	d053      	beq.n	8008858 <_dtoa_r+0x5d8>
 80087b0:	4928      	ldr	r1, [pc, #160]	@ (8008854 <_dtoa_r+0x5d4>)
 80087b2:	2000      	movs	r0, #0
 80087b4:	f7f8 f852 	bl	800085c <__aeabi_ddiv>
 80087b8:	4633      	mov	r3, r6
 80087ba:	462a      	mov	r2, r5
 80087bc:	f7f7 fd6c 	bl	8000298 <__aeabi_dsub>
 80087c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087c4:	4656      	mov	r6, sl
 80087c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ca:	f7f8 f9cd 	bl	8000b68 <__aeabi_d2iz>
 80087ce:	4605      	mov	r5, r0
 80087d0:	f7f7 feb0 	bl	8000534 <__aeabi_i2d>
 80087d4:	4602      	mov	r2, r0
 80087d6:	460b      	mov	r3, r1
 80087d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087dc:	f7f7 fd5c 	bl	8000298 <__aeabi_dsub>
 80087e0:	3530      	adds	r5, #48	@ 0x30
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087ea:	f806 5b01 	strb.w	r5, [r6], #1
 80087ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087f2:	f7f8 f97b 	bl	8000aec <__aeabi_dcmplt>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d171      	bne.n	80088de <_dtoa_r+0x65e>
 80087fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087fe:	4911      	ldr	r1, [pc, #68]	@ (8008844 <_dtoa_r+0x5c4>)
 8008800:	2000      	movs	r0, #0
 8008802:	f7f7 fd49 	bl	8000298 <__aeabi_dsub>
 8008806:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800880a:	f7f8 f96f 	bl	8000aec <__aeabi_dcmplt>
 800880e:	2800      	cmp	r0, #0
 8008810:	f040 8095 	bne.w	800893e <_dtoa_r+0x6be>
 8008814:	42a6      	cmp	r6, r4
 8008816:	f43f af50 	beq.w	80086ba <_dtoa_r+0x43a>
 800881a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800881e:	4b0a      	ldr	r3, [pc, #40]	@ (8008848 <_dtoa_r+0x5c8>)
 8008820:	2200      	movs	r2, #0
 8008822:	f7f7 fef1 	bl	8000608 <__aeabi_dmul>
 8008826:	4b08      	ldr	r3, [pc, #32]	@ (8008848 <_dtoa_r+0x5c8>)
 8008828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800882c:	2200      	movs	r2, #0
 800882e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008832:	f7f7 fee9 	bl	8000608 <__aeabi_dmul>
 8008836:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800883a:	e7c4      	b.n	80087c6 <_dtoa_r+0x546>
 800883c:	0800b920 	.word	0x0800b920
 8008840:	0800b8f8 	.word	0x0800b8f8
 8008844:	3ff00000 	.word	0x3ff00000
 8008848:	40240000 	.word	0x40240000
 800884c:	401c0000 	.word	0x401c0000
 8008850:	40140000 	.word	0x40140000
 8008854:	3fe00000 	.word	0x3fe00000
 8008858:	4631      	mov	r1, r6
 800885a:	4628      	mov	r0, r5
 800885c:	f7f7 fed4 	bl	8000608 <__aeabi_dmul>
 8008860:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008864:	9415      	str	r4, [sp, #84]	@ 0x54
 8008866:	4656      	mov	r6, sl
 8008868:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800886c:	f7f8 f97c 	bl	8000b68 <__aeabi_d2iz>
 8008870:	4605      	mov	r5, r0
 8008872:	f7f7 fe5f 	bl	8000534 <__aeabi_i2d>
 8008876:	4602      	mov	r2, r0
 8008878:	460b      	mov	r3, r1
 800887a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800887e:	f7f7 fd0b 	bl	8000298 <__aeabi_dsub>
 8008882:	3530      	adds	r5, #48	@ 0x30
 8008884:	f806 5b01 	strb.w	r5, [r6], #1
 8008888:	4602      	mov	r2, r0
 800888a:	460b      	mov	r3, r1
 800888c:	42a6      	cmp	r6, r4
 800888e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008892:	f04f 0200 	mov.w	r2, #0
 8008896:	d124      	bne.n	80088e2 <_dtoa_r+0x662>
 8008898:	4bac      	ldr	r3, [pc, #688]	@ (8008b4c <_dtoa_r+0x8cc>)
 800889a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800889e:	f7f7 fcfd 	bl	800029c <__adddf3>
 80088a2:	4602      	mov	r2, r0
 80088a4:	460b      	mov	r3, r1
 80088a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088aa:	f7f8 f93d 	bl	8000b28 <__aeabi_dcmpgt>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	d145      	bne.n	800893e <_dtoa_r+0x6be>
 80088b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088b6:	49a5      	ldr	r1, [pc, #660]	@ (8008b4c <_dtoa_r+0x8cc>)
 80088b8:	2000      	movs	r0, #0
 80088ba:	f7f7 fced 	bl	8000298 <__aeabi_dsub>
 80088be:	4602      	mov	r2, r0
 80088c0:	460b      	mov	r3, r1
 80088c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088c6:	f7f8 f911 	bl	8000aec <__aeabi_dcmplt>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	f43f aef5 	beq.w	80086ba <_dtoa_r+0x43a>
 80088d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80088d2:	1e73      	subs	r3, r6, #1
 80088d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80088d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80088da:	2b30      	cmp	r3, #48	@ 0x30
 80088dc:	d0f8      	beq.n	80088d0 <_dtoa_r+0x650>
 80088de:	9f04      	ldr	r7, [sp, #16]
 80088e0:	e73e      	b.n	8008760 <_dtoa_r+0x4e0>
 80088e2:	4b9b      	ldr	r3, [pc, #620]	@ (8008b50 <_dtoa_r+0x8d0>)
 80088e4:	f7f7 fe90 	bl	8000608 <__aeabi_dmul>
 80088e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088ec:	e7bc      	b.n	8008868 <_dtoa_r+0x5e8>
 80088ee:	d10c      	bne.n	800890a <_dtoa_r+0x68a>
 80088f0:	4b98      	ldr	r3, [pc, #608]	@ (8008b54 <_dtoa_r+0x8d4>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088f8:	f7f7 fe86 	bl	8000608 <__aeabi_dmul>
 80088fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008900:	f7f8 f908 	bl	8000b14 <__aeabi_dcmpge>
 8008904:	2800      	cmp	r0, #0
 8008906:	f000 8157 	beq.w	8008bb8 <_dtoa_r+0x938>
 800890a:	2400      	movs	r4, #0
 800890c:	4625      	mov	r5, r4
 800890e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008910:	43db      	mvns	r3, r3
 8008912:	9304      	str	r3, [sp, #16]
 8008914:	4656      	mov	r6, sl
 8008916:	2700      	movs	r7, #0
 8008918:	4621      	mov	r1, r4
 800891a:	4658      	mov	r0, fp
 800891c:	f000 fbb4 	bl	8009088 <_Bfree>
 8008920:	2d00      	cmp	r5, #0
 8008922:	d0dc      	beq.n	80088de <_dtoa_r+0x65e>
 8008924:	b12f      	cbz	r7, 8008932 <_dtoa_r+0x6b2>
 8008926:	42af      	cmp	r7, r5
 8008928:	d003      	beq.n	8008932 <_dtoa_r+0x6b2>
 800892a:	4639      	mov	r1, r7
 800892c:	4658      	mov	r0, fp
 800892e:	f000 fbab 	bl	8009088 <_Bfree>
 8008932:	4629      	mov	r1, r5
 8008934:	4658      	mov	r0, fp
 8008936:	f000 fba7 	bl	8009088 <_Bfree>
 800893a:	e7d0      	b.n	80088de <_dtoa_r+0x65e>
 800893c:	9704      	str	r7, [sp, #16]
 800893e:	4633      	mov	r3, r6
 8008940:	461e      	mov	r6, r3
 8008942:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008946:	2a39      	cmp	r2, #57	@ 0x39
 8008948:	d107      	bne.n	800895a <_dtoa_r+0x6da>
 800894a:	459a      	cmp	sl, r3
 800894c:	d1f8      	bne.n	8008940 <_dtoa_r+0x6c0>
 800894e:	9a04      	ldr	r2, [sp, #16]
 8008950:	3201      	adds	r2, #1
 8008952:	9204      	str	r2, [sp, #16]
 8008954:	2230      	movs	r2, #48	@ 0x30
 8008956:	f88a 2000 	strb.w	r2, [sl]
 800895a:	781a      	ldrb	r2, [r3, #0]
 800895c:	3201      	adds	r2, #1
 800895e:	701a      	strb	r2, [r3, #0]
 8008960:	e7bd      	b.n	80088de <_dtoa_r+0x65e>
 8008962:	4b7b      	ldr	r3, [pc, #492]	@ (8008b50 <_dtoa_r+0x8d0>)
 8008964:	2200      	movs	r2, #0
 8008966:	f7f7 fe4f 	bl	8000608 <__aeabi_dmul>
 800896a:	2200      	movs	r2, #0
 800896c:	2300      	movs	r3, #0
 800896e:	4604      	mov	r4, r0
 8008970:	460d      	mov	r5, r1
 8008972:	f7f8 f8b1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008976:	2800      	cmp	r0, #0
 8008978:	f43f aebb 	beq.w	80086f2 <_dtoa_r+0x472>
 800897c:	e6f0      	b.n	8008760 <_dtoa_r+0x4e0>
 800897e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008980:	2a00      	cmp	r2, #0
 8008982:	f000 80db 	beq.w	8008b3c <_dtoa_r+0x8bc>
 8008986:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008988:	2a01      	cmp	r2, #1
 800898a:	f300 80bf 	bgt.w	8008b0c <_dtoa_r+0x88c>
 800898e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008990:	2a00      	cmp	r2, #0
 8008992:	f000 80b7 	beq.w	8008b04 <_dtoa_r+0x884>
 8008996:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800899a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800899c:	4646      	mov	r6, r8
 800899e:	9a08      	ldr	r2, [sp, #32]
 80089a0:	2101      	movs	r1, #1
 80089a2:	441a      	add	r2, r3
 80089a4:	4658      	mov	r0, fp
 80089a6:	4498      	add	r8, r3
 80089a8:	9208      	str	r2, [sp, #32]
 80089aa:	f000 fc6b 	bl	8009284 <__i2b>
 80089ae:	4605      	mov	r5, r0
 80089b0:	b15e      	cbz	r6, 80089ca <_dtoa_r+0x74a>
 80089b2:	9b08      	ldr	r3, [sp, #32]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	dd08      	ble.n	80089ca <_dtoa_r+0x74a>
 80089b8:	42b3      	cmp	r3, r6
 80089ba:	9a08      	ldr	r2, [sp, #32]
 80089bc:	bfa8      	it	ge
 80089be:	4633      	movge	r3, r6
 80089c0:	eba8 0803 	sub.w	r8, r8, r3
 80089c4:	1af6      	subs	r6, r6, r3
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	9308      	str	r3, [sp, #32]
 80089ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089cc:	b1f3      	cbz	r3, 8008a0c <_dtoa_r+0x78c>
 80089ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 80b7 	beq.w	8008b44 <_dtoa_r+0x8c4>
 80089d6:	b18c      	cbz	r4, 80089fc <_dtoa_r+0x77c>
 80089d8:	4629      	mov	r1, r5
 80089da:	4622      	mov	r2, r4
 80089dc:	4658      	mov	r0, fp
 80089de:	f000 fd11 	bl	8009404 <__pow5mult>
 80089e2:	464a      	mov	r2, r9
 80089e4:	4601      	mov	r1, r0
 80089e6:	4605      	mov	r5, r0
 80089e8:	4658      	mov	r0, fp
 80089ea:	f000 fc61 	bl	80092b0 <__multiply>
 80089ee:	4649      	mov	r1, r9
 80089f0:	9004      	str	r0, [sp, #16]
 80089f2:	4658      	mov	r0, fp
 80089f4:	f000 fb48 	bl	8009088 <_Bfree>
 80089f8:	9b04      	ldr	r3, [sp, #16]
 80089fa:	4699      	mov	r9, r3
 80089fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089fe:	1b1a      	subs	r2, r3, r4
 8008a00:	d004      	beq.n	8008a0c <_dtoa_r+0x78c>
 8008a02:	4649      	mov	r1, r9
 8008a04:	4658      	mov	r0, fp
 8008a06:	f000 fcfd 	bl	8009404 <__pow5mult>
 8008a0a:	4681      	mov	r9, r0
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	4658      	mov	r0, fp
 8008a10:	f000 fc38 	bl	8009284 <__i2b>
 8008a14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a16:	4604      	mov	r4, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	f000 81cf 	beq.w	8008dbc <_dtoa_r+0xb3c>
 8008a1e:	461a      	mov	r2, r3
 8008a20:	4601      	mov	r1, r0
 8008a22:	4658      	mov	r0, fp
 8008a24:	f000 fcee 	bl	8009404 <__pow5mult>
 8008a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	f300 8095 	bgt.w	8008b5c <_dtoa_r+0x8dc>
 8008a32:	9b02      	ldr	r3, [sp, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f040 8087 	bne.w	8008b48 <_dtoa_r+0x8c8>
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f040 8089 	bne.w	8008b58 <_dtoa_r+0x8d8>
 8008a46:	9b03      	ldr	r3, [sp, #12]
 8008a48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a4c:	0d1b      	lsrs	r3, r3, #20
 8008a4e:	051b      	lsls	r3, r3, #20
 8008a50:	b12b      	cbz	r3, 8008a5e <_dtoa_r+0x7de>
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	3301      	adds	r3, #1
 8008a56:	9308      	str	r3, [sp, #32]
 8008a58:	f108 0801 	add.w	r8, r8, #1
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 81b0 	beq.w	8008dc8 <_dtoa_r+0xb48>
 8008a68:	6923      	ldr	r3, [r4, #16]
 8008a6a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a6e:	6918      	ldr	r0, [r3, #16]
 8008a70:	f000 fbbc 	bl	80091ec <__hi0bits>
 8008a74:	f1c0 0020 	rsb	r0, r0, #32
 8008a78:	9b08      	ldr	r3, [sp, #32]
 8008a7a:	4418      	add	r0, r3
 8008a7c:	f010 001f 	ands.w	r0, r0, #31
 8008a80:	d077      	beq.n	8008b72 <_dtoa_r+0x8f2>
 8008a82:	f1c0 0320 	rsb	r3, r0, #32
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	dd6b      	ble.n	8008b62 <_dtoa_r+0x8e2>
 8008a8a:	9b08      	ldr	r3, [sp, #32]
 8008a8c:	f1c0 001c 	rsb	r0, r0, #28
 8008a90:	4403      	add	r3, r0
 8008a92:	4480      	add	r8, r0
 8008a94:	4406      	add	r6, r0
 8008a96:	9308      	str	r3, [sp, #32]
 8008a98:	f1b8 0f00 	cmp.w	r8, #0
 8008a9c:	dd05      	ble.n	8008aaa <_dtoa_r+0x82a>
 8008a9e:	4649      	mov	r1, r9
 8008aa0:	4642      	mov	r2, r8
 8008aa2:	4658      	mov	r0, fp
 8008aa4:	f000 fd08 	bl	80094b8 <__lshift>
 8008aa8:	4681      	mov	r9, r0
 8008aaa:	9b08      	ldr	r3, [sp, #32]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	dd05      	ble.n	8008abc <_dtoa_r+0x83c>
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	4658      	mov	r0, fp
 8008ab6:	f000 fcff 	bl	80094b8 <__lshift>
 8008aba:	4604      	mov	r4, r0
 8008abc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d059      	beq.n	8008b76 <_dtoa_r+0x8f6>
 8008ac2:	4621      	mov	r1, r4
 8008ac4:	4648      	mov	r0, r9
 8008ac6:	f000 fd63 	bl	8009590 <__mcmp>
 8008aca:	2800      	cmp	r0, #0
 8008acc:	da53      	bge.n	8008b76 <_dtoa_r+0x8f6>
 8008ace:	1e7b      	subs	r3, r7, #1
 8008ad0:	9304      	str	r3, [sp, #16]
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	220a      	movs	r2, #10
 8008ad8:	4658      	mov	r0, fp
 8008ada:	f000 faf7 	bl	80090cc <__multadd>
 8008ade:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ae0:	4681      	mov	r9, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 8172 	beq.w	8008dcc <_dtoa_r+0xb4c>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	4629      	mov	r1, r5
 8008aec:	220a      	movs	r2, #10
 8008aee:	4658      	mov	r0, fp
 8008af0:	f000 faec 	bl	80090cc <__multadd>
 8008af4:	9b00      	ldr	r3, [sp, #0]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	4605      	mov	r5, r0
 8008afa:	dc67      	bgt.n	8008bcc <_dtoa_r+0x94c>
 8008afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	dc41      	bgt.n	8008b86 <_dtoa_r+0x906>
 8008b02:	e063      	b.n	8008bcc <_dtoa_r+0x94c>
 8008b04:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008b0a:	e746      	b.n	800899a <_dtoa_r+0x71a>
 8008b0c:	9b07      	ldr	r3, [sp, #28]
 8008b0e:	1e5c      	subs	r4, r3, #1
 8008b10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b12:	42a3      	cmp	r3, r4
 8008b14:	bfbf      	itttt	lt
 8008b16:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008b18:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008b1a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008b1c:	1ae3      	sublt	r3, r4, r3
 8008b1e:	bfb4      	ite	lt
 8008b20:	18d2      	addlt	r2, r2, r3
 8008b22:	1b1c      	subge	r4, r3, r4
 8008b24:	9b07      	ldr	r3, [sp, #28]
 8008b26:	bfbc      	itt	lt
 8008b28:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008b2a:	2400      	movlt	r4, #0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	bfb5      	itete	lt
 8008b30:	eba8 0603 	sublt.w	r6, r8, r3
 8008b34:	9b07      	ldrge	r3, [sp, #28]
 8008b36:	2300      	movlt	r3, #0
 8008b38:	4646      	movge	r6, r8
 8008b3a:	e730      	b.n	800899e <_dtoa_r+0x71e>
 8008b3c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008b3e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008b40:	4646      	mov	r6, r8
 8008b42:	e735      	b.n	80089b0 <_dtoa_r+0x730>
 8008b44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b46:	e75c      	b.n	8008a02 <_dtoa_r+0x782>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	e788      	b.n	8008a5e <_dtoa_r+0x7de>
 8008b4c:	3fe00000 	.word	0x3fe00000
 8008b50:	40240000 	.word	0x40240000
 8008b54:	40140000 	.word	0x40140000
 8008b58:	9b02      	ldr	r3, [sp, #8]
 8008b5a:	e780      	b.n	8008a5e <_dtoa_r+0x7de>
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b60:	e782      	b.n	8008a68 <_dtoa_r+0x7e8>
 8008b62:	d099      	beq.n	8008a98 <_dtoa_r+0x818>
 8008b64:	9a08      	ldr	r2, [sp, #32]
 8008b66:	331c      	adds	r3, #28
 8008b68:	441a      	add	r2, r3
 8008b6a:	4498      	add	r8, r3
 8008b6c:	441e      	add	r6, r3
 8008b6e:	9208      	str	r2, [sp, #32]
 8008b70:	e792      	b.n	8008a98 <_dtoa_r+0x818>
 8008b72:	4603      	mov	r3, r0
 8008b74:	e7f6      	b.n	8008b64 <_dtoa_r+0x8e4>
 8008b76:	9b07      	ldr	r3, [sp, #28]
 8008b78:	9704      	str	r7, [sp, #16]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	dc20      	bgt.n	8008bc0 <_dtoa_r+0x940>
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	dd1e      	ble.n	8008bc4 <_dtoa_r+0x944>
 8008b86:	9b00      	ldr	r3, [sp, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f47f aec0 	bne.w	800890e <_dtoa_r+0x68e>
 8008b8e:	4621      	mov	r1, r4
 8008b90:	2205      	movs	r2, #5
 8008b92:	4658      	mov	r0, fp
 8008b94:	f000 fa9a 	bl	80090cc <__multadd>
 8008b98:	4601      	mov	r1, r0
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	4648      	mov	r0, r9
 8008b9e:	f000 fcf7 	bl	8009590 <__mcmp>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	f77f aeb3 	ble.w	800890e <_dtoa_r+0x68e>
 8008ba8:	4656      	mov	r6, sl
 8008baa:	2331      	movs	r3, #49	@ 0x31
 8008bac:	f806 3b01 	strb.w	r3, [r6], #1
 8008bb0:	9b04      	ldr	r3, [sp, #16]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	9304      	str	r3, [sp, #16]
 8008bb6:	e6ae      	b.n	8008916 <_dtoa_r+0x696>
 8008bb8:	9c07      	ldr	r4, [sp, #28]
 8008bba:	9704      	str	r7, [sp, #16]
 8008bbc:	4625      	mov	r5, r4
 8008bbe:	e7f3      	b.n	8008ba8 <_dtoa_r+0x928>
 8008bc0:	9b07      	ldr	r3, [sp, #28]
 8008bc2:	9300      	str	r3, [sp, #0]
 8008bc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 8104 	beq.w	8008dd4 <_dtoa_r+0xb54>
 8008bcc:	2e00      	cmp	r6, #0
 8008bce:	dd05      	ble.n	8008bdc <_dtoa_r+0x95c>
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4632      	mov	r2, r6
 8008bd4:	4658      	mov	r0, fp
 8008bd6:	f000 fc6f 	bl	80094b8 <__lshift>
 8008bda:	4605      	mov	r5, r0
 8008bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d05a      	beq.n	8008c98 <_dtoa_r+0xa18>
 8008be2:	6869      	ldr	r1, [r5, #4]
 8008be4:	4658      	mov	r0, fp
 8008be6:	f000 fa0f 	bl	8009008 <_Balloc>
 8008bea:	4606      	mov	r6, r0
 8008bec:	b928      	cbnz	r0, 8008bfa <_dtoa_r+0x97a>
 8008bee:	4b84      	ldr	r3, [pc, #528]	@ (8008e00 <_dtoa_r+0xb80>)
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008bf6:	f7ff bb5a 	b.w	80082ae <_dtoa_r+0x2e>
 8008bfa:	692a      	ldr	r2, [r5, #16]
 8008bfc:	3202      	adds	r2, #2
 8008bfe:	0092      	lsls	r2, r2, #2
 8008c00:	f105 010c 	add.w	r1, r5, #12
 8008c04:	300c      	adds	r0, #12
 8008c06:	f7ff fa9e 	bl	8008146 <memcpy>
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	4631      	mov	r1, r6
 8008c0e:	4658      	mov	r0, fp
 8008c10:	f000 fc52 	bl	80094b8 <__lshift>
 8008c14:	f10a 0301 	add.w	r3, sl, #1
 8008c18:	9307      	str	r3, [sp, #28]
 8008c1a:	9b00      	ldr	r3, [sp, #0]
 8008c1c:	4453      	add	r3, sl
 8008c1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c20:	9b02      	ldr	r3, [sp, #8]
 8008c22:	f003 0301 	and.w	r3, r3, #1
 8008c26:	462f      	mov	r7, r5
 8008c28:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c2a:	4605      	mov	r5, r0
 8008c2c:	9b07      	ldr	r3, [sp, #28]
 8008c2e:	4621      	mov	r1, r4
 8008c30:	3b01      	subs	r3, #1
 8008c32:	4648      	mov	r0, r9
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	f7ff fa9b 	bl	8008170 <quorem>
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	9002      	str	r0, [sp, #8]
 8008c3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008c42:	4648      	mov	r0, r9
 8008c44:	f000 fca4 	bl	8009590 <__mcmp>
 8008c48:	462a      	mov	r2, r5
 8008c4a:	9008      	str	r0, [sp, #32]
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	4658      	mov	r0, fp
 8008c50:	f000 fcba 	bl	80095c8 <__mdiff>
 8008c54:	68c2      	ldr	r2, [r0, #12]
 8008c56:	4606      	mov	r6, r0
 8008c58:	bb02      	cbnz	r2, 8008c9c <_dtoa_r+0xa1c>
 8008c5a:	4601      	mov	r1, r0
 8008c5c:	4648      	mov	r0, r9
 8008c5e:	f000 fc97 	bl	8009590 <__mcmp>
 8008c62:	4602      	mov	r2, r0
 8008c64:	4631      	mov	r1, r6
 8008c66:	4658      	mov	r0, fp
 8008c68:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c6a:	f000 fa0d 	bl	8009088 <_Bfree>
 8008c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c72:	9e07      	ldr	r6, [sp, #28]
 8008c74:	ea43 0102 	orr.w	r1, r3, r2
 8008c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c7a:	4319      	orrs	r1, r3
 8008c7c:	d110      	bne.n	8008ca0 <_dtoa_r+0xa20>
 8008c7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c82:	d029      	beq.n	8008cd8 <_dtoa_r+0xa58>
 8008c84:	9b08      	ldr	r3, [sp, #32]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	dd02      	ble.n	8008c90 <_dtoa_r+0xa10>
 8008c8a:	9b02      	ldr	r3, [sp, #8]
 8008c8c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008c90:	9b00      	ldr	r3, [sp, #0]
 8008c92:	f883 8000 	strb.w	r8, [r3]
 8008c96:	e63f      	b.n	8008918 <_dtoa_r+0x698>
 8008c98:	4628      	mov	r0, r5
 8008c9a:	e7bb      	b.n	8008c14 <_dtoa_r+0x994>
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	e7e1      	b.n	8008c64 <_dtoa_r+0x9e4>
 8008ca0:	9b08      	ldr	r3, [sp, #32]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	db04      	blt.n	8008cb0 <_dtoa_r+0xa30>
 8008ca6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ca8:	430b      	orrs	r3, r1
 8008caa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008cac:	430b      	orrs	r3, r1
 8008cae:	d120      	bne.n	8008cf2 <_dtoa_r+0xa72>
 8008cb0:	2a00      	cmp	r2, #0
 8008cb2:	dded      	ble.n	8008c90 <_dtoa_r+0xa10>
 8008cb4:	4649      	mov	r1, r9
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	4658      	mov	r0, fp
 8008cba:	f000 fbfd 	bl	80094b8 <__lshift>
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	4681      	mov	r9, r0
 8008cc2:	f000 fc65 	bl	8009590 <__mcmp>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	dc03      	bgt.n	8008cd2 <_dtoa_r+0xa52>
 8008cca:	d1e1      	bne.n	8008c90 <_dtoa_r+0xa10>
 8008ccc:	f018 0f01 	tst.w	r8, #1
 8008cd0:	d0de      	beq.n	8008c90 <_dtoa_r+0xa10>
 8008cd2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008cd6:	d1d8      	bne.n	8008c8a <_dtoa_r+0xa0a>
 8008cd8:	9a00      	ldr	r2, [sp, #0]
 8008cda:	2339      	movs	r3, #57	@ 0x39
 8008cdc:	7013      	strb	r3, [r2, #0]
 8008cde:	4633      	mov	r3, r6
 8008ce0:	461e      	mov	r6, r3
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ce8:	2a39      	cmp	r2, #57	@ 0x39
 8008cea:	d052      	beq.n	8008d92 <_dtoa_r+0xb12>
 8008cec:	3201      	adds	r2, #1
 8008cee:	701a      	strb	r2, [r3, #0]
 8008cf0:	e612      	b.n	8008918 <_dtoa_r+0x698>
 8008cf2:	2a00      	cmp	r2, #0
 8008cf4:	dd07      	ble.n	8008d06 <_dtoa_r+0xa86>
 8008cf6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008cfa:	d0ed      	beq.n	8008cd8 <_dtoa_r+0xa58>
 8008cfc:	9a00      	ldr	r2, [sp, #0]
 8008cfe:	f108 0301 	add.w	r3, r8, #1
 8008d02:	7013      	strb	r3, [r2, #0]
 8008d04:	e608      	b.n	8008918 <_dtoa_r+0x698>
 8008d06:	9b07      	ldr	r3, [sp, #28]
 8008d08:	9a07      	ldr	r2, [sp, #28]
 8008d0a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d028      	beq.n	8008d66 <_dtoa_r+0xae6>
 8008d14:	4649      	mov	r1, r9
 8008d16:	2300      	movs	r3, #0
 8008d18:	220a      	movs	r2, #10
 8008d1a:	4658      	mov	r0, fp
 8008d1c:	f000 f9d6 	bl	80090cc <__multadd>
 8008d20:	42af      	cmp	r7, r5
 8008d22:	4681      	mov	r9, r0
 8008d24:	f04f 0300 	mov.w	r3, #0
 8008d28:	f04f 020a 	mov.w	r2, #10
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	4658      	mov	r0, fp
 8008d30:	d107      	bne.n	8008d42 <_dtoa_r+0xac2>
 8008d32:	f000 f9cb 	bl	80090cc <__multadd>
 8008d36:	4607      	mov	r7, r0
 8008d38:	4605      	mov	r5, r0
 8008d3a:	9b07      	ldr	r3, [sp, #28]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	9307      	str	r3, [sp, #28]
 8008d40:	e774      	b.n	8008c2c <_dtoa_r+0x9ac>
 8008d42:	f000 f9c3 	bl	80090cc <__multadd>
 8008d46:	4629      	mov	r1, r5
 8008d48:	4607      	mov	r7, r0
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	220a      	movs	r2, #10
 8008d4e:	4658      	mov	r0, fp
 8008d50:	f000 f9bc 	bl	80090cc <__multadd>
 8008d54:	4605      	mov	r5, r0
 8008d56:	e7f0      	b.n	8008d3a <_dtoa_r+0xaba>
 8008d58:	9b00      	ldr	r3, [sp, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	bfcc      	ite	gt
 8008d5e:	461e      	movgt	r6, r3
 8008d60:	2601      	movle	r6, #1
 8008d62:	4456      	add	r6, sl
 8008d64:	2700      	movs	r7, #0
 8008d66:	4649      	mov	r1, r9
 8008d68:	2201      	movs	r2, #1
 8008d6a:	4658      	mov	r0, fp
 8008d6c:	f000 fba4 	bl	80094b8 <__lshift>
 8008d70:	4621      	mov	r1, r4
 8008d72:	4681      	mov	r9, r0
 8008d74:	f000 fc0c 	bl	8009590 <__mcmp>
 8008d78:	2800      	cmp	r0, #0
 8008d7a:	dcb0      	bgt.n	8008cde <_dtoa_r+0xa5e>
 8008d7c:	d102      	bne.n	8008d84 <_dtoa_r+0xb04>
 8008d7e:	f018 0f01 	tst.w	r8, #1
 8008d82:	d1ac      	bne.n	8008cde <_dtoa_r+0xa5e>
 8008d84:	4633      	mov	r3, r6
 8008d86:	461e      	mov	r6, r3
 8008d88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d8c:	2a30      	cmp	r2, #48	@ 0x30
 8008d8e:	d0fa      	beq.n	8008d86 <_dtoa_r+0xb06>
 8008d90:	e5c2      	b.n	8008918 <_dtoa_r+0x698>
 8008d92:	459a      	cmp	sl, r3
 8008d94:	d1a4      	bne.n	8008ce0 <_dtoa_r+0xa60>
 8008d96:	9b04      	ldr	r3, [sp, #16]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	9304      	str	r3, [sp, #16]
 8008d9c:	2331      	movs	r3, #49	@ 0x31
 8008d9e:	f88a 3000 	strb.w	r3, [sl]
 8008da2:	e5b9      	b.n	8008918 <_dtoa_r+0x698>
 8008da4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008da6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008e04 <_dtoa_r+0xb84>
 8008daa:	b11b      	cbz	r3, 8008db4 <_dtoa_r+0xb34>
 8008dac:	f10a 0308 	add.w	r3, sl, #8
 8008db0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	4650      	mov	r0, sl
 8008db6:	b019      	add	sp, #100	@ 0x64
 8008db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	f77f ae37 	ble.w	8008a32 <_dtoa_r+0x7b2>
 8008dc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dc8:	2001      	movs	r0, #1
 8008dca:	e655      	b.n	8008a78 <_dtoa_r+0x7f8>
 8008dcc:	9b00      	ldr	r3, [sp, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	f77f aed6 	ble.w	8008b80 <_dtoa_r+0x900>
 8008dd4:	4656      	mov	r6, sl
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	4648      	mov	r0, r9
 8008dda:	f7ff f9c9 	bl	8008170 <quorem>
 8008dde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008de2:	f806 8b01 	strb.w	r8, [r6], #1
 8008de6:	9b00      	ldr	r3, [sp, #0]
 8008de8:	eba6 020a 	sub.w	r2, r6, sl
 8008dec:	4293      	cmp	r3, r2
 8008dee:	ddb3      	ble.n	8008d58 <_dtoa_r+0xad8>
 8008df0:	4649      	mov	r1, r9
 8008df2:	2300      	movs	r3, #0
 8008df4:	220a      	movs	r2, #10
 8008df6:	4658      	mov	r0, fp
 8008df8:	f000 f968 	bl	80090cc <__multadd>
 8008dfc:	4681      	mov	r9, r0
 8008dfe:	e7ea      	b.n	8008dd6 <_dtoa_r+0xb56>
 8008e00:	0800b881 	.word	0x0800b881
 8008e04:	0800b805 	.word	0x0800b805

08008e08 <_free_r>:
 8008e08:	b538      	push	{r3, r4, r5, lr}
 8008e0a:	4605      	mov	r5, r0
 8008e0c:	2900      	cmp	r1, #0
 8008e0e:	d041      	beq.n	8008e94 <_free_r+0x8c>
 8008e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e14:	1f0c      	subs	r4, r1, #4
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	bfb8      	it	lt
 8008e1a:	18e4      	addlt	r4, r4, r3
 8008e1c:	f000 f8e8 	bl	8008ff0 <__malloc_lock>
 8008e20:	4a1d      	ldr	r2, [pc, #116]	@ (8008e98 <_free_r+0x90>)
 8008e22:	6813      	ldr	r3, [r2, #0]
 8008e24:	b933      	cbnz	r3, 8008e34 <_free_r+0x2c>
 8008e26:	6063      	str	r3, [r4, #4]
 8008e28:	6014      	str	r4, [r2, #0]
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e30:	f000 b8e4 	b.w	8008ffc <__malloc_unlock>
 8008e34:	42a3      	cmp	r3, r4
 8008e36:	d908      	bls.n	8008e4a <_free_r+0x42>
 8008e38:	6820      	ldr	r0, [r4, #0]
 8008e3a:	1821      	adds	r1, r4, r0
 8008e3c:	428b      	cmp	r3, r1
 8008e3e:	bf01      	itttt	eq
 8008e40:	6819      	ldreq	r1, [r3, #0]
 8008e42:	685b      	ldreq	r3, [r3, #4]
 8008e44:	1809      	addeq	r1, r1, r0
 8008e46:	6021      	streq	r1, [r4, #0]
 8008e48:	e7ed      	b.n	8008e26 <_free_r+0x1e>
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	b10b      	cbz	r3, 8008e54 <_free_r+0x4c>
 8008e50:	42a3      	cmp	r3, r4
 8008e52:	d9fa      	bls.n	8008e4a <_free_r+0x42>
 8008e54:	6811      	ldr	r1, [r2, #0]
 8008e56:	1850      	adds	r0, r2, r1
 8008e58:	42a0      	cmp	r0, r4
 8008e5a:	d10b      	bne.n	8008e74 <_free_r+0x6c>
 8008e5c:	6820      	ldr	r0, [r4, #0]
 8008e5e:	4401      	add	r1, r0
 8008e60:	1850      	adds	r0, r2, r1
 8008e62:	4283      	cmp	r3, r0
 8008e64:	6011      	str	r1, [r2, #0]
 8008e66:	d1e0      	bne.n	8008e2a <_free_r+0x22>
 8008e68:	6818      	ldr	r0, [r3, #0]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	6053      	str	r3, [r2, #4]
 8008e6e:	4408      	add	r0, r1
 8008e70:	6010      	str	r0, [r2, #0]
 8008e72:	e7da      	b.n	8008e2a <_free_r+0x22>
 8008e74:	d902      	bls.n	8008e7c <_free_r+0x74>
 8008e76:	230c      	movs	r3, #12
 8008e78:	602b      	str	r3, [r5, #0]
 8008e7a:	e7d6      	b.n	8008e2a <_free_r+0x22>
 8008e7c:	6820      	ldr	r0, [r4, #0]
 8008e7e:	1821      	adds	r1, r4, r0
 8008e80:	428b      	cmp	r3, r1
 8008e82:	bf04      	itt	eq
 8008e84:	6819      	ldreq	r1, [r3, #0]
 8008e86:	685b      	ldreq	r3, [r3, #4]
 8008e88:	6063      	str	r3, [r4, #4]
 8008e8a:	bf04      	itt	eq
 8008e8c:	1809      	addeq	r1, r1, r0
 8008e8e:	6021      	streq	r1, [r4, #0]
 8008e90:	6054      	str	r4, [r2, #4]
 8008e92:	e7ca      	b.n	8008e2a <_free_r+0x22>
 8008e94:	bd38      	pop	{r3, r4, r5, pc}
 8008e96:	bf00      	nop
 8008e98:	200044ac 	.word	0x200044ac

08008e9c <malloc>:
 8008e9c:	4b02      	ldr	r3, [pc, #8]	@ (8008ea8 <malloc+0xc>)
 8008e9e:	4601      	mov	r1, r0
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	f000 b825 	b.w	8008ef0 <_malloc_r>
 8008ea6:	bf00      	nop
 8008ea8:	2000001c 	.word	0x2000001c

08008eac <sbrk_aligned>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	4e0f      	ldr	r6, [pc, #60]	@ (8008eec <sbrk_aligned+0x40>)
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	6831      	ldr	r1, [r6, #0]
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	b911      	cbnz	r1, 8008ebe <sbrk_aligned+0x12>
 8008eb8:	f001 ffd2 	bl	800ae60 <_sbrk_r>
 8008ebc:	6030      	str	r0, [r6, #0]
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f001 ffcd 	bl	800ae60 <_sbrk_r>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	d103      	bne.n	8008ed2 <sbrk_aligned+0x26>
 8008eca:	f04f 34ff 	mov.w	r4, #4294967295
 8008ece:	4620      	mov	r0, r4
 8008ed0:	bd70      	pop	{r4, r5, r6, pc}
 8008ed2:	1cc4      	adds	r4, r0, #3
 8008ed4:	f024 0403 	bic.w	r4, r4, #3
 8008ed8:	42a0      	cmp	r0, r4
 8008eda:	d0f8      	beq.n	8008ece <sbrk_aligned+0x22>
 8008edc:	1a21      	subs	r1, r4, r0
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f001 ffbe 	bl	800ae60 <_sbrk_r>
 8008ee4:	3001      	adds	r0, #1
 8008ee6:	d1f2      	bne.n	8008ece <sbrk_aligned+0x22>
 8008ee8:	e7ef      	b.n	8008eca <sbrk_aligned+0x1e>
 8008eea:	bf00      	nop
 8008eec:	200044a8 	.word	0x200044a8

08008ef0 <_malloc_r>:
 8008ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef4:	1ccd      	adds	r5, r1, #3
 8008ef6:	f025 0503 	bic.w	r5, r5, #3
 8008efa:	3508      	adds	r5, #8
 8008efc:	2d0c      	cmp	r5, #12
 8008efe:	bf38      	it	cc
 8008f00:	250c      	movcc	r5, #12
 8008f02:	2d00      	cmp	r5, #0
 8008f04:	4606      	mov	r6, r0
 8008f06:	db01      	blt.n	8008f0c <_malloc_r+0x1c>
 8008f08:	42a9      	cmp	r1, r5
 8008f0a:	d904      	bls.n	8008f16 <_malloc_r+0x26>
 8008f0c:	230c      	movs	r3, #12
 8008f0e:	6033      	str	r3, [r6, #0]
 8008f10:	2000      	movs	r0, #0
 8008f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008fec <_malloc_r+0xfc>
 8008f1a:	f000 f869 	bl	8008ff0 <__malloc_lock>
 8008f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f22:	461c      	mov	r4, r3
 8008f24:	bb44      	cbnz	r4, 8008f78 <_malloc_r+0x88>
 8008f26:	4629      	mov	r1, r5
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f7ff ffbf 	bl	8008eac <sbrk_aligned>
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	4604      	mov	r4, r0
 8008f32:	d158      	bne.n	8008fe6 <_malloc_r+0xf6>
 8008f34:	f8d8 4000 	ldr.w	r4, [r8]
 8008f38:	4627      	mov	r7, r4
 8008f3a:	2f00      	cmp	r7, #0
 8008f3c:	d143      	bne.n	8008fc6 <_malloc_r+0xd6>
 8008f3e:	2c00      	cmp	r4, #0
 8008f40:	d04b      	beq.n	8008fda <_malloc_r+0xea>
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	4639      	mov	r1, r7
 8008f46:	4630      	mov	r0, r6
 8008f48:	eb04 0903 	add.w	r9, r4, r3
 8008f4c:	f001 ff88 	bl	800ae60 <_sbrk_r>
 8008f50:	4581      	cmp	r9, r0
 8008f52:	d142      	bne.n	8008fda <_malloc_r+0xea>
 8008f54:	6821      	ldr	r1, [r4, #0]
 8008f56:	1a6d      	subs	r5, r5, r1
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7ff ffa6 	bl	8008eac <sbrk_aligned>
 8008f60:	3001      	adds	r0, #1
 8008f62:	d03a      	beq.n	8008fda <_malloc_r+0xea>
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	442b      	add	r3, r5
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	bb62      	cbnz	r2, 8008fcc <_malloc_r+0xdc>
 8008f72:	f8c8 7000 	str.w	r7, [r8]
 8008f76:	e00f      	b.n	8008f98 <_malloc_r+0xa8>
 8008f78:	6822      	ldr	r2, [r4, #0]
 8008f7a:	1b52      	subs	r2, r2, r5
 8008f7c:	d420      	bmi.n	8008fc0 <_malloc_r+0xd0>
 8008f7e:	2a0b      	cmp	r2, #11
 8008f80:	d917      	bls.n	8008fb2 <_malloc_r+0xc2>
 8008f82:	1961      	adds	r1, r4, r5
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	6025      	str	r5, [r4, #0]
 8008f88:	bf18      	it	ne
 8008f8a:	6059      	strne	r1, [r3, #4]
 8008f8c:	6863      	ldr	r3, [r4, #4]
 8008f8e:	bf08      	it	eq
 8008f90:	f8c8 1000 	streq.w	r1, [r8]
 8008f94:	5162      	str	r2, [r4, r5]
 8008f96:	604b      	str	r3, [r1, #4]
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f000 f82f 	bl	8008ffc <__malloc_unlock>
 8008f9e:	f104 000b 	add.w	r0, r4, #11
 8008fa2:	1d23      	adds	r3, r4, #4
 8008fa4:	f020 0007 	bic.w	r0, r0, #7
 8008fa8:	1ac2      	subs	r2, r0, r3
 8008faa:	bf1c      	itt	ne
 8008fac:	1a1b      	subne	r3, r3, r0
 8008fae:	50a3      	strne	r3, [r4, r2]
 8008fb0:	e7af      	b.n	8008f12 <_malloc_r+0x22>
 8008fb2:	6862      	ldr	r2, [r4, #4]
 8008fb4:	42a3      	cmp	r3, r4
 8008fb6:	bf0c      	ite	eq
 8008fb8:	f8c8 2000 	streq.w	r2, [r8]
 8008fbc:	605a      	strne	r2, [r3, #4]
 8008fbe:	e7eb      	b.n	8008f98 <_malloc_r+0xa8>
 8008fc0:	4623      	mov	r3, r4
 8008fc2:	6864      	ldr	r4, [r4, #4]
 8008fc4:	e7ae      	b.n	8008f24 <_malloc_r+0x34>
 8008fc6:	463c      	mov	r4, r7
 8008fc8:	687f      	ldr	r7, [r7, #4]
 8008fca:	e7b6      	b.n	8008f3a <_malloc_r+0x4a>
 8008fcc:	461a      	mov	r2, r3
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	42a3      	cmp	r3, r4
 8008fd2:	d1fb      	bne.n	8008fcc <_malloc_r+0xdc>
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	6053      	str	r3, [r2, #4]
 8008fd8:	e7de      	b.n	8008f98 <_malloc_r+0xa8>
 8008fda:	230c      	movs	r3, #12
 8008fdc:	6033      	str	r3, [r6, #0]
 8008fde:	4630      	mov	r0, r6
 8008fe0:	f000 f80c 	bl	8008ffc <__malloc_unlock>
 8008fe4:	e794      	b.n	8008f10 <_malloc_r+0x20>
 8008fe6:	6005      	str	r5, [r0, #0]
 8008fe8:	e7d6      	b.n	8008f98 <_malloc_r+0xa8>
 8008fea:	bf00      	nop
 8008fec:	200044ac 	.word	0x200044ac

08008ff0 <__malloc_lock>:
 8008ff0:	4801      	ldr	r0, [pc, #4]	@ (8008ff8 <__malloc_lock+0x8>)
 8008ff2:	f7ff b8a6 	b.w	8008142 <__retarget_lock_acquire_recursive>
 8008ff6:	bf00      	nop
 8008ff8:	200044a4 	.word	0x200044a4

08008ffc <__malloc_unlock>:
 8008ffc:	4801      	ldr	r0, [pc, #4]	@ (8009004 <__malloc_unlock+0x8>)
 8008ffe:	f7ff b8a1 	b.w	8008144 <__retarget_lock_release_recursive>
 8009002:	bf00      	nop
 8009004:	200044a4 	.word	0x200044a4

08009008 <_Balloc>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	69c6      	ldr	r6, [r0, #28]
 800900c:	4604      	mov	r4, r0
 800900e:	460d      	mov	r5, r1
 8009010:	b976      	cbnz	r6, 8009030 <_Balloc+0x28>
 8009012:	2010      	movs	r0, #16
 8009014:	f7ff ff42 	bl	8008e9c <malloc>
 8009018:	4602      	mov	r2, r0
 800901a:	61e0      	str	r0, [r4, #28]
 800901c:	b920      	cbnz	r0, 8009028 <_Balloc+0x20>
 800901e:	4b18      	ldr	r3, [pc, #96]	@ (8009080 <_Balloc+0x78>)
 8009020:	4818      	ldr	r0, [pc, #96]	@ (8009084 <_Balloc+0x7c>)
 8009022:	216b      	movs	r1, #107	@ 0x6b
 8009024:	f001 ff34 	bl	800ae90 <__assert_func>
 8009028:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800902c:	6006      	str	r6, [r0, #0]
 800902e:	60c6      	str	r6, [r0, #12]
 8009030:	69e6      	ldr	r6, [r4, #28]
 8009032:	68f3      	ldr	r3, [r6, #12]
 8009034:	b183      	cbz	r3, 8009058 <_Balloc+0x50>
 8009036:	69e3      	ldr	r3, [r4, #28]
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800903e:	b9b8      	cbnz	r0, 8009070 <_Balloc+0x68>
 8009040:	2101      	movs	r1, #1
 8009042:	fa01 f605 	lsl.w	r6, r1, r5
 8009046:	1d72      	adds	r2, r6, #5
 8009048:	0092      	lsls	r2, r2, #2
 800904a:	4620      	mov	r0, r4
 800904c:	f001 ff3e 	bl	800aecc <_calloc_r>
 8009050:	b160      	cbz	r0, 800906c <_Balloc+0x64>
 8009052:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009056:	e00e      	b.n	8009076 <_Balloc+0x6e>
 8009058:	2221      	movs	r2, #33	@ 0x21
 800905a:	2104      	movs	r1, #4
 800905c:	4620      	mov	r0, r4
 800905e:	f001 ff35 	bl	800aecc <_calloc_r>
 8009062:	69e3      	ldr	r3, [r4, #28]
 8009064:	60f0      	str	r0, [r6, #12]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1e4      	bne.n	8009036 <_Balloc+0x2e>
 800906c:	2000      	movs	r0, #0
 800906e:	bd70      	pop	{r4, r5, r6, pc}
 8009070:	6802      	ldr	r2, [r0, #0]
 8009072:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009076:	2300      	movs	r3, #0
 8009078:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800907c:	e7f7      	b.n	800906e <_Balloc+0x66>
 800907e:	bf00      	nop
 8009080:	0800b812 	.word	0x0800b812
 8009084:	0800b892 	.word	0x0800b892

08009088 <_Bfree>:
 8009088:	b570      	push	{r4, r5, r6, lr}
 800908a:	69c6      	ldr	r6, [r0, #28]
 800908c:	4605      	mov	r5, r0
 800908e:	460c      	mov	r4, r1
 8009090:	b976      	cbnz	r6, 80090b0 <_Bfree+0x28>
 8009092:	2010      	movs	r0, #16
 8009094:	f7ff ff02 	bl	8008e9c <malloc>
 8009098:	4602      	mov	r2, r0
 800909a:	61e8      	str	r0, [r5, #28]
 800909c:	b920      	cbnz	r0, 80090a8 <_Bfree+0x20>
 800909e:	4b09      	ldr	r3, [pc, #36]	@ (80090c4 <_Bfree+0x3c>)
 80090a0:	4809      	ldr	r0, [pc, #36]	@ (80090c8 <_Bfree+0x40>)
 80090a2:	218f      	movs	r1, #143	@ 0x8f
 80090a4:	f001 fef4 	bl	800ae90 <__assert_func>
 80090a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090ac:	6006      	str	r6, [r0, #0]
 80090ae:	60c6      	str	r6, [r0, #12]
 80090b0:	b13c      	cbz	r4, 80090c2 <_Bfree+0x3a>
 80090b2:	69eb      	ldr	r3, [r5, #28]
 80090b4:	6862      	ldr	r2, [r4, #4]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090bc:	6021      	str	r1, [r4, #0]
 80090be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090c2:	bd70      	pop	{r4, r5, r6, pc}
 80090c4:	0800b812 	.word	0x0800b812
 80090c8:	0800b892 	.word	0x0800b892

080090cc <__multadd>:
 80090cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090d0:	690d      	ldr	r5, [r1, #16]
 80090d2:	4607      	mov	r7, r0
 80090d4:	460c      	mov	r4, r1
 80090d6:	461e      	mov	r6, r3
 80090d8:	f101 0c14 	add.w	ip, r1, #20
 80090dc:	2000      	movs	r0, #0
 80090de:	f8dc 3000 	ldr.w	r3, [ip]
 80090e2:	b299      	uxth	r1, r3
 80090e4:	fb02 6101 	mla	r1, r2, r1, r6
 80090e8:	0c1e      	lsrs	r6, r3, #16
 80090ea:	0c0b      	lsrs	r3, r1, #16
 80090ec:	fb02 3306 	mla	r3, r2, r6, r3
 80090f0:	b289      	uxth	r1, r1
 80090f2:	3001      	adds	r0, #1
 80090f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090f8:	4285      	cmp	r5, r0
 80090fa:	f84c 1b04 	str.w	r1, [ip], #4
 80090fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009102:	dcec      	bgt.n	80090de <__multadd+0x12>
 8009104:	b30e      	cbz	r6, 800914a <__multadd+0x7e>
 8009106:	68a3      	ldr	r3, [r4, #8]
 8009108:	42ab      	cmp	r3, r5
 800910a:	dc19      	bgt.n	8009140 <__multadd+0x74>
 800910c:	6861      	ldr	r1, [r4, #4]
 800910e:	4638      	mov	r0, r7
 8009110:	3101      	adds	r1, #1
 8009112:	f7ff ff79 	bl	8009008 <_Balloc>
 8009116:	4680      	mov	r8, r0
 8009118:	b928      	cbnz	r0, 8009126 <__multadd+0x5a>
 800911a:	4602      	mov	r2, r0
 800911c:	4b0c      	ldr	r3, [pc, #48]	@ (8009150 <__multadd+0x84>)
 800911e:	480d      	ldr	r0, [pc, #52]	@ (8009154 <__multadd+0x88>)
 8009120:	21ba      	movs	r1, #186	@ 0xba
 8009122:	f001 feb5 	bl	800ae90 <__assert_func>
 8009126:	6922      	ldr	r2, [r4, #16]
 8009128:	3202      	adds	r2, #2
 800912a:	f104 010c 	add.w	r1, r4, #12
 800912e:	0092      	lsls	r2, r2, #2
 8009130:	300c      	adds	r0, #12
 8009132:	f7ff f808 	bl	8008146 <memcpy>
 8009136:	4621      	mov	r1, r4
 8009138:	4638      	mov	r0, r7
 800913a:	f7ff ffa5 	bl	8009088 <_Bfree>
 800913e:	4644      	mov	r4, r8
 8009140:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009144:	3501      	adds	r5, #1
 8009146:	615e      	str	r6, [r3, #20]
 8009148:	6125      	str	r5, [r4, #16]
 800914a:	4620      	mov	r0, r4
 800914c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009150:	0800b881 	.word	0x0800b881
 8009154:	0800b892 	.word	0x0800b892

08009158 <__s2b>:
 8009158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800915c:	460c      	mov	r4, r1
 800915e:	4615      	mov	r5, r2
 8009160:	461f      	mov	r7, r3
 8009162:	2209      	movs	r2, #9
 8009164:	3308      	adds	r3, #8
 8009166:	4606      	mov	r6, r0
 8009168:	fb93 f3f2 	sdiv	r3, r3, r2
 800916c:	2100      	movs	r1, #0
 800916e:	2201      	movs	r2, #1
 8009170:	429a      	cmp	r2, r3
 8009172:	db09      	blt.n	8009188 <__s2b+0x30>
 8009174:	4630      	mov	r0, r6
 8009176:	f7ff ff47 	bl	8009008 <_Balloc>
 800917a:	b940      	cbnz	r0, 800918e <__s2b+0x36>
 800917c:	4602      	mov	r2, r0
 800917e:	4b19      	ldr	r3, [pc, #100]	@ (80091e4 <__s2b+0x8c>)
 8009180:	4819      	ldr	r0, [pc, #100]	@ (80091e8 <__s2b+0x90>)
 8009182:	21d3      	movs	r1, #211	@ 0xd3
 8009184:	f001 fe84 	bl	800ae90 <__assert_func>
 8009188:	0052      	lsls	r2, r2, #1
 800918a:	3101      	adds	r1, #1
 800918c:	e7f0      	b.n	8009170 <__s2b+0x18>
 800918e:	9b08      	ldr	r3, [sp, #32]
 8009190:	6143      	str	r3, [r0, #20]
 8009192:	2d09      	cmp	r5, #9
 8009194:	f04f 0301 	mov.w	r3, #1
 8009198:	6103      	str	r3, [r0, #16]
 800919a:	dd16      	ble.n	80091ca <__s2b+0x72>
 800919c:	f104 0909 	add.w	r9, r4, #9
 80091a0:	46c8      	mov	r8, r9
 80091a2:	442c      	add	r4, r5
 80091a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80091a8:	4601      	mov	r1, r0
 80091aa:	3b30      	subs	r3, #48	@ 0x30
 80091ac:	220a      	movs	r2, #10
 80091ae:	4630      	mov	r0, r6
 80091b0:	f7ff ff8c 	bl	80090cc <__multadd>
 80091b4:	45a0      	cmp	r8, r4
 80091b6:	d1f5      	bne.n	80091a4 <__s2b+0x4c>
 80091b8:	f1a5 0408 	sub.w	r4, r5, #8
 80091bc:	444c      	add	r4, r9
 80091be:	1b2d      	subs	r5, r5, r4
 80091c0:	1963      	adds	r3, r4, r5
 80091c2:	42bb      	cmp	r3, r7
 80091c4:	db04      	blt.n	80091d0 <__s2b+0x78>
 80091c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091ca:	340a      	adds	r4, #10
 80091cc:	2509      	movs	r5, #9
 80091ce:	e7f6      	b.n	80091be <__s2b+0x66>
 80091d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80091d4:	4601      	mov	r1, r0
 80091d6:	3b30      	subs	r3, #48	@ 0x30
 80091d8:	220a      	movs	r2, #10
 80091da:	4630      	mov	r0, r6
 80091dc:	f7ff ff76 	bl	80090cc <__multadd>
 80091e0:	e7ee      	b.n	80091c0 <__s2b+0x68>
 80091e2:	bf00      	nop
 80091e4:	0800b881 	.word	0x0800b881
 80091e8:	0800b892 	.word	0x0800b892

080091ec <__hi0bits>:
 80091ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80091f0:	4603      	mov	r3, r0
 80091f2:	bf36      	itet	cc
 80091f4:	0403      	lslcc	r3, r0, #16
 80091f6:	2000      	movcs	r0, #0
 80091f8:	2010      	movcc	r0, #16
 80091fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091fe:	bf3c      	itt	cc
 8009200:	021b      	lslcc	r3, r3, #8
 8009202:	3008      	addcc	r0, #8
 8009204:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009208:	bf3c      	itt	cc
 800920a:	011b      	lslcc	r3, r3, #4
 800920c:	3004      	addcc	r0, #4
 800920e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009212:	bf3c      	itt	cc
 8009214:	009b      	lslcc	r3, r3, #2
 8009216:	3002      	addcc	r0, #2
 8009218:	2b00      	cmp	r3, #0
 800921a:	db05      	blt.n	8009228 <__hi0bits+0x3c>
 800921c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009220:	f100 0001 	add.w	r0, r0, #1
 8009224:	bf08      	it	eq
 8009226:	2020      	moveq	r0, #32
 8009228:	4770      	bx	lr

0800922a <__lo0bits>:
 800922a:	6803      	ldr	r3, [r0, #0]
 800922c:	4602      	mov	r2, r0
 800922e:	f013 0007 	ands.w	r0, r3, #7
 8009232:	d00b      	beq.n	800924c <__lo0bits+0x22>
 8009234:	07d9      	lsls	r1, r3, #31
 8009236:	d421      	bmi.n	800927c <__lo0bits+0x52>
 8009238:	0798      	lsls	r0, r3, #30
 800923a:	bf49      	itett	mi
 800923c:	085b      	lsrmi	r3, r3, #1
 800923e:	089b      	lsrpl	r3, r3, #2
 8009240:	2001      	movmi	r0, #1
 8009242:	6013      	strmi	r3, [r2, #0]
 8009244:	bf5c      	itt	pl
 8009246:	6013      	strpl	r3, [r2, #0]
 8009248:	2002      	movpl	r0, #2
 800924a:	4770      	bx	lr
 800924c:	b299      	uxth	r1, r3
 800924e:	b909      	cbnz	r1, 8009254 <__lo0bits+0x2a>
 8009250:	0c1b      	lsrs	r3, r3, #16
 8009252:	2010      	movs	r0, #16
 8009254:	b2d9      	uxtb	r1, r3
 8009256:	b909      	cbnz	r1, 800925c <__lo0bits+0x32>
 8009258:	3008      	adds	r0, #8
 800925a:	0a1b      	lsrs	r3, r3, #8
 800925c:	0719      	lsls	r1, r3, #28
 800925e:	bf04      	itt	eq
 8009260:	091b      	lsreq	r3, r3, #4
 8009262:	3004      	addeq	r0, #4
 8009264:	0799      	lsls	r1, r3, #30
 8009266:	bf04      	itt	eq
 8009268:	089b      	lsreq	r3, r3, #2
 800926a:	3002      	addeq	r0, #2
 800926c:	07d9      	lsls	r1, r3, #31
 800926e:	d403      	bmi.n	8009278 <__lo0bits+0x4e>
 8009270:	085b      	lsrs	r3, r3, #1
 8009272:	f100 0001 	add.w	r0, r0, #1
 8009276:	d003      	beq.n	8009280 <__lo0bits+0x56>
 8009278:	6013      	str	r3, [r2, #0]
 800927a:	4770      	bx	lr
 800927c:	2000      	movs	r0, #0
 800927e:	4770      	bx	lr
 8009280:	2020      	movs	r0, #32
 8009282:	4770      	bx	lr

08009284 <__i2b>:
 8009284:	b510      	push	{r4, lr}
 8009286:	460c      	mov	r4, r1
 8009288:	2101      	movs	r1, #1
 800928a:	f7ff febd 	bl	8009008 <_Balloc>
 800928e:	4602      	mov	r2, r0
 8009290:	b928      	cbnz	r0, 800929e <__i2b+0x1a>
 8009292:	4b05      	ldr	r3, [pc, #20]	@ (80092a8 <__i2b+0x24>)
 8009294:	4805      	ldr	r0, [pc, #20]	@ (80092ac <__i2b+0x28>)
 8009296:	f240 1145 	movw	r1, #325	@ 0x145
 800929a:	f001 fdf9 	bl	800ae90 <__assert_func>
 800929e:	2301      	movs	r3, #1
 80092a0:	6144      	str	r4, [r0, #20]
 80092a2:	6103      	str	r3, [r0, #16]
 80092a4:	bd10      	pop	{r4, pc}
 80092a6:	bf00      	nop
 80092a8:	0800b881 	.word	0x0800b881
 80092ac:	0800b892 	.word	0x0800b892

080092b0 <__multiply>:
 80092b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b4:	4614      	mov	r4, r2
 80092b6:	690a      	ldr	r2, [r1, #16]
 80092b8:	6923      	ldr	r3, [r4, #16]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	bfa8      	it	ge
 80092be:	4623      	movge	r3, r4
 80092c0:	460f      	mov	r7, r1
 80092c2:	bfa4      	itt	ge
 80092c4:	460c      	movge	r4, r1
 80092c6:	461f      	movge	r7, r3
 80092c8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80092cc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80092d0:	68a3      	ldr	r3, [r4, #8]
 80092d2:	6861      	ldr	r1, [r4, #4]
 80092d4:	eb0a 0609 	add.w	r6, sl, r9
 80092d8:	42b3      	cmp	r3, r6
 80092da:	b085      	sub	sp, #20
 80092dc:	bfb8      	it	lt
 80092de:	3101      	addlt	r1, #1
 80092e0:	f7ff fe92 	bl	8009008 <_Balloc>
 80092e4:	b930      	cbnz	r0, 80092f4 <__multiply+0x44>
 80092e6:	4602      	mov	r2, r0
 80092e8:	4b44      	ldr	r3, [pc, #272]	@ (80093fc <__multiply+0x14c>)
 80092ea:	4845      	ldr	r0, [pc, #276]	@ (8009400 <__multiply+0x150>)
 80092ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80092f0:	f001 fdce 	bl	800ae90 <__assert_func>
 80092f4:	f100 0514 	add.w	r5, r0, #20
 80092f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80092fc:	462b      	mov	r3, r5
 80092fe:	2200      	movs	r2, #0
 8009300:	4543      	cmp	r3, r8
 8009302:	d321      	bcc.n	8009348 <__multiply+0x98>
 8009304:	f107 0114 	add.w	r1, r7, #20
 8009308:	f104 0214 	add.w	r2, r4, #20
 800930c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009310:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009314:	9302      	str	r3, [sp, #8]
 8009316:	1b13      	subs	r3, r2, r4
 8009318:	3b15      	subs	r3, #21
 800931a:	f023 0303 	bic.w	r3, r3, #3
 800931e:	3304      	adds	r3, #4
 8009320:	f104 0715 	add.w	r7, r4, #21
 8009324:	42ba      	cmp	r2, r7
 8009326:	bf38      	it	cc
 8009328:	2304      	movcc	r3, #4
 800932a:	9301      	str	r3, [sp, #4]
 800932c:	9b02      	ldr	r3, [sp, #8]
 800932e:	9103      	str	r1, [sp, #12]
 8009330:	428b      	cmp	r3, r1
 8009332:	d80c      	bhi.n	800934e <__multiply+0x9e>
 8009334:	2e00      	cmp	r6, #0
 8009336:	dd03      	ble.n	8009340 <__multiply+0x90>
 8009338:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800933c:	2b00      	cmp	r3, #0
 800933e:	d05b      	beq.n	80093f8 <__multiply+0x148>
 8009340:	6106      	str	r6, [r0, #16]
 8009342:	b005      	add	sp, #20
 8009344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009348:	f843 2b04 	str.w	r2, [r3], #4
 800934c:	e7d8      	b.n	8009300 <__multiply+0x50>
 800934e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009352:	f1ba 0f00 	cmp.w	sl, #0
 8009356:	d024      	beq.n	80093a2 <__multiply+0xf2>
 8009358:	f104 0e14 	add.w	lr, r4, #20
 800935c:	46a9      	mov	r9, r5
 800935e:	f04f 0c00 	mov.w	ip, #0
 8009362:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009366:	f8d9 3000 	ldr.w	r3, [r9]
 800936a:	fa1f fb87 	uxth.w	fp, r7
 800936e:	b29b      	uxth	r3, r3
 8009370:	fb0a 330b 	mla	r3, sl, fp, r3
 8009374:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009378:	f8d9 7000 	ldr.w	r7, [r9]
 800937c:	4463      	add	r3, ip
 800937e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009382:	fb0a c70b 	mla	r7, sl, fp, ip
 8009386:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800938a:	b29b      	uxth	r3, r3
 800938c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009390:	4572      	cmp	r2, lr
 8009392:	f849 3b04 	str.w	r3, [r9], #4
 8009396:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800939a:	d8e2      	bhi.n	8009362 <__multiply+0xb2>
 800939c:	9b01      	ldr	r3, [sp, #4]
 800939e:	f845 c003 	str.w	ip, [r5, r3]
 80093a2:	9b03      	ldr	r3, [sp, #12]
 80093a4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80093a8:	3104      	adds	r1, #4
 80093aa:	f1b9 0f00 	cmp.w	r9, #0
 80093ae:	d021      	beq.n	80093f4 <__multiply+0x144>
 80093b0:	682b      	ldr	r3, [r5, #0]
 80093b2:	f104 0c14 	add.w	ip, r4, #20
 80093b6:	46ae      	mov	lr, r5
 80093b8:	f04f 0a00 	mov.w	sl, #0
 80093bc:	f8bc b000 	ldrh.w	fp, [ip]
 80093c0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80093c4:	fb09 770b 	mla	r7, r9, fp, r7
 80093c8:	4457      	add	r7, sl
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80093d0:	f84e 3b04 	str.w	r3, [lr], #4
 80093d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80093d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093dc:	f8be 3000 	ldrh.w	r3, [lr]
 80093e0:	fb09 330a 	mla	r3, r9, sl, r3
 80093e4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80093e8:	4562      	cmp	r2, ip
 80093ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093ee:	d8e5      	bhi.n	80093bc <__multiply+0x10c>
 80093f0:	9f01      	ldr	r7, [sp, #4]
 80093f2:	51eb      	str	r3, [r5, r7]
 80093f4:	3504      	adds	r5, #4
 80093f6:	e799      	b.n	800932c <__multiply+0x7c>
 80093f8:	3e01      	subs	r6, #1
 80093fa:	e79b      	b.n	8009334 <__multiply+0x84>
 80093fc:	0800b881 	.word	0x0800b881
 8009400:	0800b892 	.word	0x0800b892

08009404 <__pow5mult>:
 8009404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009408:	4615      	mov	r5, r2
 800940a:	f012 0203 	ands.w	r2, r2, #3
 800940e:	4607      	mov	r7, r0
 8009410:	460e      	mov	r6, r1
 8009412:	d007      	beq.n	8009424 <__pow5mult+0x20>
 8009414:	4c25      	ldr	r4, [pc, #148]	@ (80094ac <__pow5mult+0xa8>)
 8009416:	3a01      	subs	r2, #1
 8009418:	2300      	movs	r3, #0
 800941a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800941e:	f7ff fe55 	bl	80090cc <__multadd>
 8009422:	4606      	mov	r6, r0
 8009424:	10ad      	asrs	r5, r5, #2
 8009426:	d03d      	beq.n	80094a4 <__pow5mult+0xa0>
 8009428:	69fc      	ldr	r4, [r7, #28]
 800942a:	b97c      	cbnz	r4, 800944c <__pow5mult+0x48>
 800942c:	2010      	movs	r0, #16
 800942e:	f7ff fd35 	bl	8008e9c <malloc>
 8009432:	4602      	mov	r2, r0
 8009434:	61f8      	str	r0, [r7, #28]
 8009436:	b928      	cbnz	r0, 8009444 <__pow5mult+0x40>
 8009438:	4b1d      	ldr	r3, [pc, #116]	@ (80094b0 <__pow5mult+0xac>)
 800943a:	481e      	ldr	r0, [pc, #120]	@ (80094b4 <__pow5mult+0xb0>)
 800943c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009440:	f001 fd26 	bl	800ae90 <__assert_func>
 8009444:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009448:	6004      	str	r4, [r0, #0]
 800944a:	60c4      	str	r4, [r0, #12]
 800944c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009450:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009454:	b94c      	cbnz	r4, 800946a <__pow5mult+0x66>
 8009456:	f240 2171 	movw	r1, #625	@ 0x271
 800945a:	4638      	mov	r0, r7
 800945c:	f7ff ff12 	bl	8009284 <__i2b>
 8009460:	2300      	movs	r3, #0
 8009462:	f8c8 0008 	str.w	r0, [r8, #8]
 8009466:	4604      	mov	r4, r0
 8009468:	6003      	str	r3, [r0, #0]
 800946a:	f04f 0900 	mov.w	r9, #0
 800946e:	07eb      	lsls	r3, r5, #31
 8009470:	d50a      	bpl.n	8009488 <__pow5mult+0x84>
 8009472:	4631      	mov	r1, r6
 8009474:	4622      	mov	r2, r4
 8009476:	4638      	mov	r0, r7
 8009478:	f7ff ff1a 	bl	80092b0 <__multiply>
 800947c:	4631      	mov	r1, r6
 800947e:	4680      	mov	r8, r0
 8009480:	4638      	mov	r0, r7
 8009482:	f7ff fe01 	bl	8009088 <_Bfree>
 8009486:	4646      	mov	r6, r8
 8009488:	106d      	asrs	r5, r5, #1
 800948a:	d00b      	beq.n	80094a4 <__pow5mult+0xa0>
 800948c:	6820      	ldr	r0, [r4, #0]
 800948e:	b938      	cbnz	r0, 80094a0 <__pow5mult+0x9c>
 8009490:	4622      	mov	r2, r4
 8009492:	4621      	mov	r1, r4
 8009494:	4638      	mov	r0, r7
 8009496:	f7ff ff0b 	bl	80092b0 <__multiply>
 800949a:	6020      	str	r0, [r4, #0]
 800949c:	f8c0 9000 	str.w	r9, [r0]
 80094a0:	4604      	mov	r4, r0
 80094a2:	e7e4      	b.n	800946e <__pow5mult+0x6a>
 80094a4:	4630      	mov	r0, r6
 80094a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094aa:	bf00      	nop
 80094ac:	0800b8ec 	.word	0x0800b8ec
 80094b0:	0800b812 	.word	0x0800b812
 80094b4:	0800b892 	.word	0x0800b892

080094b8 <__lshift>:
 80094b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094bc:	460c      	mov	r4, r1
 80094be:	6849      	ldr	r1, [r1, #4]
 80094c0:	6923      	ldr	r3, [r4, #16]
 80094c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80094c6:	68a3      	ldr	r3, [r4, #8]
 80094c8:	4607      	mov	r7, r0
 80094ca:	4691      	mov	r9, r2
 80094cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80094d0:	f108 0601 	add.w	r6, r8, #1
 80094d4:	42b3      	cmp	r3, r6
 80094d6:	db0b      	blt.n	80094f0 <__lshift+0x38>
 80094d8:	4638      	mov	r0, r7
 80094da:	f7ff fd95 	bl	8009008 <_Balloc>
 80094de:	4605      	mov	r5, r0
 80094e0:	b948      	cbnz	r0, 80094f6 <__lshift+0x3e>
 80094e2:	4602      	mov	r2, r0
 80094e4:	4b28      	ldr	r3, [pc, #160]	@ (8009588 <__lshift+0xd0>)
 80094e6:	4829      	ldr	r0, [pc, #164]	@ (800958c <__lshift+0xd4>)
 80094e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80094ec:	f001 fcd0 	bl	800ae90 <__assert_func>
 80094f0:	3101      	adds	r1, #1
 80094f2:	005b      	lsls	r3, r3, #1
 80094f4:	e7ee      	b.n	80094d4 <__lshift+0x1c>
 80094f6:	2300      	movs	r3, #0
 80094f8:	f100 0114 	add.w	r1, r0, #20
 80094fc:	f100 0210 	add.w	r2, r0, #16
 8009500:	4618      	mov	r0, r3
 8009502:	4553      	cmp	r3, sl
 8009504:	db33      	blt.n	800956e <__lshift+0xb6>
 8009506:	6920      	ldr	r0, [r4, #16]
 8009508:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800950c:	f104 0314 	add.w	r3, r4, #20
 8009510:	f019 091f 	ands.w	r9, r9, #31
 8009514:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009518:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800951c:	d02b      	beq.n	8009576 <__lshift+0xbe>
 800951e:	f1c9 0e20 	rsb	lr, r9, #32
 8009522:	468a      	mov	sl, r1
 8009524:	2200      	movs	r2, #0
 8009526:	6818      	ldr	r0, [r3, #0]
 8009528:	fa00 f009 	lsl.w	r0, r0, r9
 800952c:	4310      	orrs	r0, r2
 800952e:	f84a 0b04 	str.w	r0, [sl], #4
 8009532:	f853 2b04 	ldr.w	r2, [r3], #4
 8009536:	459c      	cmp	ip, r3
 8009538:	fa22 f20e 	lsr.w	r2, r2, lr
 800953c:	d8f3      	bhi.n	8009526 <__lshift+0x6e>
 800953e:	ebac 0304 	sub.w	r3, ip, r4
 8009542:	3b15      	subs	r3, #21
 8009544:	f023 0303 	bic.w	r3, r3, #3
 8009548:	3304      	adds	r3, #4
 800954a:	f104 0015 	add.w	r0, r4, #21
 800954e:	4584      	cmp	ip, r0
 8009550:	bf38      	it	cc
 8009552:	2304      	movcc	r3, #4
 8009554:	50ca      	str	r2, [r1, r3]
 8009556:	b10a      	cbz	r2, 800955c <__lshift+0xa4>
 8009558:	f108 0602 	add.w	r6, r8, #2
 800955c:	3e01      	subs	r6, #1
 800955e:	4638      	mov	r0, r7
 8009560:	612e      	str	r6, [r5, #16]
 8009562:	4621      	mov	r1, r4
 8009564:	f7ff fd90 	bl	8009088 <_Bfree>
 8009568:	4628      	mov	r0, r5
 800956a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800956e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009572:	3301      	adds	r3, #1
 8009574:	e7c5      	b.n	8009502 <__lshift+0x4a>
 8009576:	3904      	subs	r1, #4
 8009578:	f853 2b04 	ldr.w	r2, [r3], #4
 800957c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009580:	459c      	cmp	ip, r3
 8009582:	d8f9      	bhi.n	8009578 <__lshift+0xc0>
 8009584:	e7ea      	b.n	800955c <__lshift+0xa4>
 8009586:	bf00      	nop
 8009588:	0800b881 	.word	0x0800b881
 800958c:	0800b892 	.word	0x0800b892

08009590 <__mcmp>:
 8009590:	690a      	ldr	r2, [r1, #16]
 8009592:	4603      	mov	r3, r0
 8009594:	6900      	ldr	r0, [r0, #16]
 8009596:	1a80      	subs	r0, r0, r2
 8009598:	b530      	push	{r4, r5, lr}
 800959a:	d10e      	bne.n	80095ba <__mcmp+0x2a>
 800959c:	3314      	adds	r3, #20
 800959e:	3114      	adds	r1, #20
 80095a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80095a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80095ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80095b0:	4295      	cmp	r5, r2
 80095b2:	d003      	beq.n	80095bc <__mcmp+0x2c>
 80095b4:	d205      	bcs.n	80095c2 <__mcmp+0x32>
 80095b6:	f04f 30ff 	mov.w	r0, #4294967295
 80095ba:	bd30      	pop	{r4, r5, pc}
 80095bc:	42a3      	cmp	r3, r4
 80095be:	d3f3      	bcc.n	80095a8 <__mcmp+0x18>
 80095c0:	e7fb      	b.n	80095ba <__mcmp+0x2a>
 80095c2:	2001      	movs	r0, #1
 80095c4:	e7f9      	b.n	80095ba <__mcmp+0x2a>
	...

080095c8 <__mdiff>:
 80095c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095cc:	4689      	mov	r9, r1
 80095ce:	4606      	mov	r6, r0
 80095d0:	4611      	mov	r1, r2
 80095d2:	4648      	mov	r0, r9
 80095d4:	4614      	mov	r4, r2
 80095d6:	f7ff ffdb 	bl	8009590 <__mcmp>
 80095da:	1e05      	subs	r5, r0, #0
 80095dc:	d112      	bne.n	8009604 <__mdiff+0x3c>
 80095de:	4629      	mov	r1, r5
 80095e0:	4630      	mov	r0, r6
 80095e2:	f7ff fd11 	bl	8009008 <_Balloc>
 80095e6:	4602      	mov	r2, r0
 80095e8:	b928      	cbnz	r0, 80095f6 <__mdiff+0x2e>
 80095ea:	4b3f      	ldr	r3, [pc, #252]	@ (80096e8 <__mdiff+0x120>)
 80095ec:	f240 2137 	movw	r1, #567	@ 0x237
 80095f0:	483e      	ldr	r0, [pc, #248]	@ (80096ec <__mdiff+0x124>)
 80095f2:	f001 fc4d 	bl	800ae90 <__assert_func>
 80095f6:	2301      	movs	r3, #1
 80095f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80095fc:	4610      	mov	r0, r2
 80095fe:	b003      	add	sp, #12
 8009600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009604:	bfbc      	itt	lt
 8009606:	464b      	movlt	r3, r9
 8009608:	46a1      	movlt	r9, r4
 800960a:	4630      	mov	r0, r6
 800960c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009610:	bfba      	itte	lt
 8009612:	461c      	movlt	r4, r3
 8009614:	2501      	movlt	r5, #1
 8009616:	2500      	movge	r5, #0
 8009618:	f7ff fcf6 	bl	8009008 <_Balloc>
 800961c:	4602      	mov	r2, r0
 800961e:	b918      	cbnz	r0, 8009628 <__mdiff+0x60>
 8009620:	4b31      	ldr	r3, [pc, #196]	@ (80096e8 <__mdiff+0x120>)
 8009622:	f240 2145 	movw	r1, #581	@ 0x245
 8009626:	e7e3      	b.n	80095f0 <__mdiff+0x28>
 8009628:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800962c:	6926      	ldr	r6, [r4, #16]
 800962e:	60c5      	str	r5, [r0, #12]
 8009630:	f109 0310 	add.w	r3, r9, #16
 8009634:	f109 0514 	add.w	r5, r9, #20
 8009638:	f104 0e14 	add.w	lr, r4, #20
 800963c:	f100 0b14 	add.w	fp, r0, #20
 8009640:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009644:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009648:	9301      	str	r3, [sp, #4]
 800964a:	46d9      	mov	r9, fp
 800964c:	f04f 0c00 	mov.w	ip, #0
 8009650:	9b01      	ldr	r3, [sp, #4]
 8009652:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009656:	f853 af04 	ldr.w	sl, [r3, #4]!
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	fa1f f38a 	uxth.w	r3, sl
 8009660:	4619      	mov	r1, r3
 8009662:	b283      	uxth	r3, r0
 8009664:	1acb      	subs	r3, r1, r3
 8009666:	0c00      	lsrs	r0, r0, #16
 8009668:	4463      	add	r3, ip
 800966a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800966e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009672:	b29b      	uxth	r3, r3
 8009674:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009678:	4576      	cmp	r6, lr
 800967a:	f849 3b04 	str.w	r3, [r9], #4
 800967e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009682:	d8e5      	bhi.n	8009650 <__mdiff+0x88>
 8009684:	1b33      	subs	r3, r6, r4
 8009686:	3b15      	subs	r3, #21
 8009688:	f023 0303 	bic.w	r3, r3, #3
 800968c:	3415      	adds	r4, #21
 800968e:	3304      	adds	r3, #4
 8009690:	42a6      	cmp	r6, r4
 8009692:	bf38      	it	cc
 8009694:	2304      	movcc	r3, #4
 8009696:	441d      	add	r5, r3
 8009698:	445b      	add	r3, fp
 800969a:	461e      	mov	r6, r3
 800969c:	462c      	mov	r4, r5
 800969e:	4544      	cmp	r4, r8
 80096a0:	d30e      	bcc.n	80096c0 <__mdiff+0xf8>
 80096a2:	f108 0103 	add.w	r1, r8, #3
 80096a6:	1b49      	subs	r1, r1, r5
 80096a8:	f021 0103 	bic.w	r1, r1, #3
 80096ac:	3d03      	subs	r5, #3
 80096ae:	45a8      	cmp	r8, r5
 80096b0:	bf38      	it	cc
 80096b2:	2100      	movcc	r1, #0
 80096b4:	440b      	add	r3, r1
 80096b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80096ba:	b191      	cbz	r1, 80096e2 <__mdiff+0x11a>
 80096bc:	6117      	str	r7, [r2, #16]
 80096be:	e79d      	b.n	80095fc <__mdiff+0x34>
 80096c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80096c4:	46e6      	mov	lr, ip
 80096c6:	0c08      	lsrs	r0, r1, #16
 80096c8:	fa1c fc81 	uxtah	ip, ip, r1
 80096cc:	4471      	add	r1, lr
 80096ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80096d2:	b289      	uxth	r1, r1
 80096d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80096d8:	f846 1b04 	str.w	r1, [r6], #4
 80096dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096e0:	e7dd      	b.n	800969e <__mdiff+0xd6>
 80096e2:	3f01      	subs	r7, #1
 80096e4:	e7e7      	b.n	80096b6 <__mdiff+0xee>
 80096e6:	bf00      	nop
 80096e8:	0800b881 	.word	0x0800b881
 80096ec:	0800b892 	.word	0x0800b892

080096f0 <__ulp>:
 80096f0:	b082      	sub	sp, #8
 80096f2:	ed8d 0b00 	vstr	d0, [sp]
 80096f6:	9a01      	ldr	r2, [sp, #4]
 80096f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009738 <__ulp+0x48>)
 80096fa:	4013      	ands	r3, r2
 80096fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009700:	2b00      	cmp	r3, #0
 8009702:	dc08      	bgt.n	8009716 <__ulp+0x26>
 8009704:	425b      	negs	r3, r3
 8009706:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800970a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800970e:	da04      	bge.n	800971a <__ulp+0x2a>
 8009710:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009714:	4113      	asrs	r3, r2
 8009716:	2200      	movs	r2, #0
 8009718:	e008      	b.n	800972c <__ulp+0x3c>
 800971a:	f1a2 0314 	sub.w	r3, r2, #20
 800971e:	2b1e      	cmp	r3, #30
 8009720:	bfda      	itte	le
 8009722:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009726:	40da      	lsrle	r2, r3
 8009728:	2201      	movgt	r2, #1
 800972a:	2300      	movs	r3, #0
 800972c:	4619      	mov	r1, r3
 800972e:	4610      	mov	r0, r2
 8009730:	ec41 0b10 	vmov	d0, r0, r1
 8009734:	b002      	add	sp, #8
 8009736:	4770      	bx	lr
 8009738:	7ff00000 	.word	0x7ff00000

0800973c <__b2d>:
 800973c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009740:	6906      	ldr	r6, [r0, #16]
 8009742:	f100 0814 	add.w	r8, r0, #20
 8009746:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800974a:	1f37      	subs	r7, r6, #4
 800974c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009750:	4610      	mov	r0, r2
 8009752:	f7ff fd4b 	bl	80091ec <__hi0bits>
 8009756:	f1c0 0320 	rsb	r3, r0, #32
 800975a:	280a      	cmp	r0, #10
 800975c:	600b      	str	r3, [r1, #0]
 800975e:	491b      	ldr	r1, [pc, #108]	@ (80097cc <__b2d+0x90>)
 8009760:	dc15      	bgt.n	800978e <__b2d+0x52>
 8009762:	f1c0 0c0b 	rsb	ip, r0, #11
 8009766:	fa22 f30c 	lsr.w	r3, r2, ip
 800976a:	45b8      	cmp	r8, r7
 800976c:	ea43 0501 	orr.w	r5, r3, r1
 8009770:	bf34      	ite	cc
 8009772:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009776:	2300      	movcs	r3, #0
 8009778:	3015      	adds	r0, #21
 800977a:	fa02 f000 	lsl.w	r0, r2, r0
 800977e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009782:	4303      	orrs	r3, r0
 8009784:	461c      	mov	r4, r3
 8009786:	ec45 4b10 	vmov	d0, r4, r5
 800978a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800978e:	45b8      	cmp	r8, r7
 8009790:	bf3a      	itte	cc
 8009792:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009796:	f1a6 0708 	subcc.w	r7, r6, #8
 800979a:	2300      	movcs	r3, #0
 800979c:	380b      	subs	r0, #11
 800979e:	d012      	beq.n	80097c6 <__b2d+0x8a>
 80097a0:	f1c0 0120 	rsb	r1, r0, #32
 80097a4:	fa23 f401 	lsr.w	r4, r3, r1
 80097a8:	4082      	lsls	r2, r0
 80097aa:	4322      	orrs	r2, r4
 80097ac:	4547      	cmp	r7, r8
 80097ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80097b2:	bf8c      	ite	hi
 80097b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80097b8:	2200      	movls	r2, #0
 80097ba:	4083      	lsls	r3, r0
 80097bc:	40ca      	lsrs	r2, r1
 80097be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80097c2:	4313      	orrs	r3, r2
 80097c4:	e7de      	b.n	8009784 <__b2d+0x48>
 80097c6:	ea42 0501 	orr.w	r5, r2, r1
 80097ca:	e7db      	b.n	8009784 <__b2d+0x48>
 80097cc:	3ff00000 	.word	0x3ff00000

080097d0 <__d2b>:
 80097d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097d4:	460f      	mov	r7, r1
 80097d6:	2101      	movs	r1, #1
 80097d8:	ec59 8b10 	vmov	r8, r9, d0
 80097dc:	4616      	mov	r6, r2
 80097de:	f7ff fc13 	bl	8009008 <_Balloc>
 80097e2:	4604      	mov	r4, r0
 80097e4:	b930      	cbnz	r0, 80097f4 <__d2b+0x24>
 80097e6:	4602      	mov	r2, r0
 80097e8:	4b23      	ldr	r3, [pc, #140]	@ (8009878 <__d2b+0xa8>)
 80097ea:	4824      	ldr	r0, [pc, #144]	@ (800987c <__d2b+0xac>)
 80097ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80097f0:	f001 fb4e 	bl	800ae90 <__assert_func>
 80097f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097fc:	b10d      	cbz	r5, 8009802 <__d2b+0x32>
 80097fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009802:	9301      	str	r3, [sp, #4]
 8009804:	f1b8 0300 	subs.w	r3, r8, #0
 8009808:	d023      	beq.n	8009852 <__d2b+0x82>
 800980a:	4668      	mov	r0, sp
 800980c:	9300      	str	r3, [sp, #0]
 800980e:	f7ff fd0c 	bl	800922a <__lo0bits>
 8009812:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009816:	b1d0      	cbz	r0, 800984e <__d2b+0x7e>
 8009818:	f1c0 0320 	rsb	r3, r0, #32
 800981c:	fa02 f303 	lsl.w	r3, r2, r3
 8009820:	430b      	orrs	r3, r1
 8009822:	40c2      	lsrs	r2, r0
 8009824:	6163      	str	r3, [r4, #20]
 8009826:	9201      	str	r2, [sp, #4]
 8009828:	9b01      	ldr	r3, [sp, #4]
 800982a:	61a3      	str	r3, [r4, #24]
 800982c:	2b00      	cmp	r3, #0
 800982e:	bf0c      	ite	eq
 8009830:	2201      	moveq	r2, #1
 8009832:	2202      	movne	r2, #2
 8009834:	6122      	str	r2, [r4, #16]
 8009836:	b1a5      	cbz	r5, 8009862 <__d2b+0x92>
 8009838:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800983c:	4405      	add	r5, r0
 800983e:	603d      	str	r5, [r7, #0]
 8009840:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009844:	6030      	str	r0, [r6, #0]
 8009846:	4620      	mov	r0, r4
 8009848:	b003      	add	sp, #12
 800984a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800984e:	6161      	str	r1, [r4, #20]
 8009850:	e7ea      	b.n	8009828 <__d2b+0x58>
 8009852:	a801      	add	r0, sp, #4
 8009854:	f7ff fce9 	bl	800922a <__lo0bits>
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	6163      	str	r3, [r4, #20]
 800985c:	3020      	adds	r0, #32
 800985e:	2201      	movs	r2, #1
 8009860:	e7e8      	b.n	8009834 <__d2b+0x64>
 8009862:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009866:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800986a:	6038      	str	r0, [r7, #0]
 800986c:	6918      	ldr	r0, [r3, #16]
 800986e:	f7ff fcbd 	bl	80091ec <__hi0bits>
 8009872:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009876:	e7e5      	b.n	8009844 <__d2b+0x74>
 8009878:	0800b881 	.word	0x0800b881
 800987c:	0800b892 	.word	0x0800b892

08009880 <__ratio>:
 8009880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009884:	b085      	sub	sp, #20
 8009886:	e9cd 1000 	strd	r1, r0, [sp]
 800988a:	a902      	add	r1, sp, #8
 800988c:	f7ff ff56 	bl	800973c <__b2d>
 8009890:	9800      	ldr	r0, [sp, #0]
 8009892:	a903      	add	r1, sp, #12
 8009894:	ec55 4b10 	vmov	r4, r5, d0
 8009898:	f7ff ff50 	bl	800973c <__b2d>
 800989c:	9b01      	ldr	r3, [sp, #4]
 800989e:	6919      	ldr	r1, [r3, #16]
 80098a0:	9b00      	ldr	r3, [sp, #0]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	1ac9      	subs	r1, r1, r3
 80098a6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80098aa:	1a9b      	subs	r3, r3, r2
 80098ac:	ec5b ab10 	vmov	sl, fp, d0
 80098b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bfce      	itee	gt
 80098b8:	462a      	movgt	r2, r5
 80098ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098be:	465a      	movle	r2, fp
 80098c0:	462f      	mov	r7, r5
 80098c2:	46d9      	mov	r9, fp
 80098c4:	bfcc      	ite	gt
 80098c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80098ca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80098ce:	464b      	mov	r3, r9
 80098d0:	4652      	mov	r2, sl
 80098d2:	4620      	mov	r0, r4
 80098d4:	4639      	mov	r1, r7
 80098d6:	f7f6 ffc1 	bl	800085c <__aeabi_ddiv>
 80098da:	ec41 0b10 	vmov	d0, r0, r1
 80098de:	b005      	add	sp, #20
 80098e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098e4 <__copybits>:
 80098e4:	3901      	subs	r1, #1
 80098e6:	b570      	push	{r4, r5, r6, lr}
 80098e8:	1149      	asrs	r1, r1, #5
 80098ea:	6914      	ldr	r4, [r2, #16]
 80098ec:	3101      	adds	r1, #1
 80098ee:	f102 0314 	add.w	r3, r2, #20
 80098f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80098f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80098fa:	1f05      	subs	r5, r0, #4
 80098fc:	42a3      	cmp	r3, r4
 80098fe:	d30c      	bcc.n	800991a <__copybits+0x36>
 8009900:	1aa3      	subs	r3, r4, r2
 8009902:	3b11      	subs	r3, #17
 8009904:	f023 0303 	bic.w	r3, r3, #3
 8009908:	3211      	adds	r2, #17
 800990a:	42a2      	cmp	r2, r4
 800990c:	bf88      	it	hi
 800990e:	2300      	movhi	r3, #0
 8009910:	4418      	add	r0, r3
 8009912:	2300      	movs	r3, #0
 8009914:	4288      	cmp	r0, r1
 8009916:	d305      	bcc.n	8009924 <__copybits+0x40>
 8009918:	bd70      	pop	{r4, r5, r6, pc}
 800991a:	f853 6b04 	ldr.w	r6, [r3], #4
 800991e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009922:	e7eb      	b.n	80098fc <__copybits+0x18>
 8009924:	f840 3b04 	str.w	r3, [r0], #4
 8009928:	e7f4      	b.n	8009914 <__copybits+0x30>

0800992a <__any_on>:
 800992a:	f100 0214 	add.w	r2, r0, #20
 800992e:	6900      	ldr	r0, [r0, #16]
 8009930:	114b      	asrs	r3, r1, #5
 8009932:	4298      	cmp	r0, r3
 8009934:	b510      	push	{r4, lr}
 8009936:	db11      	blt.n	800995c <__any_on+0x32>
 8009938:	dd0a      	ble.n	8009950 <__any_on+0x26>
 800993a:	f011 011f 	ands.w	r1, r1, #31
 800993e:	d007      	beq.n	8009950 <__any_on+0x26>
 8009940:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009944:	fa24 f001 	lsr.w	r0, r4, r1
 8009948:	fa00 f101 	lsl.w	r1, r0, r1
 800994c:	428c      	cmp	r4, r1
 800994e:	d10b      	bne.n	8009968 <__any_on+0x3e>
 8009950:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009954:	4293      	cmp	r3, r2
 8009956:	d803      	bhi.n	8009960 <__any_on+0x36>
 8009958:	2000      	movs	r0, #0
 800995a:	bd10      	pop	{r4, pc}
 800995c:	4603      	mov	r3, r0
 800995e:	e7f7      	b.n	8009950 <__any_on+0x26>
 8009960:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009964:	2900      	cmp	r1, #0
 8009966:	d0f5      	beq.n	8009954 <__any_on+0x2a>
 8009968:	2001      	movs	r0, #1
 800996a:	e7f6      	b.n	800995a <__any_on+0x30>

0800996c <sulp>:
 800996c:	b570      	push	{r4, r5, r6, lr}
 800996e:	4604      	mov	r4, r0
 8009970:	460d      	mov	r5, r1
 8009972:	ec45 4b10 	vmov	d0, r4, r5
 8009976:	4616      	mov	r6, r2
 8009978:	f7ff feba 	bl	80096f0 <__ulp>
 800997c:	ec51 0b10 	vmov	r0, r1, d0
 8009980:	b17e      	cbz	r6, 80099a2 <sulp+0x36>
 8009982:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009986:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800998a:	2b00      	cmp	r3, #0
 800998c:	dd09      	ble.n	80099a2 <sulp+0x36>
 800998e:	051b      	lsls	r3, r3, #20
 8009990:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009994:	2400      	movs	r4, #0
 8009996:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800999a:	4622      	mov	r2, r4
 800999c:	462b      	mov	r3, r5
 800999e:	f7f6 fe33 	bl	8000608 <__aeabi_dmul>
 80099a2:	ec41 0b10 	vmov	d0, r0, r1
 80099a6:	bd70      	pop	{r4, r5, r6, pc}

080099a8 <_strtod_l>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	b09f      	sub	sp, #124	@ 0x7c
 80099ae:	460c      	mov	r4, r1
 80099b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80099b2:	2200      	movs	r2, #0
 80099b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80099b6:	9005      	str	r0, [sp, #20]
 80099b8:	f04f 0a00 	mov.w	sl, #0
 80099bc:	f04f 0b00 	mov.w	fp, #0
 80099c0:	460a      	mov	r2, r1
 80099c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099c4:	7811      	ldrb	r1, [r2, #0]
 80099c6:	292b      	cmp	r1, #43	@ 0x2b
 80099c8:	d04a      	beq.n	8009a60 <_strtod_l+0xb8>
 80099ca:	d838      	bhi.n	8009a3e <_strtod_l+0x96>
 80099cc:	290d      	cmp	r1, #13
 80099ce:	d832      	bhi.n	8009a36 <_strtod_l+0x8e>
 80099d0:	2908      	cmp	r1, #8
 80099d2:	d832      	bhi.n	8009a3a <_strtod_l+0x92>
 80099d4:	2900      	cmp	r1, #0
 80099d6:	d03b      	beq.n	8009a50 <_strtod_l+0xa8>
 80099d8:	2200      	movs	r2, #0
 80099da:	920b      	str	r2, [sp, #44]	@ 0x2c
 80099dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80099de:	782a      	ldrb	r2, [r5, #0]
 80099e0:	2a30      	cmp	r2, #48	@ 0x30
 80099e2:	f040 80b3 	bne.w	8009b4c <_strtod_l+0x1a4>
 80099e6:	786a      	ldrb	r2, [r5, #1]
 80099e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80099ec:	2a58      	cmp	r2, #88	@ 0x58
 80099ee:	d16e      	bne.n	8009ace <_strtod_l+0x126>
 80099f0:	9302      	str	r3, [sp, #8]
 80099f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099f4:	9301      	str	r3, [sp, #4]
 80099f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	4a8e      	ldr	r2, [pc, #568]	@ (8009c34 <_strtod_l+0x28c>)
 80099fc:	9805      	ldr	r0, [sp, #20]
 80099fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009a00:	a919      	add	r1, sp, #100	@ 0x64
 8009a02:	f001 fadf 	bl	800afc4 <__gethex>
 8009a06:	f010 060f 	ands.w	r6, r0, #15
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	d005      	beq.n	8009a1a <_strtod_l+0x72>
 8009a0e:	2e06      	cmp	r6, #6
 8009a10:	d128      	bne.n	8009a64 <_strtod_l+0xbc>
 8009a12:	3501      	adds	r5, #1
 8009a14:	2300      	movs	r3, #0
 8009a16:	9519      	str	r5, [sp, #100]	@ 0x64
 8009a18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	f040 858e 	bne.w	800a53e <_strtod_l+0xb96>
 8009a22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a24:	b1cb      	cbz	r3, 8009a5a <_strtod_l+0xb2>
 8009a26:	4652      	mov	r2, sl
 8009a28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009a2c:	ec43 2b10 	vmov	d0, r2, r3
 8009a30:	b01f      	add	sp, #124	@ 0x7c
 8009a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a36:	2920      	cmp	r1, #32
 8009a38:	d1ce      	bne.n	80099d8 <_strtod_l+0x30>
 8009a3a:	3201      	adds	r2, #1
 8009a3c:	e7c1      	b.n	80099c2 <_strtod_l+0x1a>
 8009a3e:	292d      	cmp	r1, #45	@ 0x2d
 8009a40:	d1ca      	bne.n	80099d8 <_strtod_l+0x30>
 8009a42:	2101      	movs	r1, #1
 8009a44:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009a46:	1c51      	adds	r1, r2, #1
 8009a48:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a4a:	7852      	ldrb	r2, [r2, #1]
 8009a4c:	2a00      	cmp	r2, #0
 8009a4e:	d1c5      	bne.n	80099dc <_strtod_l+0x34>
 8009a50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a52:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f040 8570 	bne.w	800a53a <_strtod_l+0xb92>
 8009a5a:	4652      	mov	r2, sl
 8009a5c:	465b      	mov	r3, fp
 8009a5e:	e7e5      	b.n	8009a2c <_strtod_l+0x84>
 8009a60:	2100      	movs	r1, #0
 8009a62:	e7ef      	b.n	8009a44 <_strtod_l+0x9c>
 8009a64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a66:	b13a      	cbz	r2, 8009a78 <_strtod_l+0xd0>
 8009a68:	2135      	movs	r1, #53	@ 0x35
 8009a6a:	a81c      	add	r0, sp, #112	@ 0x70
 8009a6c:	f7ff ff3a 	bl	80098e4 <__copybits>
 8009a70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a72:	9805      	ldr	r0, [sp, #20]
 8009a74:	f7ff fb08 	bl	8009088 <_Bfree>
 8009a78:	3e01      	subs	r6, #1
 8009a7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009a7c:	2e04      	cmp	r6, #4
 8009a7e:	d806      	bhi.n	8009a8e <_strtod_l+0xe6>
 8009a80:	e8df f006 	tbb	[pc, r6]
 8009a84:	201d0314 	.word	0x201d0314
 8009a88:	14          	.byte	0x14
 8009a89:	00          	.byte	0x00
 8009a8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009a8e:	05e1      	lsls	r1, r4, #23
 8009a90:	bf48      	it	mi
 8009a92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009a96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a9a:	0d1b      	lsrs	r3, r3, #20
 8009a9c:	051b      	lsls	r3, r3, #20
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1bb      	bne.n	8009a1a <_strtod_l+0x72>
 8009aa2:	f7fe fb23 	bl	80080ec <__errno>
 8009aa6:	2322      	movs	r3, #34	@ 0x22
 8009aa8:	6003      	str	r3, [r0, #0]
 8009aaa:	e7b6      	b.n	8009a1a <_strtod_l+0x72>
 8009aac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009ab0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009ab4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009ab8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009abc:	e7e7      	b.n	8009a8e <_strtod_l+0xe6>
 8009abe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009c3c <_strtod_l+0x294>
 8009ac2:	e7e4      	b.n	8009a8e <_strtod_l+0xe6>
 8009ac4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009ac8:	f04f 3aff 	mov.w	sl, #4294967295
 8009acc:	e7df      	b.n	8009a8e <_strtod_l+0xe6>
 8009ace:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ad0:	1c5a      	adds	r2, r3, #1
 8009ad2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ad4:	785b      	ldrb	r3, [r3, #1]
 8009ad6:	2b30      	cmp	r3, #48	@ 0x30
 8009ad8:	d0f9      	beq.n	8009ace <_strtod_l+0x126>
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d09d      	beq.n	8009a1a <_strtod_l+0x72>
 8009ade:	2301      	movs	r3, #1
 8009ae0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ae2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ae4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	9308      	str	r3, [sp, #32]
 8009aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8009aec:	461f      	mov	r7, r3
 8009aee:	220a      	movs	r2, #10
 8009af0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009af2:	7805      	ldrb	r5, [r0, #0]
 8009af4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009af8:	b2d9      	uxtb	r1, r3
 8009afa:	2909      	cmp	r1, #9
 8009afc:	d928      	bls.n	8009b50 <_strtod_l+0x1a8>
 8009afe:	494e      	ldr	r1, [pc, #312]	@ (8009c38 <_strtod_l+0x290>)
 8009b00:	2201      	movs	r2, #1
 8009b02:	f001 f979 	bl	800adf8 <strncmp>
 8009b06:	2800      	cmp	r0, #0
 8009b08:	d032      	beq.n	8009b70 <_strtod_l+0x1c8>
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	462a      	mov	r2, r5
 8009b0e:	4681      	mov	r9, r0
 8009b10:	463d      	mov	r5, r7
 8009b12:	4603      	mov	r3, r0
 8009b14:	2a65      	cmp	r2, #101	@ 0x65
 8009b16:	d001      	beq.n	8009b1c <_strtod_l+0x174>
 8009b18:	2a45      	cmp	r2, #69	@ 0x45
 8009b1a:	d114      	bne.n	8009b46 <_strtod_l+0x19e>
 8009b1c:	b91d      	cbnz	r5, 8009b26 <_strtod_l+0x17e>
 8009b1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b20:	4302      	orrs	r2, r0
 8009b22:	d095      	beq.n	8009a50 <_strtod_l+0xa8>
 8009b24:	2500      	movs	r5, #0
 8009b26:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009b28:	1c62      	adds	r2, r4, #1
 8009b2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b2c:	7862      	ldrb	r2, [r4, #1]
 8009b2e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009b30:	d077      	beq.n	8009c22 <_strtod_l+0x27a>
 8009b32:	2a2d      	cmp	r2, #45	@ 0x2d
 8009b34:	d07b      	beq.n	8009c2e <_strtod_l+0x286>
 8009b36:	f04f 0c00 	mov.w	ip, #0
 8009b3a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009b3e:	2909      	cmp	r1, #9
 8009b40:	f240 8082 	bls.w	8009c48 <_strtod_l+0x2a0>
 8009b44:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b46:	f04f 0800 	mov.w	r8, #0
 8009b4a:	e0a2      	b.n	8009c92 <_strtod_l+0x2ea>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	e7c7      	b.n	8009ae0 <_strtod_l+0x138>
 8009b50:	2f08      	cmp	r7, #8
 8009b52:	bfd5      	itete	le
 8009b54:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009b56:	9908      	ldrgt	r1, [sp, #32]
 8009b58:	fb02 3301 	mlale	r3, r2, r1, r3
 8009b5c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009b60:	f100 0001 	add.w	r0, r0, #1
 8009b64:	bfd4      	ite	le
 8009b66:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009b68:	9308      	strgt	r3, [sp, #32]
 8009b6a:	3701      	adds	r7, #1
 8009b6c:	9019      	str	r0, [sp, #100]	@ 0x64
 8009b6e:	e7bf      	b.n	8009af0 <_strtod_l+0x148>
 8009b70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b72:	1c5a      	adds	r2, r3, #1
 8009b74:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b76:	785a      	ldrb	r2, [r3, #1]
 8009b78:	b37f      	cbz	r7, 8009bda <_strtod_l+0x232>
 8009b7a:	4681      	mov	r9, r0
 8009b7c:	463d      	mov	r5, r7
 8009b7e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009b82:	2b09      	cmp	r3, #9
 8009b84:	d912      	bls.n	8009bac <_strtod_l+0x204>
 8009b86:	2301      	movs	r3, #1
 8009b88:	e7c4      	b.n	8009b14 <_strtod_l+0x16c>
 8009b8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b90:	785a      	ldrb	r2, [r3, #1]
 8009b92:	3001      	adds	r0, #1
 8009b94:	2a30      	cmp	r2, #48	@ 0x30
 8009b96:	d0f8      	beq.n	8009b8a <_strtod_l+0x1e2>
 8009b98:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009b9c:	2b08      	cmp	r3, #8
 8009b9e:	f200 84d3 	bhi.w	800a548 <_strtod_l+0xba0>
 8009ba2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ba6:	4681      	mov	r9, r0
 8009ba8:	2000      	movs	r0, #0
 8009baa:	4605      	mov	r5, r0
 8009bac:	3a30      	subs	r2, #48	@ 0x30
 8009bae:	f100 0301 	add.w	r3, r0, #1
 8009bb2:	d02a      	beq.n	8009c0a <_strtod_l+0x262>
 8009bb4:	4499      	add	r9, r3
 8009bb6:	eb00 0c05 	add.w	ip, r0, r5
 8009bba:	462b      	mov	r3, r5
 8009bbc:	210a      	movs	r1, #10
 8009bbe:	4563      	cmp	r3, ip
 8009bc0:	d10d      	bne.n	8009bde <_strtod_l+0x236>
 8009bc2:	1c69      	adds	r1, r5, #1
 8009bc4:	4401      	add	r1, r0
 8009bc6:	4428      	add	r0, r5
 8009bc8:	2808      	cmp	r0, #8
 8009bca:	dc16      	bgt.n	8009bfa <_strtod_l+0x252>
 8009bcc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009bce:	230a      	movs	r3, #10
 8009bd0:	fb03 2300 	mla	r3, r3, r0, r2
 8009bd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	e018      	b.n	8009c0c <_strtod_l+0x264>
 8009bda:	4638      	mov	r0, r7
 8009bdc:	e7da      	b.n	8009b94 <_strtod_l+0x1ec>
 8009bde:	2b08      	cmp	r3, #8
 8009be0:	f103 0301 	add.w	r3, r3, #1
 8009be4:	dc03      	bgt.n	8009bee <_strtod_l+0x246>
 8009be6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009be8:	434e      	muls	r6, r1
 8009bea:	960a      	str	r6, [sp, #40]	@ 0x28
 8009bec:	e7e7      	b.n	8009bbe <_strtod_l+0x216>
 8009bee:	2b10      	cmp	r3, #16
 8009bf0:	bfde      	ittt	le
 8009bf2:	9e08      	ldrle	r6, [sp, #32]
 8009bf4:	434e      	mulle	r6, r1
 8009bf6:	9608      	strle	r6, [sp, #32]
 8009bf8:	e7e1      	b.n	8009bbe <_strtod_l+0x216>
 8009bfa:	280f      	cmp	r0, #15
 8009bfc:	dceb      	bgt.n	8009bd6 <_strtod_l+0x22e>
 8009bfe:	9808      	ldr	r0, [sp, #32]
 8009c00:	230a      	movs	r3, #10
 8009c02:	fb03 2300 	mla	r3, r3, r0, r2
 8009c06:	9308      	str	r3, [sp, #32]
 8009c08:	e7e5      	b.n	8009bd6 <_strtod_l+0x22e>
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c0e:	1c50      	adds	r0, r2, #1
 8009c10:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c12:	7852      	ldrb	r2, [r2, #1]
 8009c14:	4618      	mov	r0, r3
 8009c16:	460d      	mov	r5, r1
 8009c18:	e7b1      	b.n	8009b7e <_strtod_l+0x1d6>
 8009c1a:	f04f 0900 	mov.w	r9, #0
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e77d      	b.n	8009b1e <_strtod_l+0x176>
 8009c22:	f04f 0c00 	mov.w	ip, #0
 8009c26:	1ca2      	adds	r2, r4, #2
 8009c28:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c2a:	78a2      	ldrb	r2, [r4, #2]
 8009c2c:	e785      	b.n	8009b3a <_strtod_l+0x192>
 8009c2e:	f04f 0c01 	mov.w	ip, #1
 8009c32:	e7f8      	b.n	8009c26 <_strtod_l+0x27e>
 8009c34:	0800ba00 	.word	0x0800ba00
 8009c38:	0800b9e8 	.word	0x0800b9e8
 8009c3c:	7ff00000 	.word	0x7ff00000
 8009c40:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c42:	1c51      	adds	r1, r2, #1
 8009c44:	9119      	str	r1, [sp, #100]	@ 0x64
 8009c46:	7852      	ldrb	r2, [r2, #1]
 8009c48:	2a30      	cmp	r2, #48	@ 0x30
 8009c4a:	d0f9      	beq.n	8009c40 <_strtod_l+0x298>
 8009c4c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009c50:	2908      	cmp	r1, #8
 8009c52:	f63f af78 	bhi.w	8009b46 <_strtod_l+0x19e>
 8009c56:	3a30      	subs	r2, #48	@ 0x30
 8009c58:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c5a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c5c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009c5e:	f04f 080a 	mov.w	r8, #10
 8009c62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c64:	1c56      	adds	r6, r2, #1
 8009c66:	9619      	str	r6, [sp, #100]	@ 0x64
 8009c68:	7852      	ldrb	r2, [r2, #1]
 8009c6a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009c6e:	f1be 0f09 	cmp.w	lr, #9
 8009c72:	d939      	bls.n	8009ce8 <_strtod_l+0x340>
 8009c74:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009c76:	1a76      	subs	r6, r6, r1
 8009c78:	2e08      	cmp	r6, #8
 8009c7a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009c7e:	dc03      	bgt.n	8009c88 <_strtod_l+0x2e0>
 8009c80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009c82:	4588      	cmp	r8, r1
 8009c84:	bfa8      	it	ge
 8009c86:	4688      	movge	r8, r1
 8009c88:	f1bc 0f00 	cmp.w	ip, #0
 8009c8c:	d001      	beq.n	8009c92 <_strtod_l+0x2ea>
 8009c8e:	f1c8 0800 	rsb	r8, r8, #0
 8009c92:	2d00      	cmp	r5, #0
 8009c94:	d14e      	bne.n	8009d34 <_strtod_l+0x38c>
 8009c96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c98:	4308      	orrs	r0, r1
 8009c9a:	f47f aebe 	bne.w	8009a1a <_strtod_l+0x72>
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	f47f aed6 	bne.w	8009a50 <_strtod_l+0xa8>
 8009ca4:	2a69      	cmp	r2, #105	@ 0x69
 8009ca6:	d028      	beq.n	8009cfa <_strtod_l+0x352>
 8009ca8:	dc25      	bgt.n	8009cf6 <_strtod_l+0x34e>
 8009caa:	2a49      	cmp	r2, #73	@ 0x49
 8009cac:	d025      	beq.n	8009cfa <_strtod_l+0x352>
 8009cae:	2a4e      	cmp	r2, #78	@ 0x4e
 8009cb0:	f47f aece 	bne.w	8009a50 <_strtod_l+0xa8>
 8009cb4:	499b      	ldr	r1, [pc, #620]	@ (8009f24 <_strtod_l+0x57c>)
 8009cb6:	a819      	add	r0, sp, #100	@ 0x64
 8009cb8:	f001 fba6 	bl	800b408 <__match>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	f43f aec7 	beq.w	8009a50 <_strtod_l+0xa8>
 8009cc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	2b28      	cmp	r3, #40	@ 0x28
 8009cc8:	d12e      	bne.n	8009d28 <_strtod_l+0x380>
 8009cca:	4997      	ldr	r1, [pc, #604]	@ (8009f28 <_strtod_l+0x580>)
 8009ccc:	aa1c      	add	r2, sp, #112	@ 0x70
 8009cce:	a819      	add	r0, sp, #100	@ 0x64
 8009cd0:	f001 fbae 	bl	800b430 <__hexnan>
 8009cd4:	2805      	cmp	r0, #5
 8009cd6:	d127      	bne.n	8009d28 <_strtod_l+0x380>
 8009cd8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009cda:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009cde:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009ce2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009ce6:	e698      	b.n	8009a1a <_strtod_l+0x72>
 8009ce8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009cea:	fb08 2101 	mla	r1, r8, r1, r2
 8009cee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009cf2:	920e      	str	r2, [sp, #56]	@ 0x38
 8009cf4:	e7b5      	b.n	8009c62 <_strtod_l+0x2ba>
 8009cf6:	2a6e      	cmp	r2, #110	@ 0x6e
 8009cf8:	e7da      	b.n	8009cb0 <_strtod_l+0x308>
 8009cfa:	498c      	ldr	r1, [pc, #560]	@ (8009f2c <_strtod_l+0x584>)
 8009cfc:	a819      	add	r0, sp, #100	@ 0x64
 8009cfe:	f001 fb83 	bl	800b408 <__match>
 8009d02:	2800      	cmp	r0, #0
 8009d04:	f43f aea4 	beq.w	8009a50 <_strtod_l+0xa8>
 8009d08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d0a:	4989      	ldr	r1, [pc, #548]	@ (8009f30 <_strtod_l+0x588>)
 8009d0c:	3b01      	subs	r3, #1
 8009d0e:	a819      	add	r0, sp, #100	@ 0x64
 8009d10:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d12:	f001 fb79 	bl	800b408 <__match>
 8009d16:	b910      	cbnz	r0, 8009d1e <_strtod_l+0x376>
 8009d18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d1e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009f40 <_strtod_l+0x598>
 8009d22:	f04f 0a00 	mov.w	sl, #0
 8009d26:	e678      	b.n	8009a1a <_strtod_l+0x72>
 8009d28:	4882      	ldr	r0, [pc, #520]	@ (8009f34 <_strtod_l+0x58c>)
 8009d2a:	f001 f8a9 	bl	800ae80 <nan>
 8009d2e:	ec5b ab10 	vmov	sl, fp, d0
 8009d32:	e672      	b.n	8009a1a <_strtod_l+0x72>
 8009d34:	eba8 0309 	sub.w	r3, r8, r9
 8009d38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d3c:	2f00      	cmp	r7, #0
 8009d3e:	bf08      	it	eq
 8009d40:	462f      	moveq	r7, r5
 8009d42:	2d10      	cmp	r5, #16
 8009d44:	462c      	mov	r4, r5
 8009d46:	bfa8      	it	ge
 8009d48:	2410      	movge	r4, #16
 8009d4a:	f7f6 fbe3 	bl	8000514 <__aeabi_ui2d>
 8009d4e:	2d09      	cmp	r5, #9
 8009d50:	4682      	mov	sl, r0
 8009d52:	468b      	mov	fp, r1
 8009d54:	dc13      	bgt.n	8009d7e <_strtod_l+0x3d6>
 8009d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f43f ae5e 	beq.w	8009a1a <_strtod_l+0x72>
 8009d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d60:	dd78      	ble.n	8009e54 <_strtod_l+0x4ac>
 8009d62:	2b16      	cmp	r3, #22
 8009d64:	dc5f      	bgt.n	8009e26 <_strtod_l+0x47e>
 8009d66:	4974      	ldr	r1, [pc, #464]	@ (8009f38 <_strtod_l+0x590>)
 8009d68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d70:	4652      	mov	r2, sl
 8009d72:	465b      	mov	r3, fp
 8009d74:	f7f6 fc48 	bl	8000608 <__aeabi_dmul>
 8009d78:	4682      	mov	sl, r0
 8009d7a:	468b      	mov	fp, r1
 8009d7c:	e64d      	b.n	8009a1a <_strtod_l+0x72>
 8009d7e:	4b6e      	ldr	r3, [pc, #440]	@ (8009f38 <_strtod_l+0x590>)
 8009d80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009d88:	f7f6 fc3e 	bl	8000608 <__aeabi_dmul>
 8009d8c:	4682      	mov	sl, r0
 8009d8e:	9808      	ldr	r0, [sp, #32]
 8009d90:	468b      	mov	fp, r1
 8009d92:	f7f6 fbbf 	bl	8000514 <__aeabi_ui2d>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4650      	mov	r0, sl
 8009d9c:	4659      	mov	r1, fp
 8009d9e:	f7f6 fa7d 	bl	800029c <__adddf3>
 8009da2:	2d0f      	cmp	r5, #15
 8009da4:	4682      	mov	sl, r0
 8009da6:	468b      	mov	fp, r1
 8009da8:	ddd5      	ble.n	8009d56 <_strtod_l+0x3ae>
 8009daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dac:	1b2c      	subs	r4, r5, r4
 8009dae:	441c      	add	r4, r3
 8009db0:	2c00      	cmp	r4, #0
 8009db2:	f340 8096 	ble.w	8009ee2 <_strtod_l+0x53a>
 8009db6:	f014 030f 	ands.w	r3, r4, #15
 8009dba:	d00a      	beq.n	8009dd2 <_strtod_l+0x42a>
 8009dbc:	495e      	ldr	r1, [pc, #376]	@ (8009f38 <_strtod_l+0x590>)
 8009dbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009dc2:	4652      	mov	r2, sl
 8009dc4:	465b      	mov	r3, fp
 8009dc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dca:	f7f6 fc1d 	bl	8000608 <__aeabi_dmul>
 8009dce:	4682      	mov	sl, r0
 8009dd0:	468b      	mov	fp, r1
 8009dd2:	f034 040f 	bics.w	r4, r4, #15
 8009dd6:	d073      	beq.n	8009ec0 <_strtod_l+0x518>
 8009dd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009ddc:	dd48      	ble.n	8009e70 <_strtod_l+0x4c8>
 8009dde:	2400      	movs	r4, #0
 8009de0:	46a0      	mov	r8, r4
 8009de2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009de4:	46a1      	mov	r9, r4
 8009de6:	9a05      	ldr	r2, [sp, #20]
 8009de8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009f40 <_strtod_l+0x598>
 8009dec:	2322      	movs	r3, #34	@ 0x22
 8009dee:	6013      	str	r3, [r2, #0]
 8009df0:	f04f 0a00 	mov.w	sl, #0
 8009df4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f43f ae0f 	beq.w	8009a1a <_strtod_l+0x72>
 8009dfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009dfe:	9805      	ldr	r0, [sp, #20]
 8009e00:	f7ff f942 	bl	8009088 <_Bfree>
 8009e04:	9805      	ldr	r0, [sp, #20]
 8009e06:	4649      	mov	r1, r9
 8009e08:	f7ff f93e 	bl	8009088 <_Bfree>
 8009e0c:	9805      	ldr	r0, [sp, #20]
 8009e0e:	4641      	mov	r1, r8
 8009e10:	f7ff f93a 	bl	8009088 <_Bfree>
 8009e14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e16:	9805      	ldr	r0, [sp, #20]
 8009e18:	f7ff f936 	bl	8009088 <_Bfree>
 8009e1c:	9805      	ldr	r0, [sp, #20]
 8009e1e:	4621      	mov	r1, r4
 8009e20:	f7ff f932 	bl	8009088 <_Bfree>
 8009e24:	e5f9      	b.n	8009a1a <_strtod_l+0x72>
 8009e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	dbbc      	blt.n	8009daa <_strtod_l+0x402>
 8009e30:	4c41      	ldr	r4, [pc, #260]	@ (8009f38 <_strtod_l+0x590>)
 8009e32:	f1c5 050f 	rsb	r5, r5, #15
 8009e36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009e3a:	4652      	mov	r2, sl
 8009e3c:	465b      	mov	r3, fp
 8009e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e42:	f7f6 fbe1 	bl	8000608 <__aeabi_dmul>
 8009e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e48:	1b5d      	subs	r5, r3, r5
 8009e4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009e4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009e52:	e78f      	b.n	8009d74 <_strtod_l+0x3cc>
 8009e54:	3316      	adds	r3, #22
 8009e56:	dba8      	blt.n	8009daa <_strtod_l+0x402>
 8009e58:	4b37      	ldr	r3, [pc, #220]	@ (8009f38 <_strtod_l+0x590>)
 8009e5a:	eba9 0808 	sub.w	r8, r9, r8
 8009e5e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009e62:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009e66:	4650      	mov	r0, sl
 8009e68:	4659      	mov	r1, fp
 8009e6a:	f7f6 fcf7 	bl	800085c <__aeabi_ddiv>
 8009e6e:	e783      	b.n	8009d78 <_strtod_l+0x3d0>
 8009e70:	4b32      	ldr	r3, [pc, #200]	@ (8009f3c <_strtod_l+0x594>)
 8009e72:	9308      	str	r3, [sp, #32]
 8009e74:	2300      	movs	r3, #0
 8009e76:	1124      	asrs	r4, r4, #4
 8009e78:	4650      	mov	r0, sl
 8009e7a:	4659      	mov	r1, fp
 8009e7c:	461e      	mov	r6, r3
 8009e7e:	2c01      	cmp	r4, #1
 8009e80:	dc21      	bgt.n	8009ec6 <_strtod_l+0x51e>
 8009e82:	b10b      	cbz	r3, 8009e88 <_strtod_l+0x4e0>
 8009e84:	4682      	mov	sl, r0
 8009e86:	468b      	mov	fp, r1
 8009e88:	492c      	ldr	r1, [pc, #176]	@ (8009f3c <_strtod_l+0x594>)
 8009e8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009e8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009e92:	4652      	mov	r2, sl
 8009e94:	465b      	mov	r3, fp
 8009e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e9a:	f7f6 fbb5 	bl	8000608 <__aeabi_dmul>
 8009e9e:	4b28      	ldr	r3, [pc, #160]	@ (8009f40 <_strtod_l+0x598>)
 8009ea0:	460a      	mov	r2, r1
 8009ea2:	400b      	ands	r3, r1
 8009ea4:	4927      	ldr	r1, [pc, #156]	@ (8009f44 <_strtod_l+0x59c>)
 8009ea6:	428b      	cmp	r3, r1
 8009ea8:	4682      	mov	sl, r0
 8009eaa:	d898      	bhi.n	8009dde <_strtod_l+0x436>
 8009eac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009eb0:	428b      	cmp	r3, r1
 8009eb2:	bf86      	itte	hi
 8009eb4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009f48 <_strtod_l+0x5a0>
 8009eb8:	f04f 3aff 	movhi.w	sl, #4294967295
 8009ebc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	9308      	str	r3, [sp, #32]
 8009ec4:	e07a      	b.n	8009fbc <_strtod_l+0x614>
 8009ec6:	07e2      	lsls	r2, r4, #31
 8009ec8:	d505      	bpl.n	8009ed6 <_strtod_l+0x52e>
 8009eca:	9b08      	ldr	r3, [sp, #32]
 8009ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed0:	f7f6 fb9a 	bl	8000608 <__aeabi_dmul>
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	9a08      	ldr	r2, [sp, #32]
 8009ed8:	3208      	adds	r2, #8
 8009eda:	3601      	adds	r6, #1
 8009edc:	1064      	asrs	r4, r4, #1
 8009ede:	9208      	str	r2, [sp, #32]
 8009ee0:	e7cd      	b.n	8009e7e <_strtod_l+0x4d6>
 8009ee2:	d0ed      	beq.n	8009ec0 <_strtod_l+0x518>
 8009ee4:	4264      	negs	r4, r4
 8009ee6:	f014 020f 	ands.w	r2, r4, #15
 8009eea:	d00a      	beq.n	8009f02 <_strtod_l+0x55a>
 8009eec:	4b12      	ldr	r3, [pc, #72]	@ (8009f38 <_strtod_l+0x590>)
 8009eee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ef2:	4650      	mov	r0, sl
 8009ef4:	4659      	mov	r1, fp
 8009ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efa:	f7f6 fcaf 	bl	800085c <__aeabi_ddiv>
 8009efe:	4682      	mov	sl, r0
 8009f00:	468b      	mov	fp, r1
 8009f02:	1124      	asrs	r4, r4, #4
 8009f04:	d0dc      	beq.n	8009ec0 <_strtod_l+0x518>
 8009f06:	2c1f      	cmp	r4, #31
 8009f08:	dd20      	ble.n	8009f4c <_strtod_l+0x5a4>
 8009f0a:	2400      	movs	r4, #0
 8009f0c:	46a0      	mov	r8, r4
 8009f0e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009f10:	46a1      	mov	r9, r4
 8009f12:	9a05      	ldr	r2, [sp, #20]
 8009f14:	2322      	movs	r3, #34	@ 0x22
 8009f16:	f04f 0a00 	mov.w	sl, #0
 8009f1a:	f04f 0b00 	mov.w	fp, #0
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	e768      	b.n	8009df4 <_strtod_l+0x44c>
 8009f22:	bf00      	nop
 8009f24:	0800b7d9 	.word	0x0800b7d9
 8009f28:	0800b9ec 	.word	0x0800b9ec
 8009f2c:	0800b7d1 	.word	0x0800b7d1
 8009f30:	0800b808 	.word	0x0800b808
 8009f34:	0800bb95 	.word	0x0800bb95
 8009f38:	0800b920 	.word	0x0800b920
 8009f3c:	0800b8f8 	.word	0x0800b8f8
 8009f40:	7ff00000 	.word	0x7ff00000
 8009f44:	7ca00000 	.word	0x7ca00000
 8009f48:	7fefffff 	.word	0x7fefffff
 8009f4c:	f014 0310 	ands.w	r3, r4, #16
 8009f50:	bf18      	it	ne
 8009f52:	236a      	movne	r3, #106	@ 0x6a
 8009f54:	4ea9      	ldr	r6, [pc, #676]	@ (800a1fc <_strtod_l+0x854>)
 8009f56:	9308      	str	r3, [sp, #32]
 8009f58:	4650      	mov	r0, sl
 8009f5a:	4659      	mov	r1, fp
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	07e2      	lsls	r2, r4, #31
 8009f60:	d504      	bpl.n	8009f6c <_strtod_l+0x5c4>
 8009f62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009f66:	f7f6 fb4f 	bl	8000608 <__aeabi_dmul>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	1064      	asrs	r4, r4, #1
 8009f6e:	f106 0608 	add.w	r6, r6, #8
 8009f72:	d1f4      	bne.n	8009f5e <_strtod_l+0x5b6>
 8009f74:	b10b      	cbz	r3, 8009f7a <_strtod_l+0x5d2>
 8009f76:	4682      	mov	sl, r0
 8009f78:	468b      	mov	fp, r1
 8009f7a:	9b08      	ldr	r3, [sp, #32]
 8009f7c:	b1b3      	cbz	r3, 8009fac <_strtod_l+0x604>
 8009f7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009f82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	4659      	mov	r1, fp
 8009f8a:	dd0f      	ble.n	8009fac <_strtod_l+0x604>
 8009f8c:	2b1f      	cmp	r3, #31
 8009f8e:	dd55      	ble.n	800a03c <_strtod_l+0x694>
 8009f90:	2b34      	cmp	r3, #52	@ 0x34
 8009f92:	bfde      	ittt	le
 8009f94:	f04f 33ff 	movle.w	r3, #4294967295
 8009f98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009f9c:	4093      	lslle	r3, r2
 8009f9e:	f04f 0a00 	mov.w	sl, #0
 8009fa2:	bfcc      	ite	gt
 8009fa4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009fa8:	ea03 0b01 	andle.w	fp, r3, r1
 8009fac:	2200      	movs	r2, #0
 8009fae:	2300      	movs	r3, #0
 8009fb0:	4650      	mov	r0, sl
 8009fb2:	4659      	mov	r1, fp
 8009fb4:	f7f6 fd90 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d1a6      	bne.n	8009f0a <_strtod_l+0x562>
 8009fbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009fc2:	9805      	ldr	r0, [sp, #20]
 8009fc4:	462b      	mov	r3, r5
 8009fc6:	463a      	mov	r2, r7
 8009fc8:	f7ff f8c6 	bl	8009158 <__s2b>
 8009fcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	f43f af05 	beq.w	8009dde <_strtod_l+0x436>
 8009fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fd6:	2a00      	cmp	r2, #0
 8009fd8:	eba9 0308 	sub.w	r3, r9, r8
 8009fdc:	bfa8      	it	ge
 8009fde:	2300      	movge	r3, #0
 8009fe0:	9312      	str	r3, [sp, #72]	@ 0x48
 8009fe2:	2400      	movs	r4, #0
 8009fe4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009fe8:	9316      	str	r3, [sp, #88]	@ 0x58
 8009fea:	46a0      	mov	r8, r4
 8009fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fee:	9805      	ldr	r0, [sp, #20]
 8009ff0:	6859      	ldr	r1, [r3, #4]
 8009ff2:	f7ff f809 	bl	8009008 <_Balloc>
 8009ff6:	4681      	mov	r9, r0
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	f43f aef4 	beq.w	8009de6 <_strtod_l+0x43e>
 8009ffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a000:	691a      	ldr	r2, [r3, #16]
 800a002:	3202      	adds	r2, #2
 800a004:	f103 010c 	add.w	r1, r3, #12
 800a008:	0092      	lsls	r2, r2, #2
 800a00a:	300c      	adds	r0, #12
 800a00c:	f7fe f89b 	bl	8008146 <memcpy>
 800a010:	ec4b ab10 	vmov	d0, sl, fp
 800a014:	9805      	ldr	r0, [sp, #20]
 800a016:	aa1c      	add	r2, sp, #112	@ 0x70
 800a018:	a91b      	add	r1, sp, #108	@ 0x6c
 800a01a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a01e:	f7ff fbd7 	bl	80097d0 <__d2b>
 800a022:	901a      	str	r0, [sp, #104]	@ 0x68
 800a024:	2800      	cmp	r0, #0
 800a026:	f43f aede 	beq.w	8009de6 <_strtod_l+0x43e>
 800a02a:	9805      	ldr	r0, [sp, #20]
 800a02c:	2101      	movs	r1, #1
 800a02e:	f7ff f929 	bl	8009284 <__i2b>
 800a032:	4680      	mov	r8, r0
 800a034:	b948      	cbnz	r0, 800a04a <_strtod_l+0x6a2>
 800a036:	f04f 0800 	mov.w	r8, #0
 800a03a:	e6d4      	b.n	8009de6 <_strtod_l+0x43e>
 800a03c:	f04f 32ff 	mov.w	r2, #4294967295
 800a040:	fa02 f303 	lsl.w	r3, r2, r3
 800a044:	ea03 0a0a 	and.w	sl, r3, sl
 800a048:	e7b0      	b.n	8009fac <_strtod_l+0x604>
 800a04a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a04c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a04e:	2d00      	cmp	r5, #0
 800a050:	bfab      	itete	ge
 800a052:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a054:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a056:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a058:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a05a:	bfac      	ite	ge
 800a05c:	18ef      	addge	r7, r5, r3
 800a05e:	1b5e      	sublt	r6, r3, r5
 800a060:	9b08      	ldr	r3, [sp, #32]
 800a062:	1aed      	subs	r5, r5, r3
 800a064:	4415      	add	r5, r2
 800a066:	4b66      	ldr	r3, [pc, #408]	@ (800a200 <_strtod_l+0x858>)
 800a068:	3d01      	subs	r5, #1
 800a06a:	429d      	cmp	r5, r3
 800a06c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a070:	da50      	bge.n	800a114 <_strtod_l+0x76c>
 800a072:	1b5b      	subs	r3, r3, r5
 800a074:	2b1f      	cmp	r3, #31
 800a076:	eba2 0203 	sub.w	r2, r2, r3
 800a07a:	f04f 0101 	mov.w	r1, #1
 800a07e:	dc3d      	bgt.n	800a0fc <_strtod_l+0x754>
 800a080:	fa01 f303 	lsl.w	r3, r1, r3
 800a084:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a086:	2300      	movs	r3, #0
 800a088:	9310      	str	r3, [sp, #64]	@ 0x40
 800a08a:	18bd      	adds	r5, r7, r2
 800a08c:	9b08      	ldr	r3, [sp, #32]
 800a08e:	42af      	cmp	r7, r5
 800a090:	4416      	add	r6, r2
 800a092:	441e      	add	r6, r3
 800a094:	463b      	mov	r3, r7
 800a096:	bfa8      	it	ge
 800a098:	462b      	movge	r3, r5
 800a09a:	42b3      	cmp	r3, r6
 800a09c:	bfa8      	it	ge
 800a09e:	4633      	movge	r3, r6
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	bfc2      	ittt	gt
 800a0a4:	1aed      	subgt	r5, r5, r3
 800a0a6:	1af6      	subgt	r6, r6, r3
 800a0a8:	1aff      	subgt	r7, r7, r3
 800a0aa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	dd16      	ble.n	800a0de <_strtod_l+0x736>
 800a0b0:	4641      	mov	r1, r8
 800a0b2:	9805      	ldr	r0, [sp, #20]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	f7ff f9a5 	bl	8009404 <__pow5mult>
 800a0ba:	4680      	mov	r8, r0
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	d0ba      	beq.n	800a036 <_strtod_l+0x68e>
 800a0c0:	4601      	mov	r1, r0
 800a0c2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a0c4:	9805      	ldr	r0, [sp, #20]
 800a0c6:	f7ff f8f3 	bl	80092b0 <__multiply>
 800a0ca:	900e      	str	r0, [sp, #56]	@ 0x38
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	f43f ae8a 	beq.w	8009de6 <_strtod_l+0x43e>
 800a0d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a0d4:	9805      	ldr	r0, [sp, #20]
 800a0d6:	f7fe ffd7 	bl	8009088 <_Bfree>
 800a0da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0de:	2d00      	cmp	r5, #0
 800a0e0:	dc1d      	bgt.n	800a11e <_strtod_l+0x776>
 800a0e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	dd23      	ble.n	800a130 <_strtod_l+0x788>
 800a0e8:	4649      	mov	r1, r9
 800a0ea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a0ec:	9805      	ldr	r0, [sp, #20]
 800a0ee:	f7ff f989 	bl	8009404 <__pow5mult>
 800a0f2:	4681      	mov	r9, r0
 800a0f4:	b9e0      	cbnz	r0, 800a130 <_strtod_l+0x788>
 800a0f6:	f04f 0900 	mov.w	r9, #0
 800a0fa:	e674      	b.n	8009de6 <_strtod_l+0x43e>
 800a0fc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a100:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a104:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a108:	35e2      	adds	r5, #226	@ 0xe2
 800a10a:	fa01 f305 	lsl.w	r3, r1, r5
 800a10e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a110:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a112:	e7ba      	b.n	800a08a <_strtod_l+0x6e2>
 800a114:	2300      	movs	r3, #0
 800a116:	9310      	str	r3, [sp, #64]	@ 0x40
 800a118:	2301      	movs	r3, #1
 800a11a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a11c:	e7b5      	b.n	800a08a <_strtod_l+0x6e2>
 800a11e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a120:	9805      	ldr	r0, [sp, #20]
 800a122:	462a      	mov	r2, r5
 800a124:	f7ff f9c8 	bl	80094b8 <__lshift>
 800a128:	901a      	str	r0, [sp, #104]	@ 0x68
 800a12a:	2800      	cmp	r0, #0
 800a12c:	d1d9      	bne.n	800a0e2 <_strtod_l+0x73a>
 800a12e:	e65a      	b.n	8009de6 <_strtod_l+0x43e>
 800a130:	2e00      	cmp	r6, #0
 800a132:	dd07      	ble.n	800a144 <_strtod_l+0x79c>
 800a134:	4649      	mov	r1, r9
 800a136:	9805      	ldr	r0, [sp, #20]
 800a138:	4632      	mov	r2, r6
 800a13a:	f7ff f9bd 	bl	80094b8 <__lshift>
 800a13e:	4681      	mov	r9, r0
 800a140:	2800      	cmp	r0, #0
 800a142:	d0d8      	beq.n	800a0f6 <_strtod_l+0x74e>
 800a144:	2f00      	cmp	r7, #0
 800a146:	dd08      	ble.n	800a15a <_strtod_l+0x7b2>
 800a148:	4641      	mov	r1, r8
 800a14a:	9805      	ldr	r0, [sp, #20]
 800a14c:	463a      	mov	r2, r7
 800a14e:	f7ff f9b3 	bl	80094b8 <__lshift>
 800a152:	4680      	mov	r8, r0
 800a154:	2800      	cmp	r0, #0
 800a156:	f43f ae46 	beq.w	8009de6 <_strtod_l+0x43e>
 800a15a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a15c:	9805      	ldr	r0, [sp, #20]
 800a15e:	464a      	mov	r2, r9
 800a160:	f7ff fa32 	bl	80095c8 <__mdiff>
 800a164:	4604      	mov	r4, r0
 800a166:	2800      	cmp	r0, #0
 800a168:	f43f ae3d 	beq.w	8009de6 <_strtod_l+0x43e>
 800a16c:	68c3      	ldr	r3, [r0, #12]
 800a16e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a170:	2300      	movs	r3, #0
 800a172:	60c3      	str	r3, [r0, #12]
 800a174:	4641      	mov	r1, r8
 800a176:	f7ff fa0b 	bl	8009590 <__mcmp>
 800a17a:	2800      	cmp	r0, #0
 800a17c:	da46      	bge.n	800a20c <_strtod_l+0x864>
 800a17e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a180:	ea53 030a 	orrs.w	r3, r3, sl
 800a184:	d16c      	bne.n	800a260 <_strtod_l+0x8b8>
 800a186:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d168      	bne.n	800a260 <_strtod_l+0x8b8>
 800a18e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a192:	0d1b      	lsrs	r3, r3, #20
 800a194:	051b      	lsls	r3, r3, #20
 800a196:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a19a:	d961      	bls.n	800a260 <_strtod_l+0x8b8>
 800a19c:	6963      	ldr	r3, [r4, #20]
 800a19e:	b913      	cbnz	r3, 800a1a6 <_strtod_l+0x7fe>
 800a1a0:	6923      	ldr	r3, [r4, #16]
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	dd5c      	ble.n	800a260 <_strtod_l+0x8b8>
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	9805      	ldr	r0, [sp, #20]
 800a1ac:	f7ff f984 	bl	80094b8 <__lshift>
 800a1b0:	4641      	mov	r1, r8
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	f7ff f9ec 	bl	8009590 <__mcmp>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	dd51      	ble.n	800a260 <_strtod_l+0x8b8>
 800a1bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1c0:	9a08      	ldr	r2, [sp, #32]
 800a1c2:	0d1b      	lsrs	r3, r3, #20
 800a1c4:	051b      	lsls	r3, r3, #20
 800a1c6:	2a00      	cmp	r2, #0
 800a1c8:	d06b      	beq.n	800a2a2 <_strtod_l+0x8fa>
 800a1ca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a1ce:	d868      	bhi.n	800a2a2 <_strtod_l+0x8fa>
 800a1d0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a1d4:	f67f ae9d 	bls.w	8009f12 <_strtod_l+0x56a>
 800a1d8:	4b0a      	ldr	r3, [pc, #40]	@ (800a204 <_strtod_l+0x85c>)
 800a1da:	4650      	mov	r0, sl
 800a1dc:	4659      	mov	r1, fp
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f7f6 fa12 	bl	8000608 <__aeabi_dmul>
 800a1e4:	4b08      	ldr	r3, [pc, #32]	@ (800a208 <_strtod_l+0x860>)
 800a1e6:	400b      	ands	r3, r1
 800a1e8:	4682      	mov	sl, r0
 800a1ea:	468b      	mov	fp, r1
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	f47f ae05 	bne.w	8009dfc <_strtod_l+0x454>
 800a1f2:	9a05      	ldr	r2, [sp, #20]
 800a1f4:	2322      	movs	r3, #34	@ 0x22
 800a1f6:	6013      	str	r3, [r2, #0]
 800a1f8:	e600      	b.n	8009dfc <_strtod_l+0x454>
 800a1fa:	bf00      	nop
 800a1fc:	0800ba18 	.word	0x0800ba18
 800a200:	fffffc02 	.word	0xfffffc02
 800a204:	39500000 	.word	0x39500000
 800a208:	7ff00000 	.word	0x7ff00000
 800a20c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a210:	d165      	bne.n	800a2de <_strtod_l+0x936>
 800a212:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a214:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a218:	b35a      	cbz	r2, 800a272 <_strtod_l+0x8ca>
 800a21a:	4a9f      	ldr	r2, [pc, #636]	@ (800a498 <_strtod_l+0xaf0>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d12b      	bne.n	800a278 <_strtod_l+0x8d0>
 800a220:	9b08      	ldr	r3, [sp, #32]
 800a222:	4651      	mov	r1, sl
 800a224:	b303      	cbz	r3, 800a268 <_strtod_l+0x8c0>
 800a226:	4b9d      	ldr	r3, [pc, #628]	@ (800a49c <_strtod_l+0xaf4>)
 800a228:	465a      	mov	r2, fp
 800a22a:	4013      	ands	r3, r2
 800a22c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a230:	f04f 32ff 	mov.w	r2, #4294967295
 800a234:	d81b      	bhi.n	800a26e <_strtod_l+0x8c6>
 800a236:	0d1b      	lsrs	r3, r3, #20
 800a238:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a23c:	fa02 f303 	lsl.w	r3, r2, r3
 800a240:	4299      	cmp	r1, r3
 800a242:	d119      	bne.n	800a278 <_strtod_l+0x8d0>
 800a244:	4b96      	ldr	r3, [pc, #600]	@ (800a4a0 <_strtod_l+0xaf8>)
 800a246:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a248:	429a      	cmp	r2, r3
 800a24a:	d102      	bne.n	800a252 <_strtod_l+0x8aa>
 800a24c:	3101      	adds	r1, #1
 800a24e:	f43f adca 	beq.w	8009de6 <_strtod_l+0x43e>
 800a252:	4b92      	ldr	r3, [pc, #584]	@ (800a49c <_strtod_l+0xaf4>)
 800a254:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a256:	401a      	ands	r2, r3
 800a258:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a25c:	f04f 0a00 	mov.w	sl, #0
 800a260:	9b08      	ldr	r3, [sp, #32]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1b8      	bne.n	800a1d8 <_strtod_l+0x830>
 800a266:	e5c9      	b.n	8009dfc <_strtod_l+0x454>
 800a268:	f04f 33ff 	mov.w	r3, #4294967295
 800a26c:	e7e8      	b.n	800a240 <_strtod_l+0x898>
 800a26e:	4613      	mov	r3, r2
 800a270:	e7e6      	b.n	800a240 <_strtod_l+0x898>
 800a272:	ea53 030a 	orrs.w	r3, r3, sl
 800a276:	d0a1      	beq.n	800a1bc <_strtod_l+0x814>
 800a278:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a27a:	b1db      	cbz	r3, 800a2b4 <_strtod_l+0x90c>
 800a27c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a27e:	4213      	tst	r3, r2
 800a280:	d0ee      	beq.n	800a260 <_strtod_l+0x8b8>
 800a282:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a284:	9a08      	ldr	r2, [sp, #32]
 800a286:	4650      	mov	r0, sl
 800a288:	4659      	mov	r1, fp
 800a28a:	b1bb      	cbz	r3, 800a2bc <_strtod_l+0x914>
 800a28c:	f7ff fb6e 	bl	800996c <sulp>
 800a290:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a294:	ec53 2b10 	vmov	r2, r3, d0
 800a298:	f7f6 f800 	bl	800029c <__adddf3>
 800a29c:	4682      	mov	sl, r0
 800a29e:	468b      	mov	fp, r1
 800a2a0:	e7de      	b.n	800a260 <_strtod_l+0x8b8>
 800a2a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a2a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a2aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a2ae:	f04f 3aff 	mov.w	sl, #4294967295
 800a2b2:	e7d5      	b.n	800a260 <_strtod_l+0x8b8>
 800a2b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2b6:	ea13 0f0a 	tst.w	r3, sl
 800a2ba:	e7e1      	b.n	800a280 <_strtod_l+0x8d8>
 800a2bc:	f7ff fb56 	bl	800996c <sulp>
 800a2c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2c4:	ec53 2b10 	vmov	r2, r3, d0
 800a2c8:	f7f5 ffe6 	bl	8000298 <__aeabi_dsub>
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	4682      	mov	sl, r0
 800a2d2:	468b      	mov	fp, r1
 800a2d4:	f7f6 fc00 	bl	8000ad8 <__aeabi_dcmpeq>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d0c1      	beq.n	800a260 <_strtod_l+0x8b8>
 800a2dc:	e619      	b.n	8009f12 <_strtod_l+0x56a>
 800a2de:	4641      	mov	r1, r8
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	f7ff facd 	bl	8009880 <__ratio>
 800a2e6:	ec57 6b10 	vmov	r6, r7, d0
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	f7f6 fc04 	bl	8000b00 <__aeabi_dcmple>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	d06f      	beq.n	800a3dc <_strtod_l+0xa34>
 800a2fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d17a      	bne.n	800a3f8 <_strtod_l+0xa50>
 800a302:	f1ba 0f00 	cmp.w	sl, #0
 800a306:	d158      	bne.n	800a3ba <_strtod_l+0xa12>
 800a308:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a30a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d15a      	bne.n	800a3c8 <_strtod_l+0xa20>
 800a312:	4b64      	ldr	r3, [pc, #400]	@ (800a4a4 <_strtod_l+0xafc>)
 800a314:	2200      	movs	r2, #0
 800a316:	4630      	mov	r0, r6
 800a318:	4639      	mov	r1, r7
 800a31a:	f7f6 fbe7 	bl	8000aec <__aeabi_dcmplt>
 800a31e:	2800      	cmp	r0, #0
 800a320:	d159      	bne.n	800a3d6 <_strtod_l+0xa2e>
 800a322:	4630      	mov	r0, r6
 800a324:	4639      	mov	r1, r7
 800a326:	4b60      	ldr	r3, [pc, #384]	@ (800a4a8 <_strtod_l+0xb00>)
 800a328:	2200      	movs	r2, #0
 800a32a:	f7f6 f96d 	bl	8000608 <__aeabi_dmul>
 800a32e:	4606      	mov	r6, r0
 800a330:	460f      	mov	r7, r1
 800a332:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a336:	9606      	str	r6, [sp, #24]
 800a338:	9307      	str	r3, [sp, #28]
 800a33a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a33e:	4d57      	ldr	r5, [pc, #348]	@ (800a49c <_strtod_l+0xaf4>)
 800a340:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a346:	401d      	ands	r5, r3
 800a348:	4b58      	ldr	r3, [pc, #352]	@ (800a4ac <_strtod_l+0xb04>)
 800a34a:	429d      	cmp	r5, r3
 800a34c:	f040 80b2 	bne.w	800a4b4 <_strtod_l+0xb0c>
 800a350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a352:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a356:	ec4b ab10 	vmov	d0, sl, fp
 800a35a:	f7ff f9c9 	bl	80096f0 <__ulp>
 800a35e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a362:	ec51 0b10 	vmov	r0, r1, d0
 800a366:	f7f6 f94f 	bl	8000608 <__aeabi_dmul>
 800a36a:	4652      	mov	r2, sl
 800a36c:	465b      	mov	r3, fp
 800a36e:	f7f5 ff95 	bl	800029c <__adddf3>
 800a372:	460b      	mov	r3, r1
 800a374:	4949      	ldr	r1, [pc, #292]	@ (800a49c <_strtod_l+0xaf4>)
 800a376:	4a4e      	ldr	r2, [pc, #312]	@ (800a4b0 <_strtod_l+0xb08>)
 800a378:	4019      	ands	r1, r3
 800a37a:	4291      	cmp	r1, r2
 800a37c:	4682      	mov	sl, r0
 800a37e:	d942      	bls.n	800a406 <_strtod_l+0xa5e>
 800a380:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a382:	4b47      	ldr	r3, [pc, #284]	@ (800a4a0 <_strtod_l+0xaf8>)
 800a384:	429a      	cmp	r2, r3
 800a386:	d103      	bne.n	800a390 <_strtod_l+0x9e8>
 800a388:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a38a:	3301      	adds	r3, #1
 800a38c:	f43f ad2b 	beq.w	8009de6 <_strtod_l+0x43e>
 800a390:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a4a0 <_strtod_l+0xaf8>
 800a394:	f04f 3aff 	mov.w	sl, #4294967295
 800a398:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a39a:	9805      	ldr	r0, [sp, #20]
 800a39c:	f7fe fe74 	bl	8009088 <_Bfree>
 800a3a0:	9805      	ldr	r0, [sp, #20]
 800a3a2:	4649      	mov	r1, r9
 800a3a4:	f7fe fe70 	bl	8009088 <_Bfree>
 800a3a8:	9805      	ldr	r0, [sp, #20]
 800a3aa:	4641      	mov	r1, r8
 800a3ac:	f7fe fe6c 	bl	8009088 <_Bfree>
 800a3b0:	9805      	ldr	r0, [sp, #20]
 800a3b2:	4621      	mov	r1, r4
 800a3b4:	f7fe fe68 	bl	8009088 <_Bfree>
 800a3b8:	e618      	b.n	8009fec <_strtod_l+0x644>
 800a3ba:	f1ba 0f01 	cmp.w	sl, #1
 800a3be:	d103      	bne.n	800a3c8 <_strtod_l+0xa20>
 800a3c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f43f ada5 	beq.w	8009f12 <_strtod_l+0x56a>
 800a3c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a478 <_strtod_l+0xad0>
 800a3cc:	4f35      	ldr	r7, [pc, #212]	@ (800a4a4 <_strtod_l+0xafc>)
 800a3ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a3d2:	2600      	movs	r6, #0
 800a3d4:	e7b1      	b.n	800a33a <_strtod_l+0x992>
 800a3d6:	4f34      	ldr	r7, [pc, #208]	@ (800a4a8 <_strtod_l+0xb00>)
 800a3d8:	2600      	movs	r6, #0
 800a3da:	e7aa      	b.n	800a332 <_strtod_l+0x98a>
 800a3dc:	4b32      	ldr	r3, [pc, #200]	@ (800a4a8 <_strtod_l+0xb00>)
 800a3de:	4630      	mov	r0, r6
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f7f6 f910 	bl	8000608 <__aeabi_dmul>
 800a3e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ea:	4606      	mov	r6, r0
 800a3ec:	460f      	mov	r7, r1
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d09f      	beq.n	800a332 <_strtod_l+0x98a>
 800a3f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a3f6:	e7a0      	b.n	800a33a <_strtod_l+0x992>
 800a3f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a480 <_strtod_l+0xad8>
 800a3fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a400:	ec57 6b17 	vmov	r6, r7, d7
 800a404:	e799      	b.n	800a33a <_strtod_l+0x992>
 800a406:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a40a:	9b08      	ldr	r3, [sp, #32]
 800a40c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a410:	2b00      	cmp	r3, #0
 800a412:	d1c1      	bne.n	800a398 <_strtod_l+0x9f0>
 800a414:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a418:	0d1b      	lsrs	r3, r3, #20
 800a41a:	051b      	lsls	r3, r3, #20
 800a41c:	429d      	cmp	r5, r3
 800a41e:	d1bb      	bne.n	800a398 <_strtod_l+0x9f0>
 800a420:	4630      	mov	r0, r6
 800a422:	4639      	mov	r1, r7
 800a424:	f7f6 fc50 	bl	8000cc8 <__aeabi_d2lz>
 800a428:	f7f6 f8c0 	bl	80005ac <__aeabi_l2d>
 800a42c:	4602      	mov	r2, r0
 800a42e:	460b      	mov	r3, r1
 800a430:	4630      	mov	r0, r6
 800a432:	4639      	mov	r1, r7
 800a434:	f7f5 ff30 	bl	8000298 <__aeabi_dsub>
 800a438:	460b      	mov	r3, r1
 800a43a:	4602      	mov	r2, r0
 800a43c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a440:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a444:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a446:	ea46 060a 	orr.w	r6, r6, sl
 800a44a:	431e      	orrs	r6, r3
 800a44c:	d06f      	beq.n	800a52e <_strtod_l+0xb86>
 800a44e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a488 <_strtod_l+0xae0>)
 800a450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a454:	f7f6 fb4a 	bl	8000aec <__aeabi_dcmplt>
 800a458:	2800      	cmp	r0, #0
 800a45a:	f47f accf 	bne.w	8009dfc <_strtod_l+0x454>
 800a45e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a490 <_strtod_l+0xae8>)
 800a460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a464:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a468:	f7f6 fb5e 	bl	8000b28 <__aeabi_dcmpgt>
 800a46c:	2800      	cmp	r0, #0
 800a46e:	d093      	beq.n	800a398 <_strtod_l+0x9f0>
 800a470:	e4c4      	b.n	8009dfc <_strtod_l+0x454>
 800a472:	bf00      	nop
 800a474:	f3af 8000 	nop.w
 800a478:	00000000 	.word	0x00000000
 800a47c:	bff00000 	.word	0xbff00000
 800a480:	00000000 	.word	0x00000000
 800a484:	3ff00000 	.word	0x3ff00000
 800a488:	94a03595 	.word	0x94a03595
 800a48c:	3fdfffff 	.word	0x3fdfffff
 800a490:	35afe535 	.word	0x35afe535
 800a494:	3fe00000 	.word	0x3fe00000
 800a498:	000fffff 	.word	0x000fffff
 800a49c:	7ff00000 	.word	0x7ff00000
 800a4a0:	7fefffff 	.word	0x7fefffff
 800a4a4:	3ff00000 	.word	0x3ff00000
 800a4a8:	3fe00000 	.word	0x3fe00000
 800a4ac:	7fe00000 	.word	0x7fe00000
 800a4b0:	7c9fffff 	.word	0x7c9fffff
 800a4b4:	9b08      	ldr	r3, [sp, #32]
 800a4b6:	b323      	cbz	r3, 800a502 <_strtod_l+0xb5a>
 800a4b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a4bc:	d821      	bhi.n	800a502 <_strtod_l+0xb5a>
 800a4be:	a328      	add	r3, pc, #160	@ (adr r3, 800a560 <_strtod_l+0xbb8>)
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	4639      	mov	r1, r7
 800a4c8:	f7f6 fb1a 	bl	8000b00 <__aeabi_dcmple>
 800a4cc:	b1a0      	cbz	r0, 800a4f8 <_strtod_l+0xb50>
 800a4ce:	4639      	mov	r1, r7
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f7f6 fb71 	bl	8000bb8 <__aeabi_d2uiz>
 800a4d6:	2801      	cmp	r0, #1
 800a4d8:	bf38      	it	cc
 800a4da:	2001      	movcc	r0, #1
 800a4dc:	f7f6 f81a 	bl	8000514 <__aeabi_ui2d>
 800a4e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4e2:	4606      	mov	r6, r0
 800a4e4:	460f      	mov	r7, r1
 800a4e6:	b9fb      	cbnz	r3, 800a528 <_strtod_l+0xb80>
 800a4e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a4ec:	9014      	str	r0, [sp, #80]	@ 0x50
 800a4ee:	9315      	str	r3, [sp, #84]	@ 0x54
 800a4f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a4f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a4f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a4fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a4fe:	1b5b      	subs	r3, r3, r5
 800a500:	9311      	str	r3, [sp, #68]	@ 0x44
 800a502:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a506:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a50a:	f7ff f8f1 	bl	80096f0 <__ulp>
 800a50e:	4650      	mov	r0, sl
 800a510:	ec53 2b10 	vmov	r2, r3, d0
 800a514:	4659      	mov	r1, fp
 800a516:	f7f6 f877 	bl	8000608 <__aeabi_dmul>
 800a51a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a51e:	f7f5 febd 	bl	800029c <__adddf3>
 800a522:	4682      	mov	sl, r0
 800a524:	468b      	mov	fp, r1
 800a526:	e770      	b.n	800a40a <_strtod_l+0xa62>
 800a528:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a52c:	e7e0      	b.n	800a4f0 <_strtod_l+0xb48>
 800a52e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a568 <_strtod_l+0xbc0>)
 800a530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a534:	f7f6 fada 	bl	8000aec <__aeabi_dcmplt>
 800a538:	e798      	b.n	800a46c <_strtod_l+0xac4>
 800a53a:	2300      	movs	r3, #0
 800a53c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a53e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a540:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a542:	6013      	str	r3, [r2, #0]
 800a544:	f7ff ba6d 	b.w	8009a22 <_strtod_l+0x7a>
 800a548:	2a65      	cmp	r2, #101	@ 0x65
 800a54a:	f43f ab66 	beq.w	8009c1a <_strtod_l+0x272>
 800a54e:	2a45      	cmp	r2, #69	@ 0x45
 800a550:	f43f ab63 	beq.w	8009c1a <_strtod_l+0x272>
 800a554:	2301      	movs	r3, #1
 800a556:	f7ff bb9e 	b.w	8009c96 <_strtod_l+0x2ee>
 800a55a:	bf00      	nop
 800a55c:	f3af 8000 	nop.w
 800a560:	ffc00000 	.word	0xffc00000
 800a564:	41dfffff 	.word	0x41dfffff
 800a568:	94a03595 	.word	0x94a03595
 800a56c:	3fcfffff 	.word	0x3fcfffff

0800a570 <_strtod_r>:
 800a570:	4b01      	ldr	r3, [pc, #4]	@ (800a578 <_strtod_r+0x8>)
 800a572:	f7ff ba19 	b.w	80099a8 <_strtod_l>
 800a576:	bf00      	nop
 800a578:	2000006c 	.word	0x2000006c

0800a57c <_strtol_l.constprop.0>:
 800a57c:	2b24      	cmp	r3, #36	@ 0x24
 800a57e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a582:	4686      	mov	lr, r0
 800a584:	4690      	mov	r8, r2
 800a586:	d801      	bhi.n	800a58c <_strtol_l.constprop.0+0x10>
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d106      	bne.n	800a59a <_strtol_l.constprop.0+0x1e>
 800a58c:	f7fd fdae 	bl	80080ec <__errno>
 800a590:	2316      	movs	r3, #22
 800a592:	6003      	str	r3, [r0, #0]
 800a594:	2000      	movs	r0, #0
 800a596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a59a:	4834      	ldr	r0, [pc, #208]	@ (800a66c <_strtol_l.constprop.0+0xf0>)
 800a59c:	460d      	mov	r5, r1
 800a59e:	462a      	mov	r2, r5
 800a5a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a5a4:	5d06      	ldrb	r6, [r0, r4]
 800a5a6:	f016 0608 	ands.w	r6, r6, #8
 800a5aa:	d1f8      	bne.n	800a59e <_strtol_l.constprop.0+0x22>
 800a5ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800a5ae:	d12d      	bne.n	800a60c <_strtol_l.constprop.0+0x90>
 800a5b0:	782c      	ldrb	r4, [r5, #0]
 800a5b2:	2601      	movs	r6, #1
 800a5b4:	1c95      	adds	r5, r2, #2
 800a5b6:	f033 0210 	bics.w	r2, r3, #16
 800a5ba:	d109      	bne.n	800a5d0 <_strtol_l.constprop.0+0x54>
 800a5bc:	2c30      	cmp	r4, #48	@ 0x30
 800a5be:	d12a      	bne.n	800a616 <_strtol_l.constprop.0+0x9a>
 800a5c0:	782a      	ldrb	r2, [r5, #0]
 800a5c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a5c6:	2a58      	cmp	r2, #88	@ 0x58
 800a5c8:	d125      	bne.n	800a616 <_strtol_l.constprop.0+0x9a>
 800a5ca:	786c      	ldrb	r4, [r5, #1]
 800a5cc:	2310      	movs	r3, #16
 800a5ce:	3502      	adds	r5, #2
 800a5d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a5d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a5d8:	2200      	movs	r2, #0
 800a5da:	fbbc f9f3 	udiv	r9, ip, r3
 800a5de:	4610      	mov	r0, r2
 800a5e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a5e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a5e8:	2f09      	cmp	r7, #9
 800a5ea:	d81b      	bhi.n	800a624 <_strtol_l.constprop.0+0xa8>
 800a5ec:	463c      	mov	r4, r7
 800a5ee:	42a3      	cmp	r3, r4
 800a5f0:	dd27      	ble.n	800a642 <_strtol_l.constprop.0+0xc6>
 800a5f2:	1c57      	adds	r7, r2, #1
 800a5f4:	d007      	beq.n	800a606 <_strtol_l.constprop.0+0x8a>
 800a5f6:	4581      	cmp	r9, r0
 800a5f8:	d320      	bcc.n	800a63c <_strtol_l.constprop.0+0xc0>
 800a5fa:	d101      	bne.n	800a600 <_strtol_l.constprop.0+0x84>
 800a5fc:	45a2      	cmp	sl, r4
 800a5fe:	db1d      	blt.n	800a63c <_strtol_l.constprop.0+0xc0>
 800a600:	fb00 4003 	mla	r0, r0, r3, r4
 800a604:	2201      	movs	r2, #1
 800a606:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a60a:	e7eb      	b.n	800a5e4 <_strtol_l.constprop.0+0x68>
 800a60c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a60e:	bf04      	itt	eq
 800a610:	782c      	ldrbeq	r4, [r5, #0]
 800a612:	1c95      	addeq	r5, r2, #2
 800a614:	e7cf      	b.n	800a5b6 <_strtol_l.constprop.0+0x3a>
 800a616:	2b00      	cmp	r3, #0
 800a618:	d1da      	bne.n	800a5d0 <_strtol_l.constprop.0+0x54>
 800a61a:	2c30      	cmp	r4, #48	@ 0x30
 800a61c:	bf0c      	ite	eq
 800a61e:	2308      	moveq	r3, #8
 800a620:	230a      	movne	r3, #10
 800a622:	e7d5      	b.n	800a5d0 <_strtol_l.constprop.0+0x54>
 800a624:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a628:	2f19      	cmp	r7, #25
 800a62a:	d801      	bhi.n	800a630 <_strtol_l.constprop.0+0xb4>
 800a62c:	3c37      	subs	r4, #55	@ 0x37
 800a62e:	e7de      	b.n	800a5ee <_strtol_l.constprop.0+0x72>
 800a630:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a634:	2f19      	cmp	r7, #25
 800a636:	d804      	bhi.n	800a642 <_strtol_l.constprop.0+0xc6>
 800a638:	3c57      	subs	r4, #87	@ 0x57
 800a63a:	e7d8      	b.n	800a5ee <_strtol_l.constprop.0+0x72>
 800a63c:	f04f 32ff 	mov.w	r2, #4294967295
 800a640:	e7e1      	b.n	800a606 <_strtol_l.constprop.0+0x8a>
 800a642:	1c53      	adds	r3, r2, #1
 800a644:	d108      	bne.n	800a658 <_strtol_l.constprop.0+0xdc>
 800a646:	2322      	movs	r3, #34	@ 0x22
 800a648:	f8ce 3000 	str.w	r3, [lr]
 800a64c:	4660      	mov	r0, ip
 800a64e:	f1b8 0f00 	cmp.w	r8, #0
 800a652:	d0a0      	beq.n	800a596 <_strtol_l.constprop.0+0x1a>
 800a654:	1e69      	subs	r1, r5, #1
 800a656:	e006      	b.n	800a666 <_strtol_l.constprop.0+0xea>
 800a658:	b106      	cbz	r6, 800a65c <_strtol_l.constprop.0+0xe0>
 800a65a:	4240      	negs	r0, r0
 800a65c:	f1b8 0f00 	cmp.w	r8, #0
 800a660:	d099      	beq.n	800a596 <_strtol_l.constprop.0+0x1a>
 800a662:	2a00      	cmp	r2, #0
 800a664:	d1f6      	bne.n	800a654 <_strtol_l.constprop.0+0xd8>
 800a666:	f8c8 1000 	str.w	r1, [r8]
 800a66a:	e794      	b.n	800a596 <_strtol_l.constprop.0+0x1a>
 800a66c:	0800ba41 	.word	0x0800ba41

0800a670 <_strtol_r>:
 800a670:	f7ff bf84 	b.w	800a57c <_strtol_l.constprop.0>

0800a674 <__ssputs_r>:
 800a674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a678:	688e      	ldr	r6, [r1, #8]
 800a67a:	461f      	mov	r7, r3
 800a67c:	42be      	cmp	r6, r7
 800a67e:	680b      	ldr	r3, [r1, #0]
 800a680:	4682      	mov	sl, r0
 800a682:	460c      	mov	r4, r1
 800a684:	4690      	mov	r8, r2
 800a686:	d82d      	bhi.n	800a6e4 <__ssputs_r+0x70>
 800a688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a68c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a690:	d026      	beq.n	800a6e0 <__ssputs_r+0x6c>
 800a692:	6965      	ldr	r5, [r4, #20]
 800a694:	6909      	ldr	r1, [r1, #16]
 800a696:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a69a:	eba3 0901 	sub.w	r9, r3, r1
 800a69e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6a2:	1c7b      	adds	r3, r7, #1
 800a6a4:	444b      	add	r3, r9
 800a6a6:	106d      	asrs	r5, r5, #1
 800a6a8:	429d      	cmp	r5, r3
 800a6aa:	bf38      	it	cc
 800a6ac:	461d      	movcc	r5, r3
 800a6ae:	0553      	lsls	r3, r2, #21
 800a6b0:	d527      	bpl.n	800a702 <__ssputs_r+0x8e>
 800a6b2:	4629      	mov	r1, r5
 800a6b4:	f7fe fc1c 	bl	8008ef0 <_malloc_r>
 800a6b8:	4606      	mov	r6, r0
 800a6ba:	b360      	cbz	r0, 800a716 <__ssputs_r+0xa2>
 800a6bc:	6921      	ldr	r1, [r4, #16]
 800a6be:	464a      	mov	r2, r9
 800a6c0:	f7fd fd41 	bl	8008146 <memcpy>
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a6ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6ce:	81a3      	strh	r3, [r4, #12]
 800a6d0:	6126      	str	r6, [r4, #16]
 800a6d2:	6165      	str	r5, [r4, #20]
 800a6d4:	444e      	add	r6, r9
 800a6d6:	eba5 0509 	sub.w	r5, r5, r9
 800a6da:	6026      	str	r6, [r4, #0]
 800a6dc:	60a5      	str	r5, [r4, #8]
 800a6de:	463e      	mov	r6, r7
 800a6e0:	42be      	cmp	r6, r7
 800a6e2:	d900      	bls.n	800a6e6 <__ssputs_r+0x72>
 800a6e4:	463e      	mov	r6, r7
 800a6e6:	6820      	ldr	r0, [r4, #0]
 800a6e8:	4632      	mov	r2, r6
 800a6ea:	4641      	mov	r1, r8
 800a6ec:	f000 fb6a 	bl	800adc4 <memmove>
 800a6f0:	68a3      	ldr	r3, [r4, #8]
 800a6f2:	1b9b      	subs	r3, r3, r6
 800a6f4:	60a3      	str	r3, [r4, #8]
 800a6f6:	6823      	ldr	r3, [r4, #0]
 800a6f8:	4433      	add	r3, r6
 800a6fa:	6023      	str	r3, [r4, #0]
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a702:	462a      	mov	r2, r5
 800a704:	f000 ff41 	bl	800b58a <_realloc_r>
 800a708:	4606      	mov	r6, r0
 800a70a:	2800      	cmp	r0, #0
 800a70c:	d1e0      	bne.n	800a6d0 <__ssputs_r+0x5c>
 800a70e:	6921      	ldr	r1, [r4, #16]
 800a710:	4650      	mov	r0, sl
 800a712:	f7fe fb79 	bl	8008e08 <_free_r>
 800a716:	230c      	movs	r3, #12
 800a718:	f8ca 3000 	str.w	r3, [sl]
 800a71c:	89a3      	ldrh	r3, [r4, #12]
 800a71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a722:	81a3      	strh	r3, [r4, #12]
 800a724:	f04f 30ff 	mov.w	r0, #4294967295
 800a728:	e7e9      	b.n	800a6fe <__ssputs_r+0x8a>
	...

0800a72c <_svfiprintf_r>:
 800a72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a730:	4698      	mov	r8, r3
 800a732:	898b      	ldrh	r3, [r1, #12]
 800a734:	061b      	lsls	r3, r3, #24
 800a736:	b09d      	sub	sp, #116	@ 0x74
 800a738:	4607      	mov	r7, r0
 800a73a:	460d      	mov	r5, r1
 800a73c:	4614      	mov	r4, r2
 800a73e:	d510      	bpl.n	800a762 <_svfiprintf_r+0x36>
 800a740:	690b      	ldr	r3, [r1, #16]
 800a742:	b973      	cbnz	r3, 800a762 <_svfiprintf_r+0x36>
 800a744:	2140      	movs	r1, #64	@ 0x40
 800a746:	f7fe fbd3 	bl	8008ef0 <_malloc_r>
 800a74a:	6028      	str	r0, [r5, #0]
 800a74c:	6128      	str	r0, [r5, #16]
 800a74e:	b930      	cbnz	r0, 800a75e <_svfiprintf_r+0x32>
 800a750:	230c      	movs	r3, #12
 800a752:	603b      	str	r3, [r7, #0]
 800a754:	f04f 30ff 	mov.w	r0, #4294967295
 800a758:	b01d      	add	sp, #116	@ 0x74
 800a75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a75e:	2340      	movs	r3, #64	@ 0x40
 800a760:	616b      	str	r3, [r5, #20]
 800a762:	2300      	movs	r3, #0
 800a764:	9309      	str	r3, [sp, #36]	@ 0x24
 800a766:	2320      	movs	r3, #32
 800a768:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a76c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a770:	2330      	movs	r3, #48	@ 0x30
 800a772:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a910 <_svfiprintf_r+0x1e4>
 800a776:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a77a:	f04f 0901 	mov.w	r9, #1
 800a77e:	4623      	mov	r3, r4
 800a780:	469a      	mov	sl, r3
 800a782:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a786:	b10a      	cbz	r2, 800a78c <_svfiprintf_r+0x60>
 800a788:	2a25      	cmp	r2, #37	@ 0x25
 800a78a:	d1f9      	bne.n	800a780 <_svfiprintf_r+0x54>
 800a78c:	ebba 0b04 	subs.w	fp, sl, r4
 800a790:	d00b      	beq.n	800a7aa <_svfiprintf_r+0x7e>
 800a792:	465b      	mov	r3, fp
 800a794:	4622      	mov	r2, r4
 800a796:	4629      	mov	r1, r5
 800a798:	4638      	mov	r0, r7
 800a79a:	f7ff ff6b 	bl	800a674 <__ssputs_r>
 800a79e:	3001      	adds	r0, #1
 800a7a0:	f000 80a7 	beq.w	800a8f2 <_svfiprintf_r+0x1c6>
 800a7a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7a6:	445a      	add	r2, fp
 800a7a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	f000 809f 	beq.w	800a8f2 <_svfiprintf_r+0x1c6>
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7be:	f10a 0a01 	add.w	sl, sl, #1
 800a7c2:	9304      	str	r3, [sp, #16]
 800a7c4:	9307      	str	r3, [sp, #28]
 800a7c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7cc:	4654      	mov	r4, sl
 800a7ce:	2205      	movs	r2, #5
 800a7d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7d4:	484e      	ldr	r0, [pc, #312]	@ (800a910 <_svfiprintf_r+0x1e4>)
 800a7d6:	f7f5 fd03 	bl	80001e0 <memchr>
 800a7da:	9a04      	ldr	r2, [sp, #16]
 800a7dc:	b9d8      	cbnz	r0, 800a816 <_svfiprintf_r+0xea>
 800a7de:	06d0      	lsls	r0, r2, #27
 800a7e0:	bf44      	itt	mi
 800a7e2:	2320      	movmi	r3, #32
 800a7e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7e8:	0711      	lsls	r1, r2, #28
 800a7ea:	bf44      	itt	mi
 800a7ec:	232b      	movmi	r3, #43	@ 0x2b
 800a7ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a7f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7f8:	d015      	beq.n	800a826 <_svfiprintf_r+0xfa>
 800a7fa:	9a07      	ldr	r2, [sp, #28]
 800a7fc:	4654      	mov	r4, sl
 800a7fe:	2000      	movs	r0, #0
 800a800:	f04f 0c0a 	mov.w	ip, #10
 800a804:	4621      	mov	r1, r4
 800a806:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a80a:	3b30      	subs	r3, #48	@ 0x30
 800a80c:	2b09      	cmp	r3, #9
 800a80e:	d94b      	bls.n	800a8a8 <_svfiprintf_r+0x17c>
 800a810:	b1b0      	cbz	r0, 800a840 <_svfiprintf_r+0x114>
 800a812:	9207      	str	r2, [sp, #28]
 800a814:	e014      	b.n	800a840 <_svfiprintf_r+0x114>
 800a816:	eba0 0308 	sub.w	r3, r0, r8
 800a81a:	fa09 f303 	lsl.w	r3, r9, r3
 800a81e:	4313      	orrs	r3, r2
 800a820:	9304      	str	r3, [sp, #16]
 800a822:	46a2      	mov	sl, r4
 800a824:	e7d2      	b.n	800a7cc <_svfiprintf_r+0xa0>
 800a826:	9b03      	ldr	r3, [sp, #12]
 800a828:	1d19      	adds	r1, r3, #4
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	9103      	str	r1, [sp, #12]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	bfbb      	ittet	lt
 800a832:	425b      	neglt	r3, r3
 800a834:	f042 0202 	orrlt.w	r2, r2, #2
 800a838:	9307      	strge	r3, [sp, #28]
 800a83a:	9307      	strlt	r3, [sp, #28]
 800a83c:	bfb8      	it	lt
 800a83e:	9204      	strlt	r2, [sp, #16]
 800a840:	7823      	ldrb	r3, [r4, #0]
 800a842:	2b2e      	cmp	r3, #46	@ 0x2e
 800a844:	d10a      	bne.n	800a85c <_svfiprintf_r+0x130>
 800a846:	7863      	ldrb	r3, [r4, #1]
 800a848:	2b2a      	cmp	r3, #42	@ 0x2a
 800a84a:	d132      	bne.n	800a8b2 <_svfiprintf_r+0x186>
 800a84c:	9b03      	ldr	r3, [sp, #12]
 800a84e:	1d1a      	adds	r2, r3, #4
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	9203      	str	r2, [sp, #12]
 800a854:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a858:	3402      	adds	r4, #2
 800a85a:	9305      	str	r3, [sp, #20]
 800a85c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a920 <_svfiprintf_r+0x1f4>
 800a860:	7821      	ldrb	r1, [r4, #0]
 800a862:	2203      	movs	r2, #3
 800a864:	4650      	mov	r0, sl
 800a866:	f7f5 fcbb 	bl	80001e0 <memchr>
 800a86a:	b138      	cbz	r0, 800a87c <_svfiprintf_r+0x150>
 800a86c:	9b04      	ldr	r3, [sp, #16]
 800a86e:	eba0 000a 	sub.w	r0, r0, sl
 800a872:	2240      	movs	r2, #64	@ 0x40
 800a874:	4082      	lsls	r2, r0
 800a876:	4313      	orrs	r3, r2
 800a878:	3401      	adds	r4, #1
 800a87a:	9304      	str	r3, [sp, #16]
 800a87c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a880:	4824      	ldr	r0, [pc, #144]	@ (800a914 <_svfiprintf_r+0x1e8>)
 800a882:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a886:	2206      	movs	r2, #6
 800a888:	f7f5 fcaa 	bl	80001e0 <memchr>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d036      	beq.n	800a8fe <_svfiprintf_r+0x1d2>
 800a890:	4b21      	ldr	r3, [pc, #132]	@ (800a918 <_svfiprintf_r+0x1ec>)
 800a892:	bb1b      	cbnz	r3, 800a8dc <_svfiprintf_r+0x1b0>
 800a894:	9b03      	ldr	r3, [sp, #12]
 800a896:	3307      	adds	r3, #7
 800a898:	f023 0307 	bic.w	r3, r3, #7
 800a89c:	3308      	adds	r3, #8
 800a89e:	9303      	str	r3, [sp, #12]
 800a8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a2:	4433      	add	r3, r6
 800a8a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8a6:	e76a      	b.n	800a77e <_svfiprintf_r+0x52>
 800a8a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8ac:	460c      	mov	r4, r1
 800a8ae:	2001      	movs	r0, #1
 800a8b0:	e7a8      	b.n	800a804 <_svfiprintf_r+0xd8>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	3401      	adds	r4, #1
 800a8b6:	9305      	str	r3, [sp, #20]
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	f04f 0c0a 	mov.w	ip, #10
 800a8be:	4620      	mov	r0, r4
 800a8c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8c4:	3a30      	subs	r2, #48	@ 0x30
 800a8c6:	2a09      	cmp	r2, #9
 800a8c8:	d903      	bls.n	800a8d2 <_svfiprintf_r+0x1a6>
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d0c6      	beq.n	800a85c <_svfiprintf_r+0x130>
 800a8ce:	9105      	str	r1, [sp, #20]
 800a8d0:	e7c4      	b.n	800a85c <_svfiprintf_r+0x130>
 800a8d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	2301      	movs	r3, #1
 800a8da:	e7f0      	b.n	800a8be <_svfiprintf_r+0x192>
 800a8dc:	ab03      	add	r3, sp, #12
 800a8de:	9300      	str	r3, [sp, #0]
 800a8e0:	462a      	mov	r2, r5
 800a8e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a91c <_svfiprintf_r+0x1f0>)
 800a8e4:	a904      	add	r1, sp, #16
 800a8e6:	4638      	mov	r0, r7
 800a8e8:	f7fc fb62 	bl	8006fb0 <_printf_float>
 800a8ec:	1c42      	adds	r2, r0, #1
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	d1d6      	bne.n	800a8a0 <_svfiprintf_r+0x174>
 800a8f2:	89ab      	ldrh	r3, [r5, #12]
 800a8f4:	065b      	lsls	r3, r3, #25
 800a8f6:	f53f af2d 	bmi.w	800a754 <_svfiprintf_r+0x28>
 800a8fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a8fc:	e72c      	b.n	800a758 <_svfiprintf_r+0x2c>
 800a8fe:	ab03      	add	r3, sp, #12
 800a900:	9300      	str	r3, [sp, #0]
 800a902:	462a      	mov	r2, r5
 800a904:	4b05      	ldr	r3, [pc, #20]	@ (800a91c <_svfiprintf_r+0x1f0>)
 800a906:	a904      	add	r1, sp, #16
 800a908:	4638      	mov	r0, r7
 800a90a:	f7fc fde9 	bl	80074e0 <_printf_i>
 800a90e:	e7ed      	b.n	800a8ec <_svfiprintf_r+0x1c0>
 800a910:	0800bb41 	.word	0x0800bb41
 800a914:	0800bb4b 	.word	0x0800bb4b
 800a918:	08006fb1 	.word	0x08006fb1
 800a91c:	0800a675 	.word	0x0800a675
 800a920:	0800bb47 	.word	0x0800bb47

0800a924 <__sfputc_r>:
 800a924:	6893      	ldr	r3, [r2, #8]
 800a926:	3b01      	subs	r3, #1
 800a928:	2b00      	cmp	r3, #0
 800a92a:	b410      	push	{r4}
 800a92c:	6093      	str	r3, [r2, #8]
 800a92e:	da08      	bge.n	800a942 <__sfputc_r+0x1e>
 800a930:	6994      	ldr	r4, [r2, #24]
 800a932:	42a3      	cmp	r3, r4
 800a934:	db01      	blt.n	800a93a <__sfputc_r+0x16>
 800a936:	290a      	cmp	r1, #10
 800a938:	d103      	bne.n	800a942 <__sfputc_r+0x1e>
 800a93a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a93e:	f7fd ba98 	b.w	8007e72 <__swbuf_r>
 800a942:	6813      	ldr	r3, [r2, #0]
 800a944:	1c58      	adds	r0, r3, #1
 800a946:	6010      	str	r0, [r2, #0]
 800a948:	7019      	strb	r1, [r3, #0]
 800a94a:	4608      	mov	r0, r1
 800a94c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <__sfputs_r>:
 800a952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a954:	4606      	mov	r6, r0
 800a956:	460f      	mov	r7, r1
 800a958:	4614      	mov	r4, r2
 800a95a:	18d5      	adds	r5, r2, r3
 800a95c:	42ac      	cmp	r4, r5
 800a95e:	d101      	bne.n	800a964 <__sfputs_r+0x12>
 800a960:	2000      	movs	r0, #0
 800a962:	e007      	b.n	800a974 <__sfputs_r+0x22>
 800a964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a968:	463a      	mov	r2, r7
 800a96a:	4630      	mov	r0, r6
 800a96c:	f7ff ffda 	bl	800a924 <__sfputc_r>
 800a970:	1c43      	adds	r3, r0, #1
 800a972:	d1f3      	bne.n	800a95c <__sfputs_r+0xa>
 800a974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a978 <_vfiprintf_r>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	460d      	mov	r5, r1
 800a97e:	b09d      	sub	sp, #116	@ 0x74
 800a980:	4614      	mov	r4, r2
 800a982:	4698      	mov	r8, r3
 800a984:	4606      	mov	r6, r0
 800a986:	b118      	cbz	r0, 800a990 <_vfiprintf_r+0x18>
 800a988:	6a03      	ldr	r3, [r0, #32]
 800a98a:	b90b      	cbnz	r3, 800a990 <_vfiprintf_r+0x18>
 800a98c:	f7fd f968 	bl	8007c60 <__sinit>
 800a990:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a992:	07d9      	lsls	r1, r3, #31
 800a994:	d405      	bmi.n	800a9a2 <_vfiprintf_r+0x2a>
 800a996:	89ab      	ldrh	r3, [r5, #12]
 800a998:	059a      	lsls	r2, r3, #22
 800a99a:	d402      	bmi.n	800a9a2 <_vfiprintf_r+0x2a>
 800a99c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a99e:	f7fd fbd0 	bl	8008142 <__retarget_lock_acquire_recursive>
 800a9a2:	89ab      	ldrh	r3, [r5, #12]
 800a9a4:	071b      	lsls	r3, r3, #28
 800a9a6:	d501      	bpl.n	800a9ac <_vfiprintf_r+0x34>
 800a9a8:	692b      	ldr	r3, [r5, #16]
 800a9aa:	b99b      	cbnz	r3, 800a9d4 <_vfiprintf_r+0x5c>
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	f7fd fa9e 	bl	8007ef0 <__swsetup_r>
 800a9b4:	b170      	cbz	r0, 800a9d4 <_vfiprintf_r+0x5c>
 800a9b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9b8:	07dc      	lsls	r4, r3, #31
 800a9ba:	d504      	bpl.n	800a9c6 <_vfiprintf_r+0x4e>
 800a9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c0:	b01d      	add	sp, #116	@ 0x74
 800a9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9c6:	89ab      	ldrh	r3, [r5, #12]
 800a9c8:	0598      	lsls	r0, r3, #22
 800a9ca:	d4f7      	bmi.n	800a9bc <_vfiprintf_r+0x44>
 800a9cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9ce:	f7fd fbb9 	bl	8008144 <__retarget_lock_release_recursive>
 800a9d2:	e7f3      	b.n	800a9bc <_vfiprintf_r+0x44>
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d8:	2320      	movs	r3, #32
 800a9da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e2:	2330      	movs	r3, #48	@ 0x30
 800a9e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab94 <_vfiprintf_r+0x21c>
 800a9e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9ec:	f04f 0901 	mov.w	r9, #1
 800a9f0:	4623      	mov	r3, r4
 800a9f2:	469a      	mov	sl, r3
 800a9f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9f8:	b10a      	cbz	r2, 800a9fe <_vfiprintf_r+0x86>
 800a9fa:	2a25      	cmp	r2, #37	@ 0x25
 800a9fc:	d1f9      	bne.n	800a9f2 <_vfiprintf_r+0x7a>
 800a9fe:	ebba 0b04 	subs.w	fp, sl, r4
 800aa02:	d00b      	beq.n	800aa1c <_vfiprintf_r+0xa4>
 800aa04:	465b      	mov	r3, fp
 800aa06:	4622      	mov	r2, r4
 800aa08:	4629      	mov	r1, r5
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f7ff ffa1 	bl	800a952 <__sfputs_r>
 800aa10:	3001      	adds	r0, #1
 800aa12:	f000 80a7 	beq.w	800ab64 <_vfiprintf_r+0x1ec>
 800aa16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa18:	445a      	add	r2, fp
 800aa1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa1c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f000 809f 	beq.w	800ab64 <_vfiprintf_r+0x1ec>
 800aa26:	2300      	movs	r3, #0
 800aa28:	f04f 32ff 	mov.w	r2, #4294967295
 800aa2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa30:	f10a 0a01 	add.w	sl, sl, #1
 800aa34:	9304      	str	r3, [sp, #16]
 800aa36:	9307      	str	r3, [sp, #28]
 800aa38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa3e:	4654      	mov	r4, sl
 800aa40:	2205      	movs	r2, #5
 800aa42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa46:	4853      	ldr	r0, [pc, #332]	@ (800ab94 <_vfiprintf_r+0x21c>)
 800aa48:	f7f5 fbca 	bl	80001e0 <memchr>
 800aa4c:	9a04      	ldr	r2, [sp, #16]
 800aa4e:	b9d8      	cbnz	r0, 800aa88 <_vfiprintf_r+0x110>
 800aa50:	06d1      	lsls	r1, r2, #27
 800aa52:	bf44      	itt	mi
 800aa54:	2320      	movmi	r3, #32
 800aa56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa5a:	0713      	lsls	r3, r2, #28
 800aa5c:	bf44      	itt	mi
 800aa5e:	232b      	movmi	r3, #43	@ 0x2b
 800aa60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa64:	f89a 3000 	ldrb.w	r3, [sl]
 800aa68:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa6a:	d015      	beq.n	800aa98 <_vfiprintf_r+0x120>
 800aa6c:	9a07      	ldr	r2, [sp, #28]
 800aa6e:	4654      	mov	r4, sl
 800aa70:	2000      	movs	r0, #0
 800aa72:	f04f 0c0a 	mov.w	ip, #10
 800aa76:	4621      	mov	r1, r4
 800aa78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa7c:	3b30      	subs	r3, #48	@ 0x30
 800aa7e:	2b09      	cmp	r3, #9
 800aa80:	d94b      	bls.n	800ab1a <_vfiprintf_r+0x1a2>
 800aa82:	b1b0      	cbz	r0, 800aab2 <_vfiprintf_r+0x13a>
 800aa84:	9207      	str	r2, [sp, #28]
 800aa86:	e014      	b.n	800aab2 <_vfiprintf_r+0x13a>
 800aa88:	eba0 0308 	sub.w	r3, r0, r8
 800aa8c:	fa09 f303 	lsl.w	r3, r9, r3
 800aa90:	4313      	orrs	r3, r2
 800aa92:	9304      	str	r3, [sp, #16]
 800aa94:	46a2      	mov	sl, r4
 800aa96:	e7d2      	b.n	800aa3e <_vfiprintf_r+0xc6>
 800aa98:	9b03      	ldr	r3, [sp, #12]
 800aa9a:	1d19      	adds	r1, r3, #4
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	9103      	str	r1, [sp, #12]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	bfbb      	ittet	lt
 800aaa4:	425b      	neglt	r3, r3
 800aaa6:	f042 0202 	orrlt.w	r2, r2, #2
 800aaaa:	9307      	strge	r3, [sp, #28]
 800aaac:	9307      	strlt	r3, [sp, #28]
 800aaae:	bfb8      	it	lt
 800aab0:	9204      	strlt	r2, [sp, #16]
 800aab2:	7823      	ldrb	r3, [r4, #0]
 800aab4:	2b2e      	cmp	r3, #46	@ 0x2e
 800aab6:	d10a      	bne.n	800aace <_vfiprintf_r+0x156>
 800aab8:	7863      	ldrb	r3, [r4, #1]
 800aaba:	2b2a      	cmp	r3, #42	@ 0x2a
 800aabc:	d132      	bne.n	800ab24 <_vfiprintf_r+0x1ac>
 800aabe:	9b03      	ldr	r3, [sp, #12]
 800aac0:	1d1a      	adds	r2, r3, #4
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	9203      	str	r2, [sp, #12]
 800aac6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aaca:	3402      	adds	r4, #2
 800aacc:	9305      	str	r3, [sp, #20]
 800aace:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aba4 <_vfiprintf_r+0x22c>
 800aad2:	7821      	ldrb	r1, [r4, #0]
 800aad4:	2203      	movs	r2, #3
 800aad6:	4650      	mov	r0, sl
 800aad8:	f7f5 fb82 	bl	80001e0 <memchr>
 800aadc:	b138      	cbz	r0, 800aaee <_vfiprintf_r+0x176>
 800aade:	9b04      	ldr	r3, [sp, #16]
 800aae0:	eba0 000a 	sub.w	r0, r0, sl
 800aae4:	2240      	movs	r2, #64	@ 0x40
 800aae6:	4082      	lsls	r2, r0
 800aae8:	4313      	orrs	r3, r2
 800aaea:	3401      	adds	r4, #1
 800aaec:	9304      	str	r3, [sp, #16]
 800aaee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf2:	4829      	ldr	r0, [pc, #164]	@ (800ab98 <_vfiprintf_r+0x220>)
 800aaf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aaf8:	2206      	movs	r2, #6
 800aafa:	f7f5 fb71 	bl	80001e0 <memchr>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	d03f      	beq.n	800ab82 <_vfiprintf_r+0x20a>
 800ab02:	4b26      	ldr	r3, [pc, #152]	@ (800ab9c <_vfiprintf_r+0x224>)
 800ab04:	bb1b      	cbnz	r3, 800ab4e <_vfiprintf_r+0x1d6>
 800ab06:	9b03      	ldr	r3, [sp, #12]
 800ab08:	3307      	adds	r3, #7
 800ab0a:	f023 0307 	bic.w	r3, r3, #7
 800ab0e:	3308      	adds	r3, #8
 800ab10:	9303      	str	r3, [sp, #12]
 800ab12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab14:	443b      	add	r3, r7
 800ab16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab18:	e76a      	b.n	800a9f0 <_vfiprintf_r+0x78>
 800ab1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab1e:	460c      	mov	r4, r1
 800ab20:	2001      	movs	r0, #1
 800ab22:	e7a8      	b.n	800aa76 <_vfiprintf_r+0xfe>
 800ab24:	2300      	movs	r3, #0
 800ab26:	3401      	adds	r4, #1
 800ab28:	9305      	str	r3, [sp, #20]
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	f04f 0c0a 	mov.w	ip, #10
 800ab30:	4620      	mov	r0, r4
 800ab32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab36:	3a30      	subs	r2, #48	@ 0x30
 800ab38:	2a09      	cmp	r2, #9
 800ab3a:	d903      	bls.n	800ab44 <_vfiprintf_r+0x1cc>
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d0c6      	beq.n	800aace <_vfiprintf_r+0x156>
 800ab40:	9105      	str	r1, [sp, #20]
 800ab42:	e7c4      	b.n	800aace <_vfiprintf_r+0x156>
 800ab44:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab48:	4604      	mov	r4, r0
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	e7f0      	b.n	800ab30 <_vfiprintf_r+0x1b8>
 800ab4e:	ab03      	add	r3, sp, #12
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	462a      	mov	r2, r5
 800ab54:	4b12      	ldr	r3, [pc, #72]	@ (800aba0 <_vfiprintf_r+0x228>)
 800ab56:	a904      	add	r1, sp, #16
 800ab58:	4630      	mov	r0, r6
 800ab5a:	f7fc fa29 	bl	8006fb0 <_printf_float>
 800ab5e:	4607      	mov	r7, r0
 800ab60:	1c78      	adds	r0, r7, #1
 800ab62:	d1d6      	bne.n	800ab12 <_vfiprintf_r+0x19a>
 800ab64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab66:	07d9      	lsls	r1, r3, #31
 800ab68:	d405      	bmi.n	800ab76 <_vfiprintf_r+0x1fe>
 800ab6a:	89ab      	ldrh	r3, [r5, #12]
 800ab6c:	059a      	lsls	r2, r3, #22
 800ab6e:	d402      	bmi.n	800ab76 <_vfiprintf_r+0x1fe>
 800ab70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab72:	f7fd fae7 	bl	8008144 <__retarget_lock_release_recursive>
 800ab76:	89ab      	ldrh	r3, [r5, #12]
 800ab78:	065b      	lsls	r3, r3, #25
 800ab7a:	f53f af1f 	bmi.w	800a9bc <_vfiprintf_r+0x44>
 800ab7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab80:	e71e      	b.n	800a9c0 <_vfiprintf_r+0x48>
 800ab82:	ab03      	add	r3, sp, #12
 800ab84:	9300      	str	r3, [sp, #0]
 800ab86:	462a      	mov	r2, r5
 800ab88:	4b05      	ldr	r3, [pc, #20]	@ (800aba0 <_vfiprintf_r+0x228>)
 800ab8a:	a904      	add	r1, sp, #16
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	f7fc fca7 	bl	80074e0 <_printf_i>
 800ab92:	e7e4      	b.n	800ab5e <_vfiprintf_r+0x1e6>
 800ab94:	0800bb41 	.word	0x0800bb41
 800ab98:	0800bb4b 	.word	0x0800bb4b
 800ab9c:	08006fb1 	.word	0x08006fb1
 800aba0:	0800a953 	.word	0x0800a953
 800aba4:	0800bb47 	.word	0x0800bb47

0800aba8 <__sflush_r>:
 800aba8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abb0:	0716      	lsls	r6, r2, #28
 800abb2:	4605      	mov	r5, r0
 800abb4:	460c      	mov	r4, r1
 800abb6:	d454      	bmi.n	800ac62 <__sflush_r+0xba>
 800abb8:	684b      	ldr	r3, [r1, #4]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	dc02      	bgt.n	800abc4 <__sflush_r+0x1c>
 800abbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	dd48      	ble.n	800ac56 <__sflush_r+0xae>
 800abc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abc6:	2e00      	cmp	r6, #0
 800abc8:	d045      	beq.n	800ac56 <__sflush_r+0xae>
 800abca:	2300      	movs	r3, #0
 800abcc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800abd0:	682f      	ldr	r7, [r5, #0]
 800abd2:	6a21      	ldr	r1, [r4, #32]
 800abd4:	602b      	str	r3, [r5, #0]
 800abd6:	d030      	beq.n	800ac3a <__sflush_r+0x92>
 800abd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	0759      	lsls	r1, r3, #29
 800abde:	d505      	bpl.n	800abec <__sflush_r+0x44>
 800abe0:	6863      	ldr	r3, [r4, #4]
 800abe2:	1ad2      	subs	r2, r2, r3
 800abe4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800abe6:	b10b      	cbz	r3, 800abec <__sflush_r+0x44>
 800abe8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800abea:	1ad2      	subs	r2, r2, r3
 800abec:	2300      	movs	r3, #0
 800abee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abf0:	6a21      	ldr	r1, [r4, #32]
 800abf2:	4628      	mov	r0, r5
 800abf4:	47b0      	blx	r6
 800abf6:	1c43      	adds	r3, r0, #1
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	d106      	bne.n	800ac0a <__sflush_r+0x62>
 800abfc:	6829      	ldr	r1, [r5, #0]
 800abfe:	291d      	cmp	r1, #29
 800ac00:	d82b      	bhi.n	800ac5a <__sflush_r+0xb2>
 800ac02:	4a2a      	ldr	r2, [pc, #168]	@ (800acac <__sflush_r+0x104>)
 800ac04:	410a      	asrs	r2, r1
 800ac06:	07d6      	lsls	r6, r2, #31
 800ac08:	d427      	bmi.n	800ac5a <__sflush_r+0xb2>
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	6062      	str	r2, [r4, #4]
 800ac0e:	04d9      	lsls	r1, r3, #19
 800ac10:	6922      	ldr	r2, [r4, #16]
 800ac12:	6022      	str	r2, [r4, #0]
 800ac14:	d504      	bpl.n	800ac20 <__sflush_r+0x78>
 800ac16:	1c42      	adds	r2, r0, #1
 800ac18:	d101      	bne.n	800ac1e <__sflush_r+0x76>
 800ac1a:	682b      	ldr	r3, [r5, #0]
 800ac1c:	b903      	cbnz	r3, 800ac20 <__sflush_r+0x78>
 800ac1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac22:	602f      	str	r7, [r5, #0]
 800ac24:	b1b9      	cbz	r1, 800ac56 <__sflush_r+0xae>
 800ac26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac2a:	4299      	cmp	r1, r3
 800ac2c:	d002      	beq.n	800ac34 <__sflush_r+0x8c>
 800ac2e:	4628      	mov	r0, r5
 800ac30:	f7fe f8ea 	bl	8008e08 <_free_r>
 800ac34:	2300      	movs	r3, #0
 800ac36:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac38:	e00d      	b.n	800ac56 <__sflush_r+0xae>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	47b0      	blx	r6
 800ac40:	4602      	mov	r2, r0
 800ac42:	1c50      	adds	r0, r2, #1
 800ac44:	d1c9      	bne.n	800abda <__sflush_r+0x32>
 800ac46:	682b      	ldr	r3, [r5, #0]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d0c6      	beq.n	800abda <__sflush_r+0x32>
 800ac4c:	2b1d      	cmp	r3, #29
 800ac4e:	d001      	beq.n	800ac54 <__sflush_r+0xac>
 800ac50:	2b16      	cmp	r3, #22
 800ac52:	d11e      	bne.n	800ac92 <__sflush_r+0xea>
 800ac54:	602f      	str	r7, [r5, #0]
 800ac56:	2000      	movs	r0, #0
 800ac58:	e022      	b.n	800aca0 <__sflush_r+0xf8>
 800ac5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac5e:	b21b      	sxth	r3, r3
 800ac60:	e01b      	b.n	800ac9a <__sflush_r+0xf2>
 800ac62:	690f      	ldr	r7, [r1, #16]
 800ac64:	2f00      	cmp	r7, #0
 800ac66:	d0f6      	beq.n	800ac56 <__sflush_r+0xae>
 800ac68:	0793      	lsls	r3, r2, #30
 800ac6a:	680e      	ldr	r6, [r1, #0]
 800ac6c:	bf08      	it	eq
 800ac6e:	694b      	ldreq	r3, [r1, #20]
 800ac70:	600f      	str	r7, [r1, #0]
 800ac72:	bf18      	it	ne
 800ac74:	2300      	movne	r3, #0
 800ac76:	eba6 0807 	sub.w	r8, r6, r7
 800ac7a:	608b      	str	r3, [r1, #8]
 800ac7c:	f1b8 0f00 	cmp.w	r8, #0
 800ac80:	dde9      	ble.n	800ac56 <__sflush_r+0xae>
 800ac82:	6a21      	ldr	r1, [r4, #32]
 800ac84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ac86:	4643      	mov	r3, r8
 800ac88:	463a      	mov	r2, r7
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	47b0      	blx	r6
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	dc08      	bgt.n	800aca4 <__sflush_r+0xfc>
 800ac92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac9a:	81a3      	strh	r3, [r4, #12]
 800ac9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aca4:	4407      	add	r7, r0
 800aca6:	eba8 0800 	sub.w	r8, r8, r0
 800acaa:	e7e7      	b.n	800ac7c <__sflush_r+0xd4>
 800acac:	dfbffffe 	.word	0xdfbffffe

0800acb0 <_fflush_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	690b      	ldr	r3, [r1, #16]
 800acb4:	4605      	mov	r5, r0
 800acb6:	460c      	mov	r4, r1
 800acb8:	b913      	cbnz	r3, 800acc0 <_fflush_r+0x10>
 800acba:	2500      	movs	r5, #0
 800acbc:	4628      	mov	r0, r5
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	b118      	cbz	r0, 800acca <_fflush_r+0x1a>
 800acc2:	6a03      	ldr	r3, [r0, #32]
 800acc4:	b90b      	cbnz	r3, 800acca <_fflush_r+0x1a>
 800acc6:	f7fc ffcb 	bl	8007c60 <__sinit>
 800acca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d0f3      	beq.n	800acba <_fflush_r+0xa>
 800acd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800acd4:	07d0      	lsls	r0, r2, #31
 800acd6:	d404      	bmi.n	800ace2 <_fflush_r+0x32>
 800acd8:	0599      	lsls	r1, r3, #22
 800acda:	d402      	bmi.n	800ace2 <_fflush_r+0x32>
 800acdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acde:	f7fd fa30 	bl	8008142 <__retarget_lock_acquire_recursive>
 800ace2:	4628      	mov	r0, r5
 800ace4:	4621      	mov	r1, r4
 800ace6:	f7ff ff5f 	bl	800aba8 <__sflush_r>
 800acea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800acec:	07da      	lsls	r2, r3, #31
 800acee:	4605      	mov	r5, r0
 800acf0:	d4e4      	bmi.n	800acbc <_fflush_r+0xc>
 800acf2:	89a3      	ldrh	r3, [r4, #12]
 800acf4:	059b      	lsls	r3, r3, #22
 800acf6:	d4e1      	bmi.n	800acbc <_fflush_r+0xc>
 800acf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acfa:	f7fd fa23 	bl	8008144 <__retarget_lock_release_recursive>
 800acfe:	e7dd      	b.n	800acbc <_fflush_r+0xc>

0800ad00 <__swhatbuf_r>:
 800ad00:	b570      	push	{r4, r5, r6, lr}
 800ad02:	460c      	mov	r4, r1
 800ad04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	b096      	sub	sp, #88	@ 0x58
 800ad0c:	4615      	mov	r5, r2
 800ad0e:	461e      	mov	r6, r3
 800ad10:	da0d      	bge.n	800ad2e <__swhatbuf_r+0x2e>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ad18:	f04f 0100 	mov.w	r1, #0
 800ad1c:	bf14      	ite	ne
 800ad1e:	2340      	movne	r3, #64	@ 0x40
 800ad20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ad24:	2000      	movs	r0, #0
 800ad26:	6031      	str	r1, [r6, #0]
 800ad28:	602b      	str	r3, [r5, #0]
 800ad2a:	b016      	add	sp, #88	@ 0x58
 800ad2c:	bd70      	pop	{r4, r5, r6, pc}
 800ad2e:	466a      	mov	r2, sp
 800ad30:	f000 f874 	bl	800ae1c <_fstat_r>
 800ad34:	2800      	cmp	r0, #0
 800ad36:	dbec      	blt.n	800ad12 <__swhatbuf_r+0x12>
 800ad38:	9901      	ldr	r1, [sp, #4]
 800ad3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad42:	4259      	negs	r1, r3
 800ad44:	4159      	adcs	r1, r3
 800ad46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad4a:	e7eb      	b.n	800ad24 <__swhatbuf_r+0x24>

0800ad4c <__smakebuf_r>:
 800ad4c:	898b      	ldrh	r3, [r1, #12]
 800ad4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad50:	079d      	lsls	r5, r3, #30
 800ad52:	4606      	mov	r6, r0
 800ad54:	460c      	mov	r4, r1
 800ad56:	d507      	bpl.n	800ad68 <__smakebuf_r+0x1c>
 800ad58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad5c:	6023      	str	r3, [r4, #0]
 800ad5e:	6123      	str	r3, [r4, #16]
 800ad60:	2301      	movs	r3, #1
 800ad62:	6163      	str	r3, [r4, #20]
 800ad64:	b003      	add	sp, #12
 800ad66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad68:	ab01      	add	r3, sp, #4
 800ad6a:	466a      	mov	r2, sp
 800ad6c:	f7ff ffc8 	bl	800ad00 <__swhatbuf_r>
 800ad70:	9f00      	ldr	r7, [sp, #0]
 800ad72:	4605      	mov	r5, r0
 800ad74:	4639      	mov	r1, r7
 800ad76:	4630      	mov	r0, r6
 800ad78:	f7fe f8ba 	bl	8008ef0 <_malloc_r>
 800ad7c:	b948      	cbnz	r0, 800ad92 <__smakebuf_r+0x46>
 800ad7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad82:	059a      	lsls	r2, r3, #22
 800ad84:	d4ee      	bmi.n	800ad64 <__smakebuf_r+0x18>
 800ad86:	f023 0303 	bic.w	r3, r3, #3
 800ad8a:	f043 0302 	orr.w	r3, r3, #2
 800ad8e:	81a3      	strh	r3, [r4, #12]
 800ad90:	e7e2      	b.n	800ad58 <__smakebuf_r+0xc>
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	6020      	str	r0, [r4, #0]
 800ad96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad9a:	81a3      	strh	r3, [r4, #12]
 800ad9c:	9b01      	ldr	r3, [sp, #4]
 800ad9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ada2:	b15b      	cbz	r3, 800adbc <__smakebuf_r+0x70>
 800ada4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ada8:	4630      	mov	r0, r6
 800adaa:	f000 f849 	bl	800ae40 <_isatty_r>
 800adae:	b128      	cbz	r0, 800adbc <__smakebuf_r+0x70>
 800adb0:	89a3      	ldrh	r3, [r4, #12]
 800adb2:	f023 0303 	bic.w	r3, r3, #3
 800adb6:	f043 0301 	orr.w	r3, r3, #1
 800adba:	81a3      	strh	r3, [r4, #12]
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	431d      	orrs	r5, r3
 800adc0:	81a5      	strh	r5, [r4, #12]
 800adc2:	e7cf      	b.n	800ad64 <__smakebuf_r+0x18>

0800adc4 <memmove>:
 800adc4:	4288      	cmp	r0, r1
 800adc6:	b510      	push	{r4, lr}
 800adc8:	eb01 0402 	add.w	r4, r1, r2
 800adcc:	d902      	bls.n	800add4 <memmove+0x10>
 800adce:	4284      	cmp	r4, r0
 800add0:	4623      	mov	r3, r4
 800add2:	d807      	bhi.n	800ade4 <memmove+0x20>
 800add4:	1e43      	subs	r3, r0, #1
 800add6:	42a1      	cmp	r1, r4
 800add8:	d008      	beq.n	800adec <memmove+0x28>
 800adda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800adde:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ade2:	e7f8      	b.n	800add6 <memmove+0x12>
 800ade4:	4402      	add	r2, r0
 800ade6:	4601      	mov	r1, r0
 800ade8:	428a      	cmp	r2, r1
 800adea:	d100      	bne.n	800adee <memmove+0x2a>
 800adec:	bd10      	pop	{r4, pc}
 800adee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800adf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800adf6:	e7f7      	b.n	800ade8 <memmove+0x24>

0800adf8 <strncmp>:
 800adf8:	b510      	push	{r4, lr}
 800adfa:	b16a      	cbz	r2, 800ae18 <strncmp+0x20>
 800adfc:	3901      	subs	r1, #1
 800adfe:	1884      	adds	r4, r0, r2
 800ae00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d103      	bne.n	800ae14 <strncmp+0x1c>
 800ae0c:	42a0      	cmp	r0, r4
 800ae0e:	d001      	beq.n	800ae14 <strncmp+0x1c>
 800ae10:	2a00      	cmp	r2, #0
 800ae12:	d1f5      	bne.n	800ae00 <strncmp+0x8>
 800ae14:	1ad0      	subs	r0, r2, r3
 800ae16:	bd10      	pop	{r4, pc}
 800ae18:	4610      	mov	r0, r2
 800ae1a:	e7fc      	b.n	800ae16 <strncmp+0x1e>

0800ae1c <_fstat_r>:
 800ae1c:	b538      	push	{r3, r4, r5, lr}
 800ae1e:	4d07      	ldr	r5, [pc, #28]	@ (800ae3c <_fstat_r+0x20>)
 800ae20:	2300      	movs	r3, #0
 800ae22:	4604      	mov	r4, r0
 800ae24:	4608      	mov	r0, r1
 800ae26:	4611      	mov	r1, r2
 800ae28:	602b      	str	r3, [r5, #0]
 800ae2a:	f7f7 f89f 	bl	8001f6c <_fstat>
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	d102      	bne.n	800ae38 <_fstat_r+0x1c>
 800ae32:	682b      	ldr	r3, [r5, #0]
 800ae34:	b103      	cbz	r3, 800ae38 <_fstat_r+0x1c>
 800ae36:	6023      	str	r3, [r4, #0]
 800ae38:	bd38      	pop	{r3, r4, r5, pc}
 800ae3a:	bf00      	nop
 800ae3c:	200044a0 	.word	0x200044a0

0800ae40 <_isatty_r>:
 800ae40:	b538      	push	{r3, r4, r5, lr}
 800ae42:	4d06      	ldr	r5, [pc, #24]	@ (800ae5c <_isatty_r+0x1c>)
 800ae44:	2300      	movs	r3, #0
 800ae46:	4604      	mov	r4, r0
 800ae48:	4608      	mov	r0, r1
 800ae4a:	602b      	str	r3, [r5, #0]
 800ae4c:	f7f7 f89e 	bl	8001f8c <_isatty>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_isatty_r+0x1a>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_isatty_r+0x1a>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	200044a0 	.word	0x200044a0

0800ae60 <_sbrk_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4d06      	ldr	r5, [pc, #24]	@ (800ae7c <_sbrk_r+0x1c>)
 800ae64:	2300      	movs	r3, #0
 800ae66:	4604      	mov	r4, r0
 800ae68:	4608      	mov	r0, r1
 800ae6a:	602b      	str	r3, [r5, #0]
 800ae6c:	f7f7 f8a6 	bl	8001fbc <_sbrk>
 800ae70:	1c43      	adds	r3, r0, #1
 800ae72:	d102      	bne.n	800ae7a <_sbrk_r+0x1a>
 800ae74:	682b      	ldr	r3, [r5, #0]
 800ae76:	b103      	cbz	r3, 800ae7a <_sbrk_r+0x1a>
 800ae78:	6023      	str	r3, [r4, #0]
 800ae7a:	bd38      	pop	{r3, r4, r5, pc}
 800ae7c:	200044a0 	.word	0x200044a0

0800ae80 <nan>:
 800ae80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ae88 <nan+0x8>
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	00000000 	.word	0x00000000
 800ae8c:	7ff80000 	.word	0x7ff80000

0800ae90 <__assert_func>:
 800ae90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae92:	4614      	mov	r4, r2
 800ae94:	461a      	mov	r2, r3
 800ae96:	4b09      	ldr	r3, [pc, #36]	@ (800aebc <__assert_func+0x2c>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4605      	mov	r5, r0
 800ae9c:	68d8      	ldr	r0, [r3, #12]
 800ae9e:	b954      	cbnz	r4, 800aeb6 <__assert_func+0x26>
 800aea0:	4b07      	ldr	r3, [pc, #28]	@ (800aec0 <__assert_func+0x30>)
 800aea2:	461c      	mov	r4, r3
 800aea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aea8:	9100      	str	r1, [sp, #0]
 800aeaa:	462b      	mov	r3, r5
 800aeac:	4905      	ldr	r1, [pc, #20]	@ (800aec4 <__assert_func+0x34>)
 800aeae:	f000 fba7 	bl	800b600 <fiprintf>
 800aeb2:	f000 fbb7 	bl	800b624 <abort>
 800aeb6:	4b04      	ldr	r3, [pc, #16]	@ (800aec8 <__assert_func+0x38>)
 800aeb8:	e7f4      	b.n	800aea4 <__assert_func+0x14>
 800aeba:	bf00      	nop
 800aebc:	2000001c 	.word	0x2000001c
 800aec0:	0800bb95 	.word	0x0800bb95
 800aec4:	0800bb67 	.word	0x0800bb67
 800aec8:	0800bb5a 	.word	0x0800bb5a

0800aecc <_calloc_r>:
 800aecc:	b570      	push	{r4, r5, r6, lr}
 800aece:	fba1 5402 	umull	r5, r4, r1, r2
 800aed2:	b93c      	cbnz	r4, 800aee4 <_calloc_r+0x18>
 800aed4:	4629      	mov	r1, r5
 800aed6:	f7fe f80b 	bl	8008ef0 <_malloc_r>
 800aeda:	4606      	mov	r6, r0
 800aedc:	b928      	cbnz	r0, 800aeea <_calloc_r+0x1e>
 800aede:	2600      	movs	r6, #0
 800aee0:	4630      	mov	r0, r6
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	220c      	movs	r2, #12
 800aee6:	6002      	str	r2, [r0, #0]
 800aee8:	e7f9      	b.n	800aede <_calloc_r+0x12>
 800aeea:	462a      	mov	r2, r5
 800aeec:	4621      	mov	r1, r4
 800aeee:	f7fd f855 	bl	8007f9c <memset>
 800aef2:	e7f5      	b.n	800aee0 <_calloc_r+0x14>

0800aef4 <rshift>:
 800aef4:	6903      	ldr	r3, [r0, #16]
 800aef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aefa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aefe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af02:	f100 0414 	add.w	r4, r0, #20
 800af06:	dd45      	ble.n	800af94 <rshift+0xa0>
 800af08:	f011 011f 	ands.w	r1, r1, #31
 800af0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af14:	d10c      	bne.n	800af30 <rshift+0x3c>
 800af16:	f100 0710 	add.w	r7, r0, #16
 800af1a:	4629      	mov	r1, r5
 800af1c:	42b1      	cmp	r1, r6
 800af1e:	d334      	bcc.n	800af8a <rshift+0x96>
 800af20:	1a9b      	subs	r3, r3, r2
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	1eea      	subs	r2, r5, #3
 800af26:	4296      	cmp	r6, r2
 800af28:	bf38      	it	cc
 800af2a:	2300      	movcc	r3, #0
 800af2c:	4423      	add	r3, r4
 800af2e:	e015      	b.n	800af5c <rshift+0x68>
 800af30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af34:	f1c1 0820 	rsb	r8, r1, #32
 800af38:	40cf      	lsrs	r7, r1
 800af3a:	f105 0e04 	add.w	lr, r5, #4
 800af3e:	46a1      	mov	r9, r4
 800af40:	4576      	cmp	r6, lr
 800af42:	46f4      	mov	ip, lr
 800af44:	d815      	bhi.n	800af72 <rshift+0x7e>
 800af46:	1a9a      	subs	r2, r3, r2
 800af48:	0092      	lsls	r2, r2, #2
 800af4a:	3a04      	subs	r2, #4
 800af4c:	3501      	adds	r5, #1
 800af4e:	42ae      	cmp	r6, r5
 800af50:	bf38      	it	cc
 800af52:	2200      	movcc	r2, #0
 800af54:	18a3      	adds	r3, r4, r2
 800af56:	50a7      	str	r7, [r4, r2]
 800af58:	b107      	cbz	r7, 800af5c <rshift+0x68>
 800af5a:	3304      	adds	r3, #4
 800af5c:	1b1a      	subs	r2, r3, r4
 800af5e:	42a3      	cmp	r3, r4
 800af60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af64:	bf08      	it	eq
 800af66:	2300      	moveq	r3, #0
 800af68:	6102      	str	r2, [r0, #16]
 800af6a:	bf08      	it	eq
 800af6c:	6143      	streq	r3, [r0, #20]
 800af6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af72:	f8dc c000 	ldr.w	ip, [ip]
 800af76:	fa0c fc08 	lsl.w	ip, ip, r8
 800af7a:	ea4c 0707 	orr.w	r7, ip, r7
 800af7e:	f849 7b04 	str.w	r7, [r9], #4
 800af82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af86:	40cf      	lsrs	r7, r1
 800af88:	e7da      	b.n	800af40 <rshift+0x4c>
 800af8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800af8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800af92:	e7c3      	b.n	800af1c <rshift+0x28>
 800af94:	4623      	mov	r3, r4
 800af96:	e7e1      	b.n	800af5c <rshift+0x68>

0800af98 <__hexdig_fun>:
 800af98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800af9c:	2b09      	cmp	r3, #9
 800af9e:	d802      	bhi.n	800afa6 <__hexdig_fun+0xe>
 800afa0:	3820      	subs	r0, #32
 800afa2:	b2c0      	uxtb	r0, r0
 800afa4:	4770      	bx	lr
 800afa6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800afaa:	2b05      	cmp	r3, #5
 800afac:	d801      	bhi.n	800afb2 <__hexdig_fun+0x1a>
 800afae:	3847      	subs	r0, #71	@ 0x47
 800afb0:	e7f7      	b.n	800afa2 <__hexdig_fun+0xa>
 800afb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800afb6:	2b05      	cmp	r3, #5
 800afb8:	d801      	bhi.n	800afbe <__hexdig_fun+0x26>
 800afba:	3827      	subs	r0, #39	@ 0x27
 800afbc:	e7f1      	b.n	800afa2 <__hexdig_fun+0xa>
 800afbe:	2000      	movs	r0, #0
 800afc0:	4770      	bx	lr
	...

0800afc4 <__gethex>:
 800afc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc8:	b085      	sub	sp, #20
 800afca:	468a      	mov	sl, r1
 800afcc:	9302      	str	r3, [sp, #8]
 800afce:	680b      	ldr	r3, [r1, #0]
 800afd0:	9001      	str	r0, [sp, #4]
 800afd2:	4690      	mov	r8, r2
 800afd4:	1c9c      	adds	r4, r3, #2
 800afd6:	46a1      	mov	r9, r4
 800afd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800afdc:	2830      	cmp	r0, #48	@ 0x30
 800afde:	d0fa      	beq.n	800afd6 <__gethex+0x12>
 800afe0:	eba9 0303 	sub.w	r3, r9, r3
 800afe4:	f1a3 0b02 	sub.w	fp, r3, #2
 800afe8:	f7ff ffd6 	bl	800af98 <__hexdig_fun>
 800afec:	4605      	mov	r5, r0
 800afee:	2800      	cmp	r0, #0
 800aff0:	d168      	bne.n	800b0c4 <__gethex+0x100>
 800aff2:	49a0      	ldr	r1, [pc, #640]	@ (800b274 <__gethex+0x2b0>)
 800aff4:	2201      	movs	r2, #1
 800aff6:	4648      	mov	r0, r9
 800aff8:	f7ff fefe 	bl	800adf8 <strncmp>
 800affc:	4607      	mov	r7, r0
 800affe:	2800      	cmp	r0, #0
 800b000:	d167      	bne.n	800b0d2 <__gethex+0x10e>
 800b002:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b006:	4626      	mov	r6, r4
 800b008:	f7ff ffc6 	bl	800af98 <__hexdig_fun>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d062      	beq.n	800b0d6 <__gethex+0x112>
 800b010:	4623      	mov	r3, r4
 800b012:	7818      	ldrb	r0, [r3, #0]
 800b014:	2830      	cmp	r0, #48	@ 0x30
 800b016:	4699      	mov	r9, r3
 800b018:	f103 0301 	add.w	r3, r3, #1
 800b01c:	d0f9      	beq.n	800b012 <__gethex+0x4e>
 800b01e:	f7ff ffbb 	bl	800af98 <__hexdig_fun>
 800b022:	fab0 f580 	clz	r5, r0
 800b026:	096d      	lsrs	r5, r5, #5
 800b028:	f04f 0b01 	mov.w	fp, #1
 800b02c:	464a      	mov	r2, r9
 800b02e:	4616      	mov	r6, r2
 800b030:	3201      	adds	r2, #1
 800b032:	7830      	ldrb	r0, [r6, #0]
 800b034:	f7ff ffb0 	bl	800af98 <__hexdig_fun>
 800b038:	2800      	cmp	r0, #0
 800b03a:	d1f8      	bne.n	800b02e <__gethex+0x6a>
 800b03c:	498d      	ldr	r1, [pc, #564]	@ (800b274 <__gethex+0x2b0>)
 800b03e:	2201      	movs	r2, #1
 800b040:	4630      	mov	r0, r6
 800b042:	f7ff fed9 	bl	800adf8 <strncmp>
 800b046:	2800      	cmp	r0, #0
 800b048:	d13f      	bne.n	800b0ca <__gethex+0x106>
 800b04a:	b944      	cbnz	r4, 800b05e <__gethex+0x9a>
 800b04c:	1c74      	adds	r4, r6, #1
 800b04e:	4622      	mov	r2, r4
 800b050:	4616      	mov	r6, r2
 800b052:	3201      	adds	r2, #1
 800b054:	7830      	ldrb	r0, [r6, #0]
 800b056:	f7ff ff9f 	bl	800af98 <__hexdig_fun>
 800b05a:	2800      	cmp	r0, #0
 800b05c:	d1f8      	bne.n	800b050 <__gethex+0x8c>
 800b05e:	1ba4      	subs	r4, r4, r6
 800b060:	00a7      	lsls	r7, r4, #2
 800b062:	7833      	ldrb	r3, [r6, #0]
 800b064:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b068:	2b50      	cmp	r3, #80	@ 0x50
 800b06a:	d13e      	bne.n	800b0ea <__gethex+0x126>
 800b06c:	7873      	ldrb	r3, [r6, #1]
 800b06e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b070:	d033      	beq.n	800b0da <__gethex+0x116>
 800b072:	2b2d      	cmp	r3, #45	@ 0x2d
 800b074:	d034      	beq.n	800b0e0 <__gethex+0x11c>
 800b076:	1c71      	adds	r1, r6, #1
 800b078:	2400      	movs	r4, #0
 800b07a:	7808      	ldrb	r0, [r1, #0]
 800b07c:	f7ff ff8c 	bl	800af98 <__hexdig_fun>
 800b080:	1e43      	subs	r3, r0, #1
 800b082:	b2db      	uxtb	r3, r3
 800b084:	2b18      	cmp	r3, #24
 800b086:	d830      	bhi.n	800b0ea <__gethex+0x126>
 800b088:	f1a0 0210 	sub.w	r2, r0, #16
 800b08c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b090:	f7ff ff82 	bl	800af98 <__hexdig_fun>
 800b094:	f100 3cff 	add.w	ip, r0, #4294967295
 800b098:	fa5f fc8c 	uxtb.w	ip, ip
 800b09c:	f1bc 0f18 	cmp.w	ip, #24
 800b0a0:	f04f 030a 	mov.w	r3, #10
 800b0a4:	d91e      	bls.n	800b0e4 <__gethex+0x120>
 800b0a6:	b104      	cbz	r4, 800b0aa <__gethex+0xe6>
 800b0a8:	4252      	negs	r2, r2
 800b0aa:	4417      	add	r7, r2
 800b0ac:	f8ca 1000 	str.w	r1, [sl]
 800b0b0:	b1ed      	cbz	r5, 800b0ee <__gethex+0x12a>
 800b0b2:	f1bb 0f00 	cmp.w	fp, #0
 800b0b6:	bf0c      	ite	eq
 800b0b8:	2506      	moveq	r5, #6
 800b0ba:	2500      	movne	r5, #0
 800b0bc:	4628      	mov	r0, r5
 800b0be:	b005      	add	sp, #20
 800b0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c4:	2500      	movs	r5, #0
 800b0c6:	462c      	mov	r4, r5
 800b0c8:	e7b0      	b.n	800b02c <__gethex+0x68>
 800b0ca:	2c00      	cmp	r4, #0
 800b0cc:	d1c7      	bne.n	800b05e <__gethex+0x9a>
 800b0ce:	4627      	mov	r7, r4
 800b0d0:	e7c7      	b.n	800b062 <__gethex+0x9e>
 800b0d2:	464e      	mov	r6, r9
 800b0d4:	462f      	mov	r7, r5
 800b0d6:	2501      	movs	r5, #1
 800b0d8:	e7c3      	b.n	800b062 <__gethex+0x9e>
 800b0da:	2400      	movs	r4, #0
 800b0dc:	1cb1      	adds	r1, r6, #2
 800b0de:	e7cc      	b.n	800b07a <__gethex+0xb6>
 800b0e0:	2401      	movs	r4, #1
 800b0e2:	e7fb      	b.n	800b0dc <__gethex+0x118>
 800b0e4:	fb03 0002 	mla	r0, r3, r2, r0
 800b0e8:	e7ce      	b.n	800b088 <__gethex+0xc4>
 800b0ea:	4631      	mov	r1, r6
 800b0ec:	e7de      	b.n	800b0ac <__gethex+0xe8>
 800b0ee:	eba6 0309 	sub.w	r3, r6, r9
 800b0f2:	3b01      	subs	r3, #1
 800b0f4:	4629      	mov	r1, r5
 800b0f6:	2b07      	cmp	r3, #7
 800b0f8:	dc0a      	bgt.n	800b110 <__gethex+0x14c>
 800b0fa:	9801      	ldr	r0, [sp, #4]
 800b0fc:	f7fd ff84 	bl	8009008 <_Balloc>
 800b100:	4604      	mov	r4, r0
 800b102:	b940      	cbnz	r0, 800b116 <__gethex+0x152>
 800b104:	4b5c      	ldr	r3, [pc, #368]	@ (800b278 <__gethex+0x2b4>)
 800b106:	4602      	mov	r2, r0
 800b108:	21e4      	movs	r1, #228	@ 0xe4
 800b10a:	485c      	ldr	r0, [pc, #368]	@ (800b27c <__gethex+0x2b8>)
 800b10c:	f7ff fec0 	bl	800ae90 <__assert_func>
 800b110:	3101      	adds	r1, #1
 800b112:	105b      	asrs	r3, r3, #1
 800b114:	e7ef      	b.n	800b0f6 <__gethex+0x132>
 800b116:	f100 0a14 	add.w	sl, r0, #20
 800b11a:	2300      	movs	r3, #0
 800b11c:	4655      	mov	r5, sl
 800b11e:	469b      	mov	fp, r3
 800b120:	45b1      	cmp	r9, r6
 800b122:	d337      	bcc.n	800b194 <__gethex+0x1d0>
 800b124:	f845 bb04 	str.w	fp, [r5], #4
 800b128:	eba5 050a 	sub.w	r5, r5, sl
 800b12c:	10ad      	asrs	r5, r5, #2
 800b12e:	6125      	str	r5, [r4, #16]
 800b130:	4658      	mov	r0, fp
 800b132:	f7fe f85b 	bl	80091ec <__hi0bits>
 800b136:	016d      	lsls	r5, r5, #5
 800b138:	f8d8 6000 	ldr.w	r6, [r8]
 800b13c:	1a2d      	subs	r5, r5, r0
 800b13e:	42b5      	cmp	r5, r6
 800b140:	dd54      	ble.n	800b1ec <__gethex+0x228>
 800b142:	1bad      	subs	r5, r5, r6
 800b144:	4629      	mov	r1, r5
 800b146:	4620      	mov	r0, r4
 800b148:	f7fe fbef 	bl	800992a <__any_on>
 800b14c:	4681      	mov	r9, r0
 800b14e:	b178      	cbz	r0, 800b170 <__gethex+0x1ac>
 800b150:	1e6b      	subs	r3, r5, #1
 800b152:	1159      	asrs	r1, r3, #5
 800b154:	f003 021f 	and.w	r2, r3, #31
 800b158:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b15c:	f04f 0901 	mov.w	r9, #1
 800b160:	fa09 f202 	lsl.w	r2, r9, r2
 800b164:	420a      	tst	r2, r1
 800b166:	d003      	beq.n	800b170 <__gethex+0x1ac>
 800b168:	454b      	cmp	r3, r9
 800b16a:	dc36      	bgt.n	800b1da <__gethex+0x216>
 800b16c:	f04f 0902 	mov.w	r9, #2
 800b170:	4629      	mov	r1, r5
 800b172:	4620      	mov	r0, r4
 800b174:	f7ff febe 	bl	800aef4 <rshift>
 800b178:	442f      	add	r7, r5
 800b17a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b17e:	42bb      	cmp	r3, r7
 800b180:	da42      	bge.n	800b208 <__gethex+0x244>
 800b182:	9801      	ldr	r0, [sp, #4]
 800b184:	4621      	mov	r1, r4
 800b186:	f7fd ff7f 	bl	8009088 <_Bfree>
 800b18a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b18c:	2300      	movs	r3, #0
 800b18e:	6013      	str	r3, [r2, #0]
 800b190:	25a3      	movs	r5, #163	@ 0xa3
 800b192:	e793      	b.n	800b0bc <__gethex+0xf8>
 800b194:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b198:	2a2e      	cmp	r2, #46	@ 0x2e
 800b19a:	d012      	beq.n	800b1c2 <__gethex+0x1fe>
 800b19c:	2b20      	cmp	r3, #32
 800b19e:	d104      	bne.n	800b1aa <__gethex+0x1e6>
 800b1a0:	f845 bb04 	str.w	fp, [r5], #4
 800b1a4:	f04f 0b00 	mov.w	fp, #0
 800b1a8:	465b      	mov	r3, fp
 800b1aa:	7830      	ldrb	r0, [r6, #0]
 800b1ac:	9303      	str	r3, [sp, #12]
 800b1ae:	f7ff fef3 	bl	800af98 <__hexdig_fun>
 800b1b2:	9b03      	ldr	r3, [sp, #12]
 800b1b4:	f000 000f 	and.w	r0, r0, #15
 800b1b8:	4098      	lsls	r0, r3
 800b1ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800b1be:	3304      	adds	r3, #4
 800b1c0:	e7ae      	b.n	800b120 <__gethex+0x15c>
 800b1c2:	45b1      	cmp	r9, r6
 800b1c4:	d8ea      	bhi.n	800b19c <__gethex+0x1d8>
 800b1c6:	492b      	ldr	r1, [pc, #172]	@ (800b274 <__gethex+0x2b0>)
 800b1c8:	9303      	str	r3, [sp, #12]
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f7ff fe13 	bl	800adf8 <strncmp>
 800b1d2:	9b03      	ldr	r3, [sp, #12]
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	d1e1      	bne.n	800b19c <__gethex+0x1d8>
 800b1d8:	e7a2      	b.n	800b120 <__gethex+0x15c>
 800b1da:	1ea9      	subs	r1, r5, #2
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f7fe fba4 	bl	800992a <__any_on>
 800b1e2:	2800      	cmp	r0, #0
 800b1e4:	d0c2      	beq.n	800b16c <__gethex+0x1a8>
 800b1e6:	f04f 0903 	mov.w	r9, #3
 800b1ea:	e7c1      	b.n	800b170 <__gethex+0x1ac>
 800b1ec:	da09      	bge.n	800b202 <__gethex+0x23e>
 800b1ee:	1b75      	subs	r5, r6, r5
 800b1f0:	4621      	mov	r1, r4
 800b1f2:	9801      	ldr	r0, [sp, #4]
 800b1f4:	462a      	mov	r2, r5
 800b1f6:	f7fe f95f 	bl	80094b8 <__lshift>
 800b1fa:	1b7f      	subs	r7, r7, r5
 800b1fc:	4604      	mov	r4, r0
 800b1fe:	f100 0a14 	add.w	sl, r0, #20
 800b202:	f04f 0900 	mov.w	r9, #0
 800b206:	e7b8      	b.n	800b17a <__gethex+0x1b6>
 800b208:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b20c:	42bd      	cmp	r5, r7
 800b20e:	dd6f      	ble.n	800b2f0 <__gethex+0x32c>
 800b210:	1bed      	subs	r5, r5, r7
 800b212:	42ae      	cmp	r6, r5
 800b214:	dc34      	bgt.n	800b280 <__gethex+0x2bc>
 800b216:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d022      	beq.n	800b264 <__gethex+0x2a0>
 800b21e:	2b03      	cmp	r3, #3
 800b220:	d024      	beq.n	800b26c <__gethex+0x2a8>
 800b222:	2b01      	cmp	r3, #1
 800b224:	d115      	bne.n	800b252 <__gethex+0x28e>
 800b226:	42ae      	cmp	r6, r5
 800b228:	d113      	bne.n	800b252 <__gethex+0x28e>
 800b22a:	2e01      	cmp	r6, #1
 800b22c:	d10b      	bne.n	800b246 <__gethex+0x282>
 800b22e:	9a02      	ldr	r2, [sp, #8]
 800b230:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b234:	6013      	str	r3, [r2, #0]
 800b236:	2301      	movs	r3, #1
 800b238:	6123      	str	r3, [r4, #16]
 800b23a:	f8ca 3000 	str.w	r3, [sl]
 800b23e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b240:	2562      	movs	r5, #98	@ 0x62
 800b242:	601c      	str	r4, [r3, #0]
 800b244:	e73a      	b.n	800b0bc <__gethex+0xf8>
 800b246:	1e71      	subs	r1, r6, #1
 800b248:	4620      	mov	r0, r4
 800b24a:	f7fe fb6e 	bl	800992a <__any_on>
 800b24e:	2800      	cmp	r0, #0
 800b250:	d1ed      	bne.n	800b22e <__gethex+0x26a>
 800b252:	9801      	ldr	r0, [sp, #4]
 800b254:	4621      	mov	r1, r4
 800b256:	f7fd ff17 	bl	8009088 <_Bfree>
 800b25a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b25c:	2300      	movs	r3, #0
 800b25e:	6013      	str	r3, [r2, #0]
 800b260:	2550      	movs	r5, #80	@ 0x50
 800b262:	e72b      	b.n	800b0bc <__gethex+0xf8>
 800b264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b266:	2b00      	cmp	r3, #0
 800b268:	d1f3      	bne.n	800b252 <__gethex+0x28e>
 800b26a:	e7e0      	b.n	800b22e <__gethex+0x26a>
 800b26c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d1dd      	bne.n	800b22e <__gethex+0x26a>
 800b272:	e7ee      	b.n	800b252 <__gethex+0x28e>
 800b274:	0800b9e8 	.word	0x0800b9e8
 800b278:	0800b881 	.word	0x0800b881
 800b27c:	0800bb96 	.word	0x0800bb96
 800b280:	1e6f      	subs	r7, r5, #1
 800b282:	f1b9 0f00 	cmp.w	r9, #0
 800b286:	d130      	bne.n	800b2ea <__gethex+0x326>
 800b288:	b127      	cbz	r7, 800b294 <__gethex+0x2d0>
 800b28a:	4639      	mov	r1, r7
 800b28c:	4620      	mov	r0, r4
 800b28e:	f7fe fb4c 	bl	800992a <__any_on>
 800b292:	4681      	mov	r9, r0
 800b294:	117a      	asrs	r2, r7, #5
 800b296:	2301      	movs	r3, #1
 800b298:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b29c:	f007 071f 	and.w	r7, r7, #31
 800b2a0:	40bb      	lsls	r3, r7
 800b2a2:	4213      	tst	r3, r2
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	bf18      	it	ne
 800b2aa:	f049 0902 	orrne.w	r9, r9, #2
 800b2ae:	f7ff fe21 	bl	800aef4 <rshift>
 800b2b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b2b6:	1b76      	subs	r6, r6, r5
 800b2b8:	2502      	movs	r5, #2
 800b2ba:	f1b9 0f00 	cmp.w	r9, #0
 800b2be:	d047      	beq.n	800b350 <__gethex+0x38c>
 800b2c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b2c4:	2b02      	cmp	r3, #2
 800b2c6:	d015      	beq.n	800b2f4 <__gethex+0x330>
 800b2c8:	2b03      	cmp	r3, #3
 800b2ca:	d017      	beq.n	800b2fc <__gethex+0x338>
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d109      	bne.n	800b2e4 <__gethex+0x320>
 800b2d0:	f019 0f02 	tst.w	r9, #2
 800b2d4:	d006      	beq.n	800b2e4 <__gethex+0x320>
 800b2d6:	f8da 3000 	ldr.w	r3, [sl]
 800b2da:	ea49 0903 	orr.w	r9, r9, r3
 800b2de:	f019 0f01 	tst.w	r9, #1
 800b2e2:	d10e      	bne.n	800b302 <__gethex+0x33e>
 800b2e4:	f045 0510 	orr.w	r5, r5, #16
 800b2e8:	e032      	b.n	800b350 <__gethex+0x38c>
 800b2ea:	f04f 0901 	mov.w	r9, #1
 800b2ee:	e7d1      	b.n	800b294 <__gethex+0x2d0>
 800b2f0:	2501      	movs	r5, #1
 800b2f2:	e7e2      	b.n	800b2ba <__gethex+0x2f6>
 800b2f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2f6:	f1c3 0301 	rsb	r3, r3, #1
 800b2fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d0f0      	beq.n	800b2e4 <__gethex+0x320>
 800b302:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b306:	f104 0314 	add.w	r3, r4, #20
 800b30a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b30e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b312:	f04f 0c00 	mov.w	ip, #0
 800b316:	4618      	mov	r0, r3
 800b318:	f853 2b04 	ldr.w	r2, [r3], #4
 800b31c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b320:	d01b      	beq.n	800b35a <__gethex+0x396>
 800b322:	3201      	adds	r2, #1
 800b324:	6002      	str	r2, [r0, #0]
 800b326:	2d02      	cmp	r5, #2
 800b328:	f104 0314 	add.w	r3, r4, #20
 800b32c:	d13c      	bne.n	800b3a8 <__gethex+0x3e4>
 800b32e:	f8d8 2000 	ldr.w	r2, [r8]
 800b332:	3a01      	subs	r2, #1
 800b334:	42b2      	cmp	r2, r6
 800b336:	d109      	bne.n	800b34c <__gethex+0x388>
 800b338:	1171      	asrs	r1, r6, #5
 800b33a:	2201      	movs	r2, #1
 800b33c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b340:	f006 061f 	and.w	r6, r6, #31
 800b344:	fa02 f606 	lsl.w	r6, r2, r6
 800b348:	421e      	tst	r6, r3
 800b34a:	d13a      	bne.n	800b3c2 <__gethex+0x3fe>
 800b34c:	f045 0520 	orr.w	r5, r5, #32
 800b350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b352:	601c      	str	r4, [r3, #0]
 800b354:	9b02      	ldr	r3, [sp, #8]
 800b356:	601f      	str	r7, [r3, #0]
 800b358:	e6b0      	b.n	800b0bc <__gethex+0xf8>
 800b35a:	4299      	cmp	r1, r3
 800b35c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b360:	d8d9      	bhi.n	800b316 <__gethex+0x352>
 800b362:	68a3      	ldr	r3, [r4, #8]
 800b364:	459b      	cmp	fp, r3
 800b366:	db17      	blt.n	800b398 <__gethex+0x3d4>
 800b368:	6861      	ldr	r1, [r4, #4]
 800b36a:	9801      	ldr	r0, [sp, #4]
 800b36c:	3101      	adds	r1, #1
 800b36e:	f7fd fe4b 	bl	8009008 <_Balloc>
 800b372:	4681      	mov	r9, r0
 800b374:	b918      	cbnz	r0, 800b37e <__gethex+0x3ba>
 800b376:	4b1a      	ldr	r3, [pc, #104]	@ (800b3e0 <__gethex+0x41c>)
 800b378:	4602      	mov	r2, r0
 800b37a:	2184      	movs	r1, #132	@ 0x84
 800b37c:	e6c5      	b.n	800b10a <__gethex+0x146>
 800b37e:	6922      	ldr	r2, [r4, #16]
 800b380:	3202      	adds	r2, #2
 800b382:	f104 010c 	add.w	r1, r4, #12
 800b386:	0092      	lsls	r2, r2, #2
 800b388:	300c      	adds	r0, #12
 800b38a:	f7fc fedc 	bl	8008146 <memcpy>
 800b38e:	4621      	mov	r1, r4
 800b390:	9801      	ldr	r0, [sp, #4]
 800b392:	f7fd fe79 	bl	8009088 <_Bfree>
 800b396:	464c      	mov	r4, r9
 800b398:	6923      	ldr	r3, [r4, #16]
 800b39a:	1c5a      	adds	r2, r3, #1
 800b39c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3a0:	6122      	str	r2, [r4, #16]
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	615a      	str	r2, [r3, #20]
 800b3a6:	e7be      	b.n	800b326 <__gethex+0x362>
 800b3a8:	6922      	ldr	r2, [r4, #16]
 800b3aa:	455a      	cmp	r2, fp
 800b3ac:	dd0b      	ble.n	800b3c6 <__gethex+0x402>
 800b3ae:	2101      	movs	r1, #1
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f7ff fd9f 	bl	800aef4 <rshift>
 800b3b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b3ba:	3701      	adds	r7, #1
 800b3bc:	42bb      	cmp	r3, r7
 800b3be:	f6ff aee0 	blt.w	800b182 <__gethex+0x1be>
 800b3c2:	2501      	movs	r5, #1
 800b3c4:	e7c2      	b.n	800b34c <__gethex+0x388>
 800b3c6:	f016 061f 	ands.w	r6, r6, #31
 800b3ca:	d0fa      	beq.n	800b3c2 <__gethex+0x3fe>
 800b3cc:	4453      	add	r3, sl
 800b3ce:	f1c6 0620 	rsb	r6, r6, #32
 800b3d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b3d6:	f7fd ff09 	bl	80091ec <__hi0bits>
 800b3da:	42b0      	cmp	r0, r6
 800b3dc:	dbe7      	blt.n	800b3ae <__gethex+0x3ea>
 800b3de:	e7f0      	b.n	800b3c2 <__gethex+0x3fe>
 800b3e0:	0800b881 	.word	0x0800b881

0800b3e4 <L_shift>:
 800b3e4:	f1c2 0208 	rsb	r2, r2, #8
 800b3e8:	0092      	lsls	r2, r2, #2
 800b3ea:	b570      	push	{r4, r5, r6, lr}
 800b3ec:	f1c2 0620 	rsb	r6, r2, #32
 800b3f0:	6843      	ldr	r3, [r0, #4]
 800b3f2:	6804      	ldr	r4, [r0, #0]
 800b3f4:	fa03 f506 	lsl.w	r5, r3, r6
 800b3f8:	432c      	orrs	r4, r5
 800b3fa:	40d3      	lsrs	r3, r2
 800b3fc:	6004      	str	r4, [r0, #0]
 800b3fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800b402:	4288      	cmp	r0, r1
 800b404:	d3f4      	bcc.n	800b3f0 <L_shift+0xc>
 800b406:	bd70      	pop	{r4, r5, r6, pc}

0800b408 <__match>:
 800b408:	b530      	push	{r4, r5, lr}
 800b40a:	6803      	ldr	r3, [r0, #0]
 800b40c:	3301      	adds	r3, #1
 800b40e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b412:	b914      	cbnz	r4, 800b41a <__match+0x12>
 800b414:	6003      	str	r3, [r0, #0]
 800b416:	2001      	movs	r0, #1
 800b418:	bd30      	pop	{r4, r5, pc}
 800b41a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b41e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b422:	2d19      	cmp	r5, #25
 800b424:	bf98      	it	ls
 800b426:	3220      	addls	r2, #32
 800b428:	42a2      	cmp	r2, r4
 800b42a:	d0f0      	beq.n	800b40e <__match+0x6>
 800b42c:	2000      	movs	r0, #0
 800b42e:	e7f3      	b.n	800b418 <__match+0x10>

0800b430 <__hexnan>:
 800b430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b434:	680b      	ldr	r3, [r1, #0]
 800b436:	6801      	ldr	r1, [r0, #0]
 800b438:	115e      	asrs	r6, r3, #5
 800b43a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b43e:	f013 031f 	ands.w	r3, r3, #31
 800b442:	b087      	sub	sp, #28
 800b444:	bf18      	it	ne
 800b446:	3604      	addne	r6, #4
 800b448:	2500      	movs	r5, #0
 800b44a:	1f37      	subs	r7, r6, #4
 800b44c:	4682      	mov	sl, r0
 800b44e:	4690      	mov	r8, r2
 800b450:	9301      	str	r3, [sp, #4]
 800b452:	f846 5c04 	str.w	r5, [r6, #-4]
 800b456:	46b9      	mov	r9, r7
 800b458:	463c      	mov	r4, r7
 800b45a:	9502      	str	r5, [sp, #8]
 800b45c:	46ab      	mov	fp, r5
 800b45e:	784a      	ldrb	r2, [r1, #1]
 800b460:	1c4b      	adds	r3, r1, #1
 800b462:	9303      	str	r3, [sp, #12]
 800b464:	b342      	cbz	r2, 800b4b8 <__hexnan+0x88>
 800b466:	4610      	mov	r0, r2
 800b468:	9105      	str	r1, [sp, #20]
 800b46a:	9204      	str	r2, [sp, #16]
 800b46c:	f7ff fd94 	bl	800af98 <__hexdig_fun>
 800b470:	2800      	cmp	r0, #0
 800b472:	d151      	bne.n	800b518 <__hexnan+0xe8>
 800b474:	9a04      	ldr	r2, [sp, #16]
 800b476:	9905      	ldr	r1, [sp, #20]
 800b478:	2a20      	cmp	r2, #32
 800b47a:	d818      	bhi.n	800b4ae <__hexnan+0x7e>
 800b47c:	9b02      	ldr	r3, [sp, #8]
 800b47e:	459b      	cmp	fp, r3
 800b480:	dd13      	ble.n	800b4aa <__hexnan+0x7a>
 800b482:	454c      	cmp	r4, r9
 800b484:	d206      	bcs.n	800b494 <__hexnan+0x64>
 800b486:	2d07      	cmp	r5, #7
 800b488:	dc04      	bgt.n	800b494 <__hexnan+0x64>
 800b48a:	462a      	mov	r2, r5
 800b48c:	4649      	mov	r1, r9
 800b48e:	4620      	mov	r0, r4
 800b490:	f7ff ffa8 	bl	800b3e4 <L_shift>
 800b494:	4544      	cmp	r4, r8
 800b496:	d952      	bls.n	800b53e <__hexnan+0x10e>
 800b498:	2300      	movs	r3, #0
 800b49a:	f1a4 0904 	sub.w	r9, r4, #4
 800b49e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4a2:	f8cd b008 	str.w	fp, [sp, #8]
 800b4a6:	464c      	mov	r4, r9
 800b4a8:	461d      	mov	r5, r3
 800b4aa:	9903      	ldr	r1, [sp, #12]
 800b4ac:	e7d7      	b.n	800b45e <__hexnan+0x2e>
 800b4ae:	2a29      	cmp	r2, #41	@ 0x29
 800b4b0:	d157      	bne.n	800b562 <__hexnan+0x132>
 800b4b2:	3102      	adds	r1, #2
 800b4b4:	f8ca 1000 	str.w	r1, [sl]
 800b4b8:	f1bb 0f00 	cmp.w	fp, #0
 800b4bc:	d051      	beq.n	800b562 <__hexnan+0x132>
 800b4be:	454c      	cmp	r4, r9
 800b4c0:	d206      	bcs.n	800b4d0 <__hexnan+0xa0>
 800b4c2:	2d07      	cmp	r5, #7
 800b4c4:	dc04      	bgt.n	800b4d0 <__hexnan+0xa0>
 800b4c6:	462a      	mov	r2, r5
 800b4c8:	4649      	mov	r1, r9
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f7ff ff8a 	bl	800b3e4 <L_shift>
 800b4d0:	4544      	cmp	r4, r8
 800b4d2:	d936      	bls.n	800b542 <__hexnan+0x112>
 800b4d4:	f1a8 0204 	sub.w	r2, r8, #4
 800b4d8:	4623      	mov	r3, r4
 800b4da:	f853 1b04 	ldr.w	r1, [r3], #4
 800b4de:	f842 1f04 	str.w	r1, [r2, #4]!
 800b4e2:	429f      	cmp	r7, r3
 800b4e4:	d2f9      	bcs.n	800b4da <__hexnan+0xaa>
 800b4e6:	1b3b      	subs	r3, r7, r4
 800b4e8:	f023 0303 	bic.w	r3, r3, #3
 800b4ec:	3304      	adds	r3, #4
 800b4ee:	3401      	adds	r4, #1
 800b4f0:	3e03      	subs	r6, #3
 800b4f2:	42b4      	cmp	r4, r6
 800b4f4:	bf88      	it	hi
 800b4f6:	2304      	movhi	r3, #4
 800b4f8:	4443      	add	r3, r8
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f843 2b04 	str.w	r2, [r3], #4
 800b500:	429f      	cmp	r7, r3
 800b502:	d2fb      	bcs.n	800b4fc <__hexnan+0xcc>
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	b91b      	cbnz	r3, 800b510 <__hexnan+0xe0>
 800b508:	4547      	cmp	r7, r8
 800b50a:	d128      	bne.n	800b55e <__hexnan+0x12e>
 800b50c:	2301      	movs	r3, #1
 800b50e:	603b      	str	r3, [r7, #0]
 800b510:	2005      	movs	r0, #5
 800b512:	b007      	add	sp, #28
 800b514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b518:	3501      	adds	r5, #1
 800b51a:	2d08      	cmp	r5, #8
 800b51c:	f10b 0b01 	add.w	fp, fp, #1
 800b520:	dd06      	ble.n	800b530 <__hexnan+0x100>
 800b522:	4544      	cmp	r4, r8
 800b524:	d9c1      	bls.n	800b4aa <__hexnan+0x7a>
 800b526:	2300      	movs	r3, #0
 800b528:	f844 3c04 	str.w	r3, [r4, #-4]
 800b52c:	2501      	movs	r5, #1
 800b52e:	3c04      	subs	r4, #4
 800b530:	6822      	ldr	r2, [r4, #0]
 800b532:	f000 000f 	and.w	r0, r0, #15
 800b536:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b53a:	6020      	str	r0, [r4, #0]
 800b53c:	e7b5      	b.n	800b4aa <__hexnan+0x7a>
 800b53e:	2508      	movs	r5, #8
 800b540:	e7b3      	b.n	800b4aa <__hexnan+0x7a>
 800b542:	9b01      	ldr	r3, [sp, #4]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d0dd      	beq.n	800b504 <__hexnan+0xd4>
 800b548:	f1c3 0320 	rsb	r3, r3, #32
 800b54c:	f04f 32ff 	mov.w	r2, #4294967295
 800b550:	40da      	lsrs	r2, r3
 800b552:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b556:	4013      	ands	r3, r2
 800b558:	f846 3c04 	str.w	r3, [r6, #-4]
 800b55c:	e7d2      	b.n	800b504 <__hexnan+0xd4>
 800b55e:	3f04      	subs	r7, #4
 800b560:	e7d0      	b.n	800b504 <__hexnan+0xd4>
 800b562:	2004      	movs	r0, #4
 800b564:	e7d5      	b.n	800b512 <__hexnan+0xe2>

0800b566 <__ascii_mbtowc>:
 800b566:	b082      	sub	sp, #8
 800b568:	b901      	cbnz	r1, 800b56c <__ascii_mbtowc+0x6>
 800b56a:	a901      	add	r1, sp, #4
 800b56c:	b142      	cbz	r2, 800b580 <__ascii_mbtowc+0x1a>
 800b56e:	b14b      	cbz	r3, 800b584 <__ascii_mbtowc+0x1e>
 800b570:	7813      	ldrb	r3, [r2, #0]
 800b572:	600b      	str	r3, [r1, #0]
 800b574:	7812      	ldrb	r2, [r2, #0]
 800b576:	1e10      	subs	r0, r2, #0
 800b578:	bf18      	it	ne
 800b57a:	2001      	movne	r0, #1
 800b57c:	b002      	add	sp, #8
 800b57e:	4770      	bx	lr
 800b580:	4610      	mov	r0, r2
 800b582:	e7fb      	b.n	800b57c <__ascii_mbtowc+0x16>
 800b584:	f06f 0001 	mvn.w	r0, #1
 800b588:	e7f8      	b.n	800b57c <__ascii_mbtowc+0x16>

0800b58a <_realloc_r>:
 800b58a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b58e:	4680      	mov	r8, r0
 800b590:	4615      	mov	r5, r2
 800b592:	460c      	mov	r4, r1
 800b594:	b921      	cbnz	r1, 800b5a0 <_realloc_r+0x16>
 800b596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b59a:	4611      	mov	r1, r2
 800b59c:	f7fd bca8 	b.w	8008ef0 <_malloc_r>
 800b5a0:	b92a      	cbnz	r2, 800b5ae <_realloc_r+0x24>
 800b5a2:	f7fd fc31 	bl	8008e08 <_free_r>
 800b5a6:	2400      	movs	r4, #0
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5ae:	f000 f840 	bl	800b632 <_malloc_usable_size_r>
 800b5b2:	4285      	cmp	r5, r0
 800b5b4:	4606      	mov	r6, r0
 800b5b6:	d802      	bhi.n	800b5be <_realloc_r+0x34>
 800b5b8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5bc:	d8f4      	bhi.n	800b5a8 <_realloc_r+0x1e>
 800b5be:	4629      	mov	r1, r5
 800b5c0:	4640      	mov	r0, r8
 800b5c2:	f7fd fc95 	bl	8008ef0 <_malloc_r>
 800b5c6:	4607      	mov	r7, r0
 800b5c8:	2800      	cmp	r0, #0
 800b5ca:	d0ec      	beq.n	800b5a6 <_realloc_r+0x1c>
 800b5cc:	42b5      	cmp	r5, r6
 800b5ce:	462a      	mov	r2, r5
 800b5d0:	4621      	mov	r1, r4
 800b5d2:	bf28      	it	cs
 800b5d4:	4632      	movcs	r2, r6
 800b5d6:	f7fc fdb6 	bl	8008146 <memcpy>
 800b5da:	4621      	mov	r1, r4
 800b5dc:	4640      	mov	r0, r8
 800b5de:	f7fd fc13 	bl	8008e08 <_free_r>
 800b5e2:	463c      	mov	r4, r7
 800b5e4:	e7e0      	b.n	800b5a8 <_realloc_r+0x1e>

0800b5e6 <__ascii_wctomb>:
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	4608      	mov	r0, r1
 800b5ea:	b141      	cbz	r1, 800b5fe <__ascii_wctomb+0x18>
 800b5ec:	2aff      	cmp	r2, #255	@ 0xff
 800b5ee:	d904      	bls.n	800b5fa <__ascii_wctomb+0x14>
 800b5f0:	228a      	movs	r2, #138	@ 0x8a
 800b5f2:	601a      	str	r2, [r3, #0]
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f8:	4770      	bx	lr
 800b5fa:	700a      	strb	r2, [r1, #0]
 800b5fc:	2001      	movs	r0, #1
 800b5fe:	4770      	bx	lr

0800b600 <fiprintf>:
 800b600:	b40e      	push	{r1, r2, r3}
 800b602:	b503      	push	{r0, r1, lr}
 800b604:	4601      	mov	r1, r0
 800b606:	ab03      	add	r3, sp, #12
 800b608:	4805      	ldr	r0, [pc, #20]	@ (800b620 <fiprintf+0x20>)
 800b60a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b60e:	6800      	ldr	r0, [r0, #0]
 800b610:	9301      	str	r3, [sp, #4]
 800b612:	f7ff f9b1 	bl	800a978 <_vfiprintf_r>
 800b616:	b002      	add	sp, #8
 800b618:	f85d eb04 	ldr.w	lr, [sp], #4
 800b61c:	b003      	add	sp, #12
 800b61e:	4770      	bx	lr
 800b620:	2000001c 	.word	0x2000001c

0800b624 <abort>:
 800b624:	b508      	push	{r3, lr}
 800b626:	2006      	movs	r0, #6
 800b628:	f000 f834 	bl	800b694 <raise>
 800b62c:	2001      	movs	r0, #1
 800b62e:	f7f6 fc69 	bl	8001f04 <_exit>

0800b632 <_malloc_usable_size_r>:
 800b632:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b636:	1f18      	subs	r0, r3, #4
 800b638:	2b00      	cmp	r3, #0
 800b63a:	bfbc      	itt	lt
 800b63c:	580b      	ldrlt	r3, [r1, r0]
 800b63e:	18c0      	addlt	r0, r0, r3
 800b640:	4770      	bx	lr

0800b642 <_raise_r>:
 800b642:	291f      	cmp	r1, #31
 800b644:	b538      	push	{r3, r4, r5, lr}
 800b646:	4605      	mov	r5, r0
 800b648:	460c      	mov	r4, r1
 800b64a:	d904      	bls.n	800b656 <_raise_r+0x14>
 800b64c:	2316      	movs	r3, #22
 800b64e:	6003      	str	r3, [r0, #0]
 800b650:	f04f 30ff 	mov.w	r0, #4294967295
 800b654:	bd38      	pop	{r3, r4, r5, pc}
 800b656:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b658:	b112      	cbz	r2, 800b660 <_raise_r+0x1e>
 800b65a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b65e:	b94b      	cbnz	r3, 800b674 <_raise_r+0x32>
 800b660:	4628      	mov	r0, r5
 800b662:	f000 f831 	bl	800b6c8 <_getpid_r>
 800b666:	4622      	mov	r2, r4
 800b668:	4601      	mov	r1, r0
 800b66a:	4628      	mov	r0, r5
 800b66c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b670:	f000 b818 	b.w	800b6a4 <_kill_r>
 800b674:	2b01      	cmp	r3, #1
 800b676:	d00a      	beq.n	800b68e <_raise_r+0x4c>
 800b678:	1c59      	adds	r1, r3, #1
 800b67a:	d103      	bne.n	800b684 <_raise_r+0x42>
 800b67c:	2316      	movs	r3, #22
 800b67e:	6003      	str	r3, [r0, #0]
 800b680:	2001      	movs	r0, #1
 800b682:	e7e7      	b.n	800b654 <_raise_r+0x12>
 800b684:	2100      	movs	r1, #0
 800b686:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b68a:	4620      	mov	r0, r4
 800b68c:	4798      	blx	r3
 800b68e:	2000      	movs	r0, #0
 800b690:	e7e0      	b.n	800b654 <_raise_r+0x12>
	...

0800b694 <raise>:
 800b694:	4b02      	ldr	r3, [pc, #8]	@ (800b6a0 <raise+0xc>)
 800b696:	4601      	mov	r1, r0
 800b698:	6818      	ldr	r0, [r3, #0]
 800b69a:	f7ff bfd2 	b.w	800b642 <_raise_r>
 800b69e:	bf00      	nop
 800b6a0:	2000001c 	.word	0x2000001c

0800b6a4 <_kill_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4d07      	ldr	r5, [pc, #28]	@ (800b6c4 <_kill_r+0x20>)
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	4608      	mov	r0, r1
 800b6ae:	4611      	mov	r1, r2
 800b6b0:	602b      	str	r3, [r5, #0]
 800b6b2:	f7f6 fc17 	bl	8001ee4 <_kill>
 800b6b6:	1c43      	adds	r3, r0, #1
 800b6b8:	d102      	bne.n	800b6c0 <_kill_r+0x1c>
 800b6ba:	682b      	ldr	r3, [r5, #0]
 800b6bc:	b103      	cbz	r3, 800b6c0 <_kill_r+0x1c>
 800b6be:	6023      	str	r3, [r4, #0]
 800b6c0:	bd38      	pop	{r3, r4, r5, pc}
 800b6c2:	bf00      	nop
 800b6c4:	200044a0 	.word	0x200044a0

0800b6c8 <_getpid_r>:
 800b6c8:	f7f6 bc04 	b.w	8001ed4 <_getpid>

0800b6cc <_init>:
 800b6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ce:	bf00      	nop
 800b6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6d2:	bc08      	pop	{r3}
 800b6d4:	469e      	mov	lr, r3
 800b6d6:	4770      	bx	lr

0800b6d8 <_fini>:
 800b6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6da:	bf00      	nop
 800b6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6de:	bc08      	pop	{r3}
 800b6e0:	469e      	mov	lr, r3
 800b6e2:	4770      	bx	lr
