{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482528298295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482528298323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 13:24:57 2016 " "Processing started: Fri Dec 23 13:24:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482528298323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528298323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528298323 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1482528299985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-rtl " "Found design unit 1: in_FSM-rtl" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359757 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528359757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcv-toplevel " "Found design unit 1: Rcv-toplevel" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcv " "Found entity 1: Rcv" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528359761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_detector-struct " "Found design unit 1: sequence_detector-struct" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359766 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector " "Found entity 1: sequence_detector" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528359766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359772 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_8 " "Found entity 1: FIFO_8" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528359772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_4_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_4_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_4_to_8-SYN " "Found design unit 1: fifo_4_to_8-SYN" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359777 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_4_to_8 " "Found entity 1: FIFO_4_to_8" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482528359777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528359777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_FSM " "Elaborating entity \"in_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482528359919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_out in_FSM.vhd(13) " "VHDL Signal Declaration warning at in_FSM.vhd(13): used implicit default value for signal \"start_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359923 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stop_out in_FSM.vhd(14) " "VHDL Signal Declaration warning at in_FSM.vhd(14): used implicit default value for signal \"stop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359923 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_out in_FSM.vhd(15) " "VHDL Signal Declaration warning at in_FSM.vhd(15): used implicit default value for signal \"wren_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359923 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_out in_FSM.vhd(16) " "VHDL Signal Declaration warning at in_FSM.vhd(16): used implicit default value for signal \"valid_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359924 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_state in_FSM.vhd(22) " "Verilog HDL or VHDL warning at in_FSM.vhd(22): object \"my_state\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1482528359924 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRC_detected in_FSM.vhd(40) " "VHDL Signal Declaration warning at in_FSM.vhd(40): used implicit default value for signal \"CRC_detected\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359925 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRC_valid in_FSM.vhd(41) " "VHDL Signal Declaration warning at in_FSM.vhd(41): used implicit default value for signal \"CRC_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482528359925 "|in_FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count in_FSM.vhd(50) " "VHDL Process Statement warning at in_FSM.vhd(50): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1482528359926 "|in_FSM"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 4 in_FSM.vhd(71) " "VHDL expression error at in_FSM.vhd(71): expression has 9 elements, but must have 4 elements" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 71 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1482528359928 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482528359930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482528360464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 23 13:26:00 2016 " "Processing ended: Fri Dec 23 13:26:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482528360464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482528360464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482528360464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482528360464 ""}
