Actel Designer Software
Version: 11.0.0.23
Release: v11.0

Info: The design controller.adb was last modified by software version 11.0.0.23.
Opened an existing Libero design controller.adb.
'BA_NAME' set to 'controller_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'N:\373\controller\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   N:\373\controller\synthesis\controller.edn

The Import command succeeded ( 00:00:01 )
=====================================================================
Parameters used to run compile:
===============================

Family      : SmartFusion
Device      : A2F200M3F
Package     : 484 FBGA
Source      : N:\373\controller\synthesis\controller.edn
Format      : EDIF
Topcell     : controller
Speed grade : -1
Temp        : 0:25:85
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net controller_MSS_0/MSS_CCC_0/I_MSSCCC_GLB drives no load.
Warning: CMP201: Net controller_MSS_0/MSS_CCC_0/I_MSSCCC_GLC drives no load.
Warning: CMP201: Net controller_MSS_0/MSS_CCC_0/I_MSSCCC_LOCK drives no load.
Warning: CMP201: Net controller_MSS_0/MSS_CCC_0/I_MSSCCC_YB drives no load.
Warning: CMP201: Net controller_MSS_0/MSS_CCC_0/I_MSSCCC_YC drives no load.
Warning: Top level port MSS_RESET_N is not connected to any IO pad
Warning: Top level port contRead is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        2

    Total macros optimized  2

There were 0 error(s) and 7 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:     38  Total:   4608   (0.82%)
    Fabric IO (W/ clocks)      Used:      2  Total:     94   (2.13%)
    Fabric Differential IO     Used:      0  Total:     47   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     32   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     15   (6.67%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    On-chip RC oscillator      Used:      1  Total:      1   (100.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 3  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)
    MSS global      | 0      | 3  (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 27           | 27
    SEQ     | 11           | 11

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 0             | 0            | 0
    Output I/O                    | 2             | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 0     | 2      | 0

I/O Placement:

    Locked  :   2 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    10      CLK_NET       Net   : FAB_CLK
                          Driver: controller_MSS_0/MSS_CCC_0/I_MSSCCC
                          Source: ESSENTIAL
    2       INT_NET       Net   : contCLK_c
                          Driver: controller_interface_0/c1/divCLK_RNIGEL5/U_CLKSRC
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : controller_interface_0/c1/count[3]
                          Driver: controller_interface_0/c1/count[3]
    6       INT_NET       Net   : controller_interface_0/c1/count[4]
                          Driver: controller_interface_0/c1/count[4]
    5       INT_NET       Net   : controller_interface_0/c1/count[0]
                          Driver: controller_interface_0/c1/count[0]
    5       INT_NET       Net   : controller_interface_0/c1/DWACT_FINC_E[0]
                          Driver: controller_interface_0/c1/count_2_I_10
    5       INT_NET       Net   : controller_interface_0/c1/count[6]
                          Driver: controller_interface_0/c1/count[6]
    5       INT_NET       Net   : controller_interface_0/c1/count[5]
                          Driver: controller_interface_0/c1/count[5]
    4       INT_NET       Net   : controller_interface_0/c1/count[1]
                          Driver: controller_interface_0/c1/count[1]
    4       INT_NET       Net   : controller_interface_0/c1/un1_countlto8_0
                          Driver: controller_interface_0/c1/count_RNINJ8P[8]
    4       INT_NET       Net   : controller_interface_0/c1/count[7]
                          Driver: controller_interface_0/c1/count[7]
    4       INT_NET       Net   : controller_interface_0/c1/un1_countlt8
                          Driver: controller_interface_0/c1/count_RNIRLS51[5]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : controller_interface_0/c1/count[3]
                          Driver: controller_interface_0/c1/count[3]
    6       INT_NET       Net   : controller_interface_0/c1/count[4]
                          Driver: controller_interface_0/c1/count[4]
    5       INT_NET       Net   : controller_interface_0/c1/count[0]
                          Driver: controller_interface_0/c1/count[0]
    5       INT_NET       Net   : controller_interface_0/c1/DWACT_FINC_E[0]
                          Driver: controller_interface_0/c1/count_2_I_10
    5       INT_NET       Net   : controller_interface_0/c1/count[6]
                          Driver: controller_interface_0/c1/count[6]
    5       INT_NET       Net   : controller_interface_0/c1/count[5]
                          Driver: controller_interface_0/c1/count[5]
    4       INT_NET       Net   : controller_interface_0/c1/count[1]
                          Driver: controller_interface_0/c1/count[1]
    4       INT_NET       Net   : controller_interface_0/c1/un1_countlto8_0
                          Driver: controller_interface_0/c1/count_RNINJ8P[8]
    4       INT_NET       Net   : controller_interface_0/c1/count[7]
                          Driver: controller_interface_0/c1/count[7]
    4       INT_NET       Net   : controller_interface_0/c1/un1_countlt8
                          Driver: controller_interface_0/c1/count_RNIRLS51[5]

The Compile command succeeded ( 00:00:02 )
Wrote status report to file: controller_compile_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file N:\373\controller\designer\impl1\controller.adb.

The Execute Script command succeeded ( 00:00:07 )
Design closed.

