# FPGA Source Code

FPGA(Xilinx Artix-7 XC7A35T) ê´€ë ¨ ì†ŒìŠ¤ ì½”ë“œ ë° IP ì„¤ì •

## ğŸ“ í´ë” êµ¬ì¡°

```
fpga/
â”œâ”€â”€ rtl/          Verilog/VHDL RTL ì½”ë“œ
â”œâ”€â”€ ip/           Vivado IP ì„¤ì • íŒŒì¼ (TCL ìŠ¤í¬ë¦½íŠ¸)
â”œâ”€â”€ constraints/  ì œì•½ íŒŒì¼ (XDC)
â””â”€â”€ sim/          í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë° ì‹œë®¬ë ˆì´ì…˜
```

## ğŸ“ ì£¼ìš” ëª¨ë“ˆ

### rtl/
- `data_pack_16to8.v` - 16-bit â†’ 8-bit ë°ì´í„° íŒ¨í‚¹ ëª¨ë“ˆ
- `mipi_csi2_tx_fsm.v` - MIPI CSI-2 TX FSM
- `frame_generator.v` - ê°€ìƒ í”„ë ˆì„ ìƒì„± (16ì¤„ ë°˜ë³µ)
- `top.v` - Top ëª¨ë“ˆ

### ip/
- `mipi_csi2_tx_setup.tcl` - MIPI CSI-2 TX Subsystem IP ì„¤ì •

### constraints/
- `pins.xdc` - í•€ ë§µí•‘
- `timing.xdc` - íƒ€ì´ë° ì œì•½

### sim/
- `tb_data_pack.v` - ë°ì´í„° íŒ¨í‚¹ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- `tb_fsm.v` - FSM í…ŒìŠ¤íŠ¸ë²¤ì¹˜

## ğŸ¯ ê°œë°œ ê°€ì´ë“œ

ë¬¸ì„œ: [agent-guide/agent-prompts.md](../agent-guide/agent-prompts.md) ì°¸ì¡°
