// Programs
0;CONFIG0.RES0.INSTANCE0;PROGRAM0;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;PROGRAM0;
1;VAR;CONFIG0.RES0.INSTANCE0.SENSOR_IR;CONFIG0.RES0.INSTANCE0.SENSOR_IR;BOOL;
2;VAR;CONFIG0.RES0.INSTANCE0.SWITCH;CONFIG0.RES0.INSTANCE0.SWITCH;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.POS_X;CONFIG0.RES0.INSTANCE0.POS_X;UINT;
4;VAR;CONFIG0.RES0.INSTANCE0.POS_Y;CONFIG0.RES0.INSTANCE0.POS_Y;UINT;
5;VAR;CONFIG0.RES0.INSTANCE0.LED;CONFIG0.RES0.INSTANCE0.LED;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.RELE;CONFIG0.RES0.INSTANCE0.RELE;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.BOCINA;CONFIG0.RES0.INSTANCE0.BOCINA;BOOL;
8;FB;CONFIG0.RES0.INSTANCE0.SR0;CONFIG0.RES0.INSTANCE0.SR0;SR;
9;VAR;CONFIG0.RES0.INSTANCE0.SR0.EN;CONFIG0.RES0.INSTANCE0.SR0.EN;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.SR0.ENO;CONFIG0.RES0.INSTANCE0.SR0.ENO;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.SR0.S1;CONFIG0.RES0.INSTANCE0.SR0.S1;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.SR0.R;CONFIG0.RES0.INSTANCE0.SR0.R;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.SR0.Q1;CONFIG0.RES0.INSTANCE0.SR0.Q1;BOOL;
14;FB;CONFIG0.RES0.INSTANCE0.R_TRIG0;CONFIG0.RES0.INSTANCE0.R_TRIG0;R_TRIG;
15;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG0.EN;CONFIG0.RES0.INSTANCE0.R_TRIG0.EN;BOOL;
16;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG0.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG0.ENO;BOOL;
17;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG0.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG0.CLK;BOOL;
18;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG0.Q;CONFIG0.RES0.INSTANCE0.R_TRIG0.Q;BOOL;
19;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG0.M;CONFIG0.RES0.INSTANCE0.R_TRIG0.M;BOOL;
20;FB;CONFIG0.RES0.INSTANCE0.TP0;CONFIG0.RES0.INSTANCE0.TP0;TP;
21;VAR;CONFIG0.RES0.INSTANCE0.TP0.EN;CONFIG0.RES0.INSTANCE0.TP0.EN;BOOL;
22;VAR;CONFIG0.RES0.INSTANCE0.TP0.ENO;CONFIG0.RES0.INSTANCE0.TP0.ENO;BOOL;
23;VAR;CONFIG0.RES0.INSTANCE0.TP0.IN;CONFIG0.RES0.INSTANCE0.TP0.IN;BOOL;
24;VAR;CONFIG0.RES0.INSTANCE0.TP0.PT;CONFIG0.RES0.INSTANCE0.TP0.PT;TIME;
25;VAR;CONFIG0.RES0.INSTANCE0.TP0.Q;CONFIG0.RES0.INSTANCE0.TP0.Q;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.TP0.ET;CONFIG0.RES0.INSTANCE0.TP0.ET;TIME;
27;VAR;CONFIG0.RES0.INSTANCE0.TP0.STATE;CONFIG0.RES0.INSTANCE0.TP0.STATE;SINT;
28;VAR;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;BOOL;
29;VAR;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;TIME;
30;VAR;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;TIME;
31;FB;CONFIG0.RES0.INSTANCE0.TOF0;CONFIG0.RES0.INSTANCE0.TOF0;TOF;
32;VAR;CONFIG0.RES0.INSTANCE0.TOF0.EN;CONFIG0.RES0.INSTANCE0.TOF0.EN;BOOL;
33;VAR;CONFIG0.RES0.INSTANCE0.TOF0.ENO;CONFIG0.RES0.INSTANCE0.TOF0.ENO;BOOL;
34;VAR;CONFIG0.RES0.INSTANCE0.TOF0.IN;CONFIG0.RES0.INSTANCE0.TOF0.IN;BOOL;
35;VAR;CONFIG0.RES0.INSTANCE0.TOF0.PT;CONFIG0.RES0.INSTANCE0.TOF0.PT;TIME;
36;VAR;CONFIG0.RES0.INSTANCE0.TOF0.Q;CONFIG0.RES0.INSTANCE0.TOF0.Q;BOOL;
37;VAR;CONFIG0.RES0.INSTANCE0.TOF0.ET;CONFIG0.RES0.INSTANCE0.TOF0.ET;TIME;
38;VAR;CONFIG0.RES0.INSTANCE0.TOF0.STATE;CONFIG0.RES0.INSTANCE0.TOF0.STATE;SINT;
39;VAR;CONFIG0.RES0.INSTANCE0.TOF0.PREV_IN;CONFIG0.RES0.INSTANCE0.TOF0.PREV_IN;BOOL;
40;VAR;CONFIG0.RES0.INSTANCE0.TOF0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TOF0.CURRENT_TIME;TIME;
41;VAR;CONFIG0.RES0.INSTANCE0.TOF0.START_TIME;CONFIG0.RES0.INSTANCE0.TOF0.START_TIME;TIME;
42;FB;CONFIG0.RES0.INSTANCE0.SR1;CONFIG0.RES0.INSTANCE0.SR1;SR;
43;VAR;CONFIG0.RES0.INSTANCE0.SR1.EN;CONFIG0.RES0.INSTANCE0.SR1.EN;BOOL;
44;VAR;CONFIG0.RES0.INSTANCE0.SR1.ENO;CONFIG0.RES0.INSTANCE0.SR1.ENO;BOOL;
45;VAR;CONFIG0.RES0.INSTANCE0.SR1.S1;CONFIG0.RES0.INSTANCE0.SR1.S1;BOOL;
46;VAR;CONFIG0.RES0.INSTANCE0.SR1.R;CONFIG0.RES0.INSTANCE0.SR1.R;BOOL;
47;VAR;CONFIG0.RES0.INSTANCE0.SR1.Q1;CONFIG0.RES0.INSTANCE0.SR1.Q1;BOOL;
48;FB;CONFIG0.RES0.INSTANCE0.R_TRIG1;CONFIG0.RES0.INSTANCE0.R_TRIG1;R_TRIG;
49;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;BOOL;
50;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;BOOL;
51;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;BOOL;
52;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;BOOL;
54;VAR;CONFIG0.RES0.INSTANCE0.ZM_X_LEFT;CONFIG0.RES0.INSTANCE0.ZM_X_LEFT;UINT;
55;VAR;CONFIG0.RES0.INSTANCE0.ZM_X_RIGHT;CONFIG0.RES0.INSTANCE0.ZM_X_RIGHT;UINT;
56;VAR;CONFIG0.RES0.INSTANCE0.ZM_Y_TOP;CONFIG0.RES0.INSTANCE0.ZM_Y_TOP;UINT;
57;VAR;CONFIG0.RES0.INSTANCE0.ZM_Y_BOTTOM;CONFIG0.RES0.INSTANCE0.ZM_Y_BOTTOM;UINT;
58;FB;CONFIG0.RES0.INSTANCE0.TP1;CONFIG0.RES0.INSTANCE0.TP1;TP;
59;VAR;CONFIG0.RES0.INSTANCE0.TP1.EN;CONFIG0.RES0.INSTANCE0.TP1.EN;BOOL;
60;VAR;CONFIG0.RES0.INSTANCE0.TP1.ENO;CONFIG0.RES0.INSTANCE0.TP1.ENO;BOOL;
61;VAR;CONFIG0.RES0.INSTANCE0.TP1.IN;CONFIG0.RES0.INSTANCE0.TP1.IN;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE0.TP1.PT;CONFIG0.RES0.INSTANCE0.TP1.PT;TIME;
63;VAR;CONFIG0.RES0.INSTANCE0.TP1.Q;CONFIG0.RES0.INSTANCE0.TP1.Q;BOOL;
64;VAR;CONFIG0.RES0.INSTANCE0.TP1.ET;CONFIG0.RES0.INSTANCE0.TP1.ET;TIME;
65;VAR;CONFIG0.RES0.INSTANCE0.TP1.STATE;CONFIG0.RES0.INSTANCE0.TP1.STATE;SINT;
66;VAR;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;BOOL;
67;VAR;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;TIME;
68;VAR;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;TIME;
69;FB;CONFIG0.RES0.INSTANCE0.TOF1;CONFIG0.RES0.INSTANCE0.TOF1;TOF;
70;VAR;CONFIG0.RES0.INSTANCE0.TOF1.EN;CONFIG0.RES0.INSTANCE0.TOF1.EN;BOOL;
71;VAR;CONFIG0.RES0.INSTANCE0.TOF1.ENO;CONFIG0.RES0.INSTANCE0.TOF1.ENO;BOOL;
72;VAR;CONFIG0.RES0.INSTANCE0.TOF1.IN;CONFIG0.RES0.INSTANCE0.TOF1.IN;BOOL;
73;VAR;CONFIG0.RES0.INSTANCE0.TOF1.PT;CONFIG0.RES0.INSTANCE0.TOF1.PT;TIME;
74;VAR;CONFIG0.RES0.INSTANCE0.TOF1.Q;CONFIG0.RES0.INSTANCE0.TOF1.Q;BOOL;
75;VAR;CONFIG0.RES0.INSTANCE0.TOF1.ET;CONFIG0.RES0.INSTANCE0.TOF1.ET;TIME;
76;VAR;CONFIG0.RES0.INSTANCE0.TOF1.STATE;CONFIG0.RES0.INSTANCE0.TOF1.STATE;SINT;
77;VAR;CONFIG0.RES0.INSTANCE0.TOF1.PREV_IN;CONFIG0.RES0.INSTANCE0.TOF1.PREV_IN;BOOL;
78;VAR;CONFIG0.RES0.INSTANCE0.TOF1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TOF1.CURRENT_TIME;TIME;
79;VAR;CONFIG0.RES0.INSTANCE0.TOF1.START_TIME;CONFIG0.RES0.INSTANCE0.TOF1.START_TIME;TIME;
80;VAR;CONFIG0.RES0.INSTANCE0._TMP_NOT2_OUT;CONFIG0.RES0.INSTANCE0._TMP_NOT2_OUT;BOOL;
81;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND34_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND34_OUT;BOOL;
82;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND1_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND1_OUT;BOOL;
83;VAR;CONFIG0.RES0.INSTANCE0._TMP_NOT7_OUT;CONFIG0.RES0.INSTANCE0._TMP_NOT7_OUT;BOOL;
84;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND10_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND10_OUT;BOOL;
85;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND6_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND6_OUT;BOOL;
86;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND8_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND8_OUT;BOOL;
87;VAR;CONFIG0.RES0.INSTANCE0._TMP_NOT18_OUT;CONFIG0.RES0.INSTANCE0._TMP_NOT18_OUT;BOOL;
88;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND17_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND17_OUT;BOOL;
89;VAR;CONFIG0.RES0.INSTANCE0._TMP_NOT3_OUT;CONFIG0.RES0.INSTANCE0._TMP_NOT3_OUT;BOOL;
90;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND4_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND4_OUT;BOOL;
91;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE45_OUT;CONFIG0.RES0.INSTANCE0._TMP_GE45_OUT;BOOL;
92;VAR;CONFIG0.RES0.INSTANCE0._TMP_LE44_OUT;CONFIG0.RES0.INSTANCE0._TMP_LE44_OUT;BOOL;
93;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE15_OUT;CONFIG0.RES0.INSTANCE0._TMP_GE15_OUT;BOOL;
94;VAR;CONFIG0.RES0.INSTANCE0._TMP_LE13_OUT;CONFIG0.RES0.INSTANCE0._TMP_LE13_OUT;BOOL;
95;VAR;CONFIG0.RES0.INSTANCE0._TMP_OR48_OUT;CONFIG0.RES0.INSTANCE0._TMP_OR48_OUT;BOOL;
96;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND11_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND11_OUT;BOOL;
97;VAR;CONFIG0.RES0.INSTANCE0._TMP_NOT25_OUT;CONFIG0.RES0.INSTANCE0._TMP_NOT25_OUT;BOOL;
98;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND23_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND23_OUT;BOOL;
99;VAR;CONFIG0.RES0.INSTANCE0._TMP_OR22_OUT;CONFIG0.RES0.INSTANCE0._TMP_OR22_OUT;BOOL;


// Ticktime
20000000
