# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test.srcs/sources_1/new/ANDGATE.vhd" \
"../../../../test.srcs/sim_1/new/SIM_AND.vhd" \

# Do not sort compile order
nosort
