
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/tansei/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.973 ; gain = 70.027 ; free physical = 2923 ; free virtual = 24279
Command: synth_design -top design_1_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8174 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1334.215 ; gain = 51.996 ; free physical = 2817 ; free virtual = 24173
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (1#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/synth/design_1.v:79]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (2#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (3#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0' (4#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_core_wrapper_0_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_core_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_core_wrapper_0_0' (5#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_core_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_map_wrapper_0_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_map_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_map_wrapper_0_0' (6#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_map_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (7#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' requires 10 connections, but only 6 given [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/synth/design_1.v:151]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_wrapper_0_0' [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_wrapper_0_0' (8#1) [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/realtime/design_1_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1375.746 ; gain = 93.527 ; free physical = 2831 ; free virtual = 24187
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1375.746 ; gain = 93.527 ; free physical = 2830 ; free virtual = 24186
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp8/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp8/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp9/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp9/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp10/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp10/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp11/design_1_core_wrapper_0_0_in_context.xdc] for cell 'design_1_i/core_wrapper_0'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp11/design_1_core_wrapper_0_0_in_context.xdc] for cell 'design_1_i/core_wrapper_0'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp12/design_1_map_wrapper_0_0_in_context.xdc] for cell 'design_1_i/map_wrapper_0'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp12/design_1_map_wrapper_0_0_in_context.xdc] for cell 'design_1_i/map_wrapper_0'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp13/design_1_uart_wrapper_0_0_in_context.xdc] for cell 'design_1_i/uart_wrapper_0'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp13/design_1_uart_wrapper_0_0_in_context.xdc] for cell 'design_1_i/uart_wrapper_0'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp15/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp15/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.srcs/constrs_1/imports/new/kcu105.xdc]
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.srcs/constrs_1/imports/new/kcu105.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tansei/pro/vivado/ethane/ethane.srcs/constrs_1/imports/new/kcu105.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.848 ; gain = 0.000 ; free physical = 2369 ; free virtual = 23726
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_uartlite_0' at clock pin 's_axi_aclk' is different from the actual clock period '9.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '9.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '9.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/rst_clk_wiz_100M' at clock pin 'slowest_sync_clk' is different from the actual clock period '9.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1860.848 ; gain = 578.629 ; free physical = 2413 ; free virtual = 23770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1860.848 ; gain = 578.629 ; free physical = 2413 ; free virtual = 23770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  /home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  /home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  /home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  /home/tansei/pro/vivado/ethane/ethane.runs/synth_1/.Xil/Vivado-8140-ispc2016/dcp14/design_1_clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/core_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/map_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/uart_wrapper_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1860.848 ; gain = 578.629 ; free physical = 2415 ; free virtual = 23772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1860.848 ; gain = 578.629 ; free physical = 2415 ; free virtual = 23772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1860.848 ; gain = 578.629 ; free physical = 2406 ; free virtual = 23762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2091.965 ; gain = 809.746 ; free physical = 2095 ; free virtual = 23451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2091.965 ; gain = 809.746 ; free physical = 2094 ; free virtual = 23451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_axi_uartlite_0_0   |         1|
|2     |design_1_blk_mem_gen_0_0    |         1|
|3     |design_1_blk_mem_gen_1_0    |         1|
|4     |design_1_clk_wiz_0          |         1|
|5     |design_1_core_wrapper_0_0   |         1|
|6     |design_1_map_wrapper_0_0    |         1|
|7     |design_1_rst_clk_wiz_100M_0 |         1|
|8     |design_1_uart_wrapper_0_0   |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_uartlite_0_0   |     1|
|2     |design_1_blk_mem_gen_0_0    |     1|
|3     |design_1_blk_mem_gen_1_0    |     1|
|4     |design_1_clk_wiz_0          |     1|
|5     |design_1_core_wrapper_0_0   |     1|
|6     |design_1_map_wrapper_0_0    |     1|
|7     |design_1_rst_clk_wiz_100M_0 |     1|
|8     |design_1_uart_wrapper_0_0   |     1|
|9     |IBUF                        |     2|
|10    |OBUF                        |     9|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   405|
|2     |  design_1_i |design_1 |   394|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.980 ; gain = 818.762 ; free physical = 2093 ; free virtual = 23450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2100.980 ; gain = 333.660 ; free physical = 2114 ; free virtual = 23471
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2100.988 ; gain = 818.762 ; free physical = 2114 ; free virtual = 23471
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:29 . Memory (MB): peak = 2125.621 ; gain = 876.648 ; free physical = 2117 ; free virtual = 23472
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/tansei/pro/vivado/ethane/ethane.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2125.621 ; gain = 0.000 ; free physical = 2115 ; free virtual = 23471
INFO: [Common 17-206] Exiting Vivado at Wed Feb  6 22:15:18 2019...
