$(SANIMUT_FPGA_SOURCEDIR)/trxpc1_core.v
def_sanimut_deployment_configuration.vh
$(SANIMUT_FPGA_SOURCEDIR)/../../../ip_repo/verilog-ethernet/lib/axis/rtl/axis_fifo.v
