# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 6.4e-05 4096 4.5779e-41 1470 383872 69.7324 2111.96 2095.27 4277.02 4277.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 6.4e-05 4096 4.56109e-41 1470 383832 69.7303 2384.34 2096.69 4550.81 4550.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 6.4e-05 4096 4.56865e-41 1470 383840 69.7427 2491.79 2095.17 4656.75 4656.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 6.4e-05 4096 4.56291e-41 1470 383808 69.734 2327.07 2094.93 4491.79 4491.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 6.4e-05 4096 4.55646e-41 1470 383800 69.7451 2345.44 2096.74 4511.98 4512.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 6.4e-05 4096 4.57216e-41 1470 383824 69.7346 2402.63 2095.24 4567.65 4567.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 6.4e-05 4096 4.58141e-41 1470 383760 69.7367 2421.59 2094.96 4586.34 4586.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 6.4e-05 4096 4.58365e-41 1470 383744 69.7508 2341.72 2096.35 4507.88 4507.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 6.4e-05 4096 4.57005e-41 1470 383616 69.7422 2360.97 2096.21 4526.97 4527.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 6.4e-05 4096 4.56165e-41 1470 383600 69.7347 2501.45 2095.7 4666.94 4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 6.4e-05 4096 4.56235e-41 1470 383488 69.7272 2937.65 2094.22 5101.66 5101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 6.4e-05 4096 4.55632e-41 1470 383936 69.7407 2052.75 2097.11 4219.66 4219.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 6.4e-05 4096 4.5807e-41 1470 383920 69.7416 2068.09 2094.78 4232.67 4232.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 6.4e-05 4096 4.55912e-41 1470 383904 69.7417 2060.76 2094.81 4225.37 4225.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 6.4e-05 4096 4.56193e-41 1470 383880 69.7459 2097.91 2096.87 4264.58 4264.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 6.4e-05 4096 4.56515e-41 1470 383872 69.7507 2160.41 2096.56 4326.78 4326.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 6.4e-05 4096 4.58827e-41 1470 383832 69.7428 2420.25 2096.93 4586.97 4587.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 6.4e-05 4096 4.56347e-41 1470 383840 69.7446 2364.15 2094.91 4528.86 4528.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 6.4e-05 4096 4.59051e-41 1470 383808 69.749 2516.88 2096.75 4683.43 4683.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 6.4e-05 4096 4.57636e-41 1470 383800 69.7514 2496.75 2096.52 4663.07 4663.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 6.4e-05 4096 4.56487e-41 1470 383824 69.7467 2520.1 2096.38 4686.28 4686.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 6.4e-05 4096 4.57454e-41 1470 383760 69.7364 2486.07 2096.59 4652.45 4652.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 6.4e-05 4096 4.57524e-41 1470 383744 69.7266 2385.26 2094.11 4549.15 4549.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 6.4e-05 4096 4.57608e-41 1470 383616 69.7285 2760.05 2094.2 4924.04 4924.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 6.4e-05 4096 4.57944e-41 1470 383600 69.741 2770.77 2094.51 4935.07 4935.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 6.4e-05 4096 4.57412e-41 1470 383488 69.7283 2538.01 2095.17 4702.96 4703.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 6.4e-05 4096 4.56557e-41 1480 383872 69.7243 1946.57 2096.76 4113.11 4113.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 6.4e-05 4096 4.55912e-41 1480 383880 69.7692 2181.67 2097.39 4348.88 4348.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 6.4e-05 4096 4.56123e-41 1480 383856 69.7262 2032.56 2096.52 4198.87 4198.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 6.4e-05 4096 4.558e-41 1480 383824 69.7389 2061.99 2096.76 4228.55 4228.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 6.4e-05 4096 4.56641e-41 1480 383808 69.7468 2104.12 2094.84 4268.76 4268.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 6.4e-05 4096 4.56291e-41 1480 383832 69.7291 2549.19 2096.8 4715.77 4715.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 6.4e-05 4096 4.58281e-41 1480 383760 69.7463 1771.55 2094.52 3935.87 3935.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 6.4e-05 4096 4.56613e-41 1480 383840 69.7396 2468.42 2097.12 4635.34 4635.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 6.4e-05 4096 4.56207e-41 1480 383680 69.7452 1721.11 2096.68 3887.6 3887.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 6.4e-05 4096 4.58267e-41 1480 383808 69.7212 2320.62 2094.95 4485.34 4485.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 6.4e-05 4096 4.57748e-41 1480 383616 69.7439 1647.65 2096.22 3813.67 3813.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 6.4e-05 4096 4.55842e-41 1480 383800 69.7445 2407.84 2094.59 4572.23 4572.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 6.4e-05 4096 4.58379e-41 1480 383600 69.7345 1694.18 2094.56 3858.53 3858.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 6.4e-05 4096 4.58337e-41 1480 383712 69.7361 3074.52 2096.21 5240.52 5240.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 6.4e-05 4096 4.58799e-41 1480 383488 69.7221 2017.09 2093.71 4180.58 4180.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 6.4e-05 4096 4.56501e-41 1480 383760 69.746 2947.9 2096.85 5114.55 5114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 6.4e-05 4096 4.56711e-41 1480 383520 69.7483 1997.1 2096.27 4163.17 4163.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 6.4e-05 4096 4.55983e-41 1480 383744 69.7554 2865.63 2096.33 5031.77 5031.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 6.4e-05 4096 4.58491e-41 1480 383488 69.739 1931.11 2095.56 4096.47 4096.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 6.4e-05 4096 4.56949e-41 1480 383616 69.7508 2515.53 2096.27 4681.6 4681.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 6.4e-05 4096 4.57146e-41 1480 383232 69.7258 1750.08 2093.74 3913.61 3913.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 6.4e-05 4096 4.56767e-41 1480 383600 69.7446 2578.65 2094.26 4742.7 4742.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 6.4e-05 4096 4.57566e-41 1480 383200 69.7385 1825.84 2093.38 3989.02 3989.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 6.4e-05 4096 4.5744e-41 1488 383840 69.7386 1934.81 2096.75 4101.36 4101.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 6.4e-05 4096 4.56949e-41 1488 383840 69.7377 2038.89 2097 4205.68 4205.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 6.4e-05 4096 4.56627e-41 1488 383808 69.7328 2009.64 2096.84 4176.27 4176.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 6.4e-05 4096 4.58281e-41 1488 383712 69.758 1294.75 2096.69 3461.25 3461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 6.4e-05 4096 4.58603e-41 1488 383824 69.7467 2332.03 2095.12 4496.95 4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 6.4e-05 4096 4.56585e-41 1488 383712 69.7569 1463.74 2094.8 3628.35 3628.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 6.4e-05 4096 4.58463e-41 1488 383808 69.7337 2260.39 2095.06 4425.23 4425.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 6.4e-05 4096 4.59065e-41 1488 383744 69.7318 1501.78 2096.42 3667.99 3668.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 6.4e-05 4096 4.57846e-41 1488 383760 69.7312 2459.06 2096.56 4625.41 4625.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 6.4e-05 4096 4.58e-41 1488 383616 69.7549 1719.42 2094.77 3884 3884.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 6.4e-05 4096 4.57033e-41 1488 383760 69.7426 2340.55 2096.64 4506.99 4507.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 6.4e-05 4096 4.57146e-41 1488 383680 69.7385 1672.11 2096.64 3838.54 3838.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 6.4e-05 4096 4.55576e-41 1488 383712 69.7368 2991.71 2094.46 5155.96 5156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 6.4e-05 4096 4.5786e-41 1488 383616 69.734 1930.91 2095.95 4096.64 4096.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 6.4e-05 4096 4.56543e-41 1488 383700 69.7442 2946.28 2094.61 5110.69 5110.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 6.4e-05 4096 4.57818e-41 1488 383600 69.7548 1999.65 2094.92 4164.38 4164.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 6.4e-05 4096 4.57916e-41 1488 383712 69.7321 2890.23 2095.13 5055.15 5055.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 6.4e-05 4096 4.55646e-41 1488 383488 69.7364 1908.47 2094.27 4072.54 4072.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 6.4e-05 4096 4.58589e-41 1488 383760 69.7321 2791.12 2095.41 4956.31 4956.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 6.4e-05 4096 4.58407e-41 1488 383520 69.7419 1804.42 2094.45 3968.66 3968.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 6.4e-05 4096 4.56375e-41 1488 383744 69.7489 2672.33 2095.08 4837.22 4837.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 6.4e-05 4096 4.57538e-41 1488 383488 69.734 1806.79 2096.01 3972.59 3972.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 6.4e-05 4096 4.57986e-41 1475 383904 69.7237 2160.46 2096.65 4326.88 4326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 6.4e-05 4096 4.56879e-41 1475 383880 69.7274 1943.45 2097.01 4110.25 4110.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 6.4e-05 4096 4.57174e-41 1475 383840 69.7442 1253.58 2097.03 3420.41 3420.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 6.4e-05 4096 4.56599e-41 1475 383856 69.7217 2068.01 2094.36 4232.15 4232.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 6.4e-05 4096 4.56823e-41 1475 383808 69.716 1336.46 2095.21 3501.45 3501.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 6.4e-05 4096 4.56431e-41 1475 383880 69.7145 2220.39 2095.35 4385.51 4385.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 6.4e-05 4096 4.57692e-41 1475 383824 69.7156 1396.96 2095.28 3562 3562.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 6.4e-05 4096 4.57608e-41 1475 383872 69.7178 2306.35 2095.32 4471.44 4471.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 6.4e-05 4096 4.56501e-41 1475 383744 69.7257 1534.82 2094.54 3699.14 3699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 6.4e-05 4096 4.55702e-41 1475 383832 69.7324 2431.63 2094.55 4595.97 4596.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 6.4e-05 4096 4.58379e-41 1475 383760 69.7364 1739.19 2097.1 3906.08 3906.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 6.4e-05 4096 4.58e-41 1475 383840 69.7306 2366.29 2094.39 4530.46 4530.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 6.4e-05 4096 4.56039e-41 1475 383680 69.7119 1664.56 2096.23 3830.56 3830.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 6.4e-05 4096 4.57958e-41 1475 383808 69.7128 2888.26 2094.92 5052.96 5053.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 6.4e-05 4096 4.58617e-41 1475 383616 69.7139 1942.24 2094.64 4106.65 4106.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 6.4e-05 4096 4.56543e-41 1475 383800 69.7285 2895.48 2096.64 5061.9 5061.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 6.4e-05 4096 4.58785e-41 1475 383600 69.7221 1950.39 2095.8 4115.97 4116.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 6.4e-05 4096 4.55674e-41 1475 383824 69.7206 2796.37 2096.77 4962.91 4962.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 6.4e-05 4096 4.58463e-41 1475 383712 69.727 1837.52 2096.87 4004.17 4004.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 6.4e-05 4096 4.56921e-41 1475 383760 69.7229 2706.98 2094.82 4871.58 4871.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 6.4e-05 4096 4.59037e-41 1475 383520 69.7169 1795.31 2096.12 3961.2 3961.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 6.4e-05 4096 4.58631e-41 1475 383744 69.7242 2598.77 2114.84 4783.39 4783.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 6.4e-05 4096 4.57692e-41 1475 383488 69.7019 1848.92 2095.81 4014.49 4014.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 6.4e-05 4096 4.57174e-41 1472 383904 69.6955 1889.59 2096.72 4056.06 4056.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 6.4e-05 4096 4.5587e-41 1472 383872 69.6996 1215.67 2094.76 3380.18 3380.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 6.4e-05 4096 4.56767e-41 1472 383920 69.683 1930.91 2096.62 4097.27 4097.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 6.4e-05 4096 4.57748e-41 1472 383840 69.7015 1239.96 2094.87 3404.58 3404.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 6.4e-05 4096 4.56137e-41 1472 383904 69.691 2090.28 2096.59 4256.61 4256.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 6.4e-05 4096 4.55828e-41 1472 383808 69.6914 1334.44 2094.34 3498.53 3498.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 6.4e-05 4096 4.57734e-41 1472 383880 69.6965 2054.28 2095.27 4219.3 4219.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 6.4e-05 4096 4.5594e-41 1472 383824 69.7038 1312.75 2094.75 3477.25 3477.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 6.4e-05 4096 4.57678e-41 1472 383712 69.6906 1079.02 2096.7 3245.46 3245.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 6.4e-05 4096 4.57062e-41 1472 383872 69.7067 2099.5 2095.02 4264.28 4264.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 6.4e-05 4096 4.5587e-41 1472 383744 69.687 1422.85 2094.74 3587.33 3587.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 6.4e-05 4096 4.5779e-41 1472 383616 69.6937 1173.01 2094.64 3337.4 3337.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 6.4e-05 4096 4.56991e-41 1472 383832 69.6991 2961.73 2094.85 5126.34 5126.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 6.4e-05 4096 4.58393e-41 1472 383760 69.7061 1890.47 2094.43 4054.66 4054.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 6.4e-05 4096 4.58295e-41 1472 383616 69.6996 1542.92 2094.4 3707.08 3707.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 6.4e-05 4096 4.55772e-41 1472 383840 69.686 2773.3 2094.94 4937.98 4938.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 6.4e-05 4096 4.5587e-41 1472 383680 69.7041 1877.28 2096.39 4043.43 4043.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 6.4e-05 4096 4.58169e-41 1472 383520 69.6804 1579.63 2094.1 3743.47 3743.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 6.4e-05 4096 4.58127e-41 1472 383808 69.6874 2618.29 2094.8 4782.84 4782.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 6.4e-05 4096 4.56879e-41 1472 383616 69.6971 1704.42 2096.05 3870.22 3870.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 6.4e-05 4096 4.58533e-41 1472 383616 69.7102 1481.18 2094.34 3645.28 3645.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 6.4e-05 4096 4.58197e-41 1472 383800 69.4929 2587.62 2094.44 4751.6 4751.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 6.4e-05 4096 4.56585e-41 1472 383600 69.6822 1810.96 2095.97 3976.67 3976.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 6.4e-05 4096 4.58225e-41 1472 383400 69.634 1496.5 2095.66 3661.84 3661.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 6.4e-05 4096 4.55716e-41 1472 383824 69.6993 2514.29 2096.78 4680.83 4680.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 6.4e-05 4096 4.57552e-41 1472 383712 69.695 1759.91 2095.03 3924.69 3924.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 6.4e-05 4096 4.57005e-41 1472 383376 69.6772 1445.22 2095.34 3610.29 3610.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 6.4e-05 4096 4.55688e-41 1472 383760 69.7072 2488.88 2094.26 4652.9 4652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 6.4e-05 4096 4.573e-41 1472 383520 69.675 1761.65 2094.34 3925.72 3925.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 6.4e-05 4096 4.58351e-41 1472 383400 69.6547 1467.98 2095.82 3633.5 3633.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 6.4e-05 4096 4.55772e-41 1472 383744 69.7059 2475.25 2094.73 4639.75 4639.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 6.4e-05 4096 4.58939e-41 1472 383488 69.656 1675.44 2095.71 3840.87 3840.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 6.4e-05 4096 4.55632e-41 1472 383232 69.6932 1535.69 2093.31 3698.74 3698.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 6.4e-05 4096 4.5723e-41 1480 383872 69.7439 1929.56 2096.99 4096.35 4096.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 6.4e-05 4096 4.56599e-41 1480 383808 69.744 1238.52 2096.78 3405.1 3405.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 6.4e-05 4096 4.59065e-41 1480 383880 69.7525 2198.29 2097.08 4365.18 4365.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 6.4e-05 4096 4.56767e-41 1480 383840 69.7342 1392.23 2095.09 3557.1 3557.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 6.4e-05 4096 4.56123e-41 1480 383760 69.7354 1136.96 2096.91 3303.67 3303.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 6.4e-05 4096 4.56949e-41 1480 383856 69.7303 2022.56 2096.77 4189.12 4189.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 6.4e-05 4096 4.573e-41 1480 383808 69.7325 1320.94 2094.8 3485.52 3485.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 6.4e-05 4096 4.55702e-41 1480 383760 69.7421 1079.75 2095.53 3245.08 3245.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 6.4e-05 4096 4.56235e-41 1480 383824 69.7472 2871.79 2097.1 5038.69 5038.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 6.4e-05 4096 4.58883e-41 1480 383712 69.7342 1814.47 2096.32 3980.58 3980.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 6.4e-05 4096 4.57202e-41 1480 383712 69.7385 1473.81 2094.89 3638.49 3638.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 6.4e-05 4096 4.5559e-41 1480 383808 69.7436 2685.12 2094.58 4849.5 4849.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 6.4e-05 4096 4.58449e-41 1480 383744 69.7631 1729.76 2094.56 3894.14 3894.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 6.4e-05 4096 4.56403e-41 1480 383616 69.744 1400.64 2094.5 3564.94 3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 6.4e-05 4096 4.56053e-41 1480 383832 69.7251 2743.49 2094.46 4907.73 4907.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 6.4e-05 4096 4.58155e-41 1480 383760 69.7364 1790.84 2094.57 3955.19 3955.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 6.4e-05 4096 4.55969e-41 1480 383616 69.7522 1579.99 2094.57 3744.37 3744.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 6.4e-05 4096 4.5793e-41 1480 383616 69.7286 1405.19 2094.55 3569.53 3569.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 6.4e-05 4096 4.59093e-41 1480 383840 69.7446 2589.6 2094.88 4754.28 4754.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 6.4e-05 4096 4.56683e-41 1480 383680 69.7324 1767.76 2094.68 3932.24 3932.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 6.4e-05 4096 4.58659e-41 1480 383520 69.7272 1477.02 2094.13 3640.93 3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 6.4e-05 4096 4.58519e-41 1480 383360 69.7342 1483.75 2093.84 3647.38 3647.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 6.4e-05 4096 4.57356e-41 1480 383808 69.7364 2453.66 2095.4 4618.85 4618.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 6.4e-05 4096 4.56165e-41 1480 383616 69.7394 1736.54 2094.75 3901.09 3901.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 6.4e-05 4096 4.57244e-41 1480 383616 69.74 1433.99 2094.69 3598.47 3598.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 6.4e-05 4096 4.56137e-41 1480 383232 69.7114 1342.24 2093.44 3505.44 3505.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 6.4e-05 4096 4.56025e-41 1480 383800 69.7426 2524.17 2095.37 4689.34 4689.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 6.4e-05 4096 4.56291e-41 1480 383600 69.7424 1718.4 2096.01 3884.2 3884.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 6.4e-05 4096 4.58028e-41 1480 383400 69.7223 1531.07 2094.23 3695.08 3695.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 6.4e-05 4096 4.57244e-41 1480 383200 69.7271 1365.79 2095.17 3530.75 3530.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 6.4e-05 4096 4.59009e-41 1488 383840 69.7446 2096.05 2096.59 4262.44 4262.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 6.4e-05 4096 4.56655e-41 1488 383808 69.7387 1341.55 2097 3508.34 3508.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 6.4e-05 4096 4.56011e-41 1488 383712 69.7324 1110.37 2114.73 3294.89 3294.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 6.4e-05 4096 4.59079e-41 1488 383840 69.7324 2026.56 2094.78 4191.13 4191.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 6.4e-05 4096 4.58337e-41 1488 383760 69.7368 1325.72 2095.04 3490.55 3490.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 6.4e-05 4096 4.57482e-41 1488 383760 69.7361 1077.93 2095.1 3242.83 3242.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 6.4e-05 4096 4.56809e-41 1488 383808 69.748 2801.96 2094.89 4966.66 4966.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 6.4e-05 4096 4.56319e-41 1488 383712 69.7366 1771.24 2096.5 3937.53 3937.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 6.4e-05 4096 4.56767e-41 1488 383616 69.7467 1428.87 2096.6 3595.28 3595.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 6.4e-05 4096 4.56431e-41 1488 383616 69.7437 1206.62 2096.66 3373.08 3373.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 6.4e-05 4096 4.57566e-41 1488 383824 69.7338 2588.45 2096.81 4755.05 4755.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 6.4e-05 4096 4.55646e-41 1488 383712 69.7515 1640.37 2094.75 3804.93 3804.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 6.4e-05 4096 4.57608e-41 1488 383712 69.7251 1351.93 2094.69 3516.39 3516.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 6.4e-05 4096 4.57692e-41 1488 383488 69.7232 1219.46 2094.19 3383.42 3383.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 6.4e-05 4096 4.57692e-41 1488 383808 69.7342 2525.34 2094.97 4690.11 4690.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 6.4e-05 4096 4.55926e-41 1488 383744 69.7303 1640.74 2094.99 3805.52 3805.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 6.4e-05 4096 4.56599e-41 1488 383616 69.7508 1379.13 2094.46 3543.38 3543.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 6.4e-05 4096 4.57342e-41 1488 383488 69.7401 1218.49 2096.16 3384.44 3384.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 6.4e-05 4096 4.56025e-41 1488 383760 69.7497 2482.11 2094.85 4646.77 4646.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 6.4e-05 4096 4.58098e-41 1488 383616 69.7339 1728.92 2094.42 3893.13 3893.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 6.4e-05 4096 4.58939e-41 1488 383616 69.735 1457.29 2094.64 3621.72 3621.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 6.4e-05 4096 4.5587e-41 1488 383328 69.7221 1459.42 2093.72 3622.91 3622.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 6.4e-05 4096 4.58e-41 1488 383760 69.7362 2472.5 2094.68 4636.97 4637.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 6.4e-05 4096 4.58323e-41 1488 383680 69.7405 1758.73 2095.11 3923.64 3923.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 6.4e-05 4096 4.57202e-41 1488 383520 69.7385 1450.62 2094.77 3615.18 3615.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 6.4e-05 4096 4.56711e-41 1488 383360 69.7037 1350.83 2094 3514.58 3514.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 6.4e-05 4096 4.56585e-41 1500 383776 69.7483 2199.72 2095.24 4364.76 4364.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 6.4e-05 4096 4.58337e-41 1500 383744 69.7466 1400.94 2096.97 3567.72 3567.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 6.4e-05 4096 4.58743e-41 1500 383712 69.7385 1147.12 2096.95 3313.86 3313.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 6.4e-05 4096 4.58407e-41 1500 383760 69.7393 2053.69 2096.87 4220.36 4220.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 6.4e-05 4096 4.58589e-41 1500 383680 69.7497 1318.25 2094.72 3482.77 3482.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 6.4e-05 4096 4.57636e-41 1500 383640 69.7446 1094.12 2094.61 3258.53 3258.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 6.4e-05 4096 4.59009e-41 1500 383520 69.7422 943.259 2093.72 3106.78 3106.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 6.4e-05 4096 4.57033e-41 1500 383760 69.7546 2783.76 2095.32 4948.89 4948.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 6.4e-05 4096 4.58211e-41 1500 383712 69.7405 1739.48 2094.98 3904.25 3904.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 6.4e-05 4096 4.58827e-41 1500 383616 69.7493 1417.32 2094.66 3581.78 3581.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 6.4e-05 4096 4.58449e-41 1500 383616 69.7545 1206.24 2096.78 3372.82 3372.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 6.4e-05 4096 4.59009e-41 1500 383768 69.7446 2551.4 2094.84 4716.04 4716.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 6.4e-05 4096 4.56613e-41 1500 383712 69.7353 1625.1 2097.08 3791.97 3792.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 6.4e-05 4096 4.58953e-41 1500 383544 69.729 1334.06 2095.05 3498.9 3498.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 6.4e-05 4096 4.57916e-41 1500 383488 69.7225 1201.36 2096.68 3367.82 3367.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 6.4e-05 4096 4.55814e-41 1500 383744 69.7384 2542.6 2094.63 4707.03 4707.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 6.4e-05 4096 4.55926e-41 1500 383616 69.7535 1656.09 2096.42 3822.31 3822.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 6.4e-05 4096 4.57916e-41 1500 383616 69.7283 1402.36 2095.06 3567.2 3567.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 6.4e-05 4096 4.5559e-41 1500 383488 69.7553 1254.21 2096.64 3420.65 3420.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 6.4e-05 4096 4.57552e-41 1500 383760 69.7381 2613.54 2097.12 4780.45 4780.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 6.4e-05 4096 4.58561e-41 1500 383616 69.7385 1859.97 2096.27 4026.04 4026.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 6.4e-05 4096 4.55842e-41 1500 383616 69.7237 1531.08 2095.47 3696.33 3696.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 6.4e-05 4096 4.56991e-41 1500 383328 69.7114 1450.21 2094.03 3614 3614.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 6.4e-05 4096 4.56851e-41 1500 383400 69.7447 1321.15 2094.54 3485.5 3485.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 6.4e-05 4096 4.55674e-41 1500 383680 69.7549 2522.98 2094.71 4687.5 4687.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 6.4e-05 4096 4.58631e-41 1500 383520 69.7333 1739.42 2096.16 3905.37 3905.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 6.4e-05 4096 4.57524e-41 1500 383520 69.7459 1495.1 2096.61 3661.52 3661.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 6.4e-05 4096 4.57636e-41 1500 383360 69.734 1362.35 2096.04 3528.18 3528.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 6.4e-05 4096 4.59037e-41 1500 383200 69.716 1315.96 2096.07 3481.8 3481.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 6.4e-05 4096 4.56865e-41 1500 383776 69.7487 2033.86 2096.73 4200.39 4200.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 6.4e-05 4096 4.55604e-41 1500 383744 69.7487 1329.9 2096.8 3496.51 3496.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 6.4e-05 4096 4.57146e-41 1500 383712 69.746 1070.01 2094.73 3234.54 3234.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 6.4e-05 4096 4.56823e-41 1500 383616 69.7569 930.306 2096.62 3096.74 3096.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 6.4e-05 4096 4.56501e-41 1500 383760 69.7238 2783.63 2095.26 4948.67 4948.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 6.4e-05 4096 4.56837e-41 1500 383680 69.7446 1739.52 2096.47 3905.8 3905.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 6.4e-05 4096 4.58897e-41 1500 383640 69.751 1417.03 2096.3 3583.14 3583.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 6.4e-05 4096 4.55758e-41 1500 383520 69.7425 1199.45 2095.87 3365.11 3365.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 6.4e-05 4096 4.58042e-41 1500 383760 69.7349 2553.38 2094.9 4718.07 4718.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 6.4e-05 4096 4.57874e-41 1500 383712 69.7436 1607.41 2095.34 3772.55 3772.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 6.4e-05 4096 4.59009e-41 1500 383616 69.7408 1322.29 2094.75 3486.84 3486.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 6.4e-05 4096 4.57062e-41 1500 383616 69.7359 1194.78 2097.03 3361.6 3361.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 6.4e-05 4096 4.56963e-41 1500 383520 69.7446 1033.57 2096.71 3200.08 3200.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 6.4e-05 4096 4.55674e-41 1500 383768 69.737 2443.89 2097.09 4610.77 4610.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 6.4e-05 4096 4.57202e-41 1500 383712 69.7325 1556.89 2095.03 3721.71 3721.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 6.4e-05 4096 4.55884e-41 1500 383544 69.7264 1303.04 2096.61 3469.43 3469.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 6.4e-05 4096 4.56725e-41 1500 383488 69.7385 1146.64 2095 3311.44 3311.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 6.4e-05 4096 4.56249e-41 1500 383320 69.7277 1011.2 2094.43 3175.42 3175.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 6.4e-05 4096 4.56095e-41 1500 383744 69.7591 2320.81 2095.29 4485.91 4485.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 6.4e-05 4096 4.58309e-41 1500 383616 69.7484 1595.86 2094.93 3760.59 3760.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 6.4e-05 4096 4.58393e-41 1500 383616 69.7385 1326.87 2096.52 3493.18 3493.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 6.4e-05 4096 4.58056e-41 1500 383488 69.7426 1228.59 2096.66 3395.05 3395.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 6.4e-05 4096 4.5758e-41 1500 383360 69.7487 1120.65 2114.77 3305.22 3305.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 6.4e-05 4096 4.57146e-41 1472 383904 69.7034 1965.37 2094.96 4130.08 4130.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 6.4e-05 4096 4.58897e-41 1472 383872 69.7139 1260.71 2096.76 3427.23 3427.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 6.4e-05 4096 4.56725e-41 1472 383808 69.7115 1032.53 2096.58 3198.87 3198.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 6.4e-05 4096 4.58771e-41 1472 383744 69.6856 896.829 2094.99 3061.56 3061.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 6.4e-05 4096 4.57146e-41 1472 383920 69.6852 2636.27 2095.45 4801.46 4801.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 6.4e-05 4096 4.56739e-41 1472 383840 69.6875 1608.35 2094.98 3773.07 3773.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 6.4e-05 4096 4.57944e-41 1472 383760 69.6955 1332.55 2096.48 3498.78 3498.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 6.4e-05 4096 4.55912e-41 1472 383680 69.6852 1142.42 2094.81 3306.97 3307.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 6.4e-05 4096 4.58533e-41 1472 383600 69.6951 1042.27 2094.32 3206.34 3206.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 6.4e-05 4096 4.58771e-41 1472 383904 69.6957 2426.02 2097.08 4592.86 4592.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 6.4e-05 4096 4.56963e-41 1472 383808 69.6992 1515.02 2095.15 3679.92 3679.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 6.4e-05 4096 4.58533e-41 1472 383760 69.7007 1250.91 2094.77 3415.44 3415.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 6.4e-05 4096 4.58155e-41 1472 383616 69.6999 1112.27 2096.1 3278.13 3278.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 6.4e-05 4096 4.55997e-41 1472 383520 69.6654 976.588 2093.79 3140.1 3140.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 6.4e-05 4096 4.59065e-41 1472 383880 69.7012 2289.52 2095.5 4454.78 4454.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 6.4e-05 4096 4.56179e-41 1472 383824 69.7087 1452.64 2096.75 3619.15 3619.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 6.4e-05 4096 4.58617e-41 1472 383712 69.7037 1226.73 2095.03 3391.51 3391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 6.4e-05 4096 4.57748e-41 1472 383712 69.6996 1079.11 2096.72 3245.58 3245.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 6.4e-05 4096 4.56501e-41 1472 383600 69.6973 954.652 2094.2 3118.6 3118.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 6.4e-05 4096 4.57804e-41 1472 383872 69.6852 2265.35 2096.79 4431.88 4431.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 6.4e-05 4096 4.56711e-41 1472 383744 69.7016 1533.16 2094.94 3697.86 3697.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 6.4e-05 4096 4.58575e-41 1472 383616 69.7036 1273.17 2094.09 3437.03 3437.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 6.4e-05 4096 4.58939e-41 1472 383488 69.6844 1171.25 2095.52 3336.51 3336.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 6.4e-05 4096 4.58112e-41 1472 383360 69.6934 1080.98 2095.41 3246.14 3246.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 6.4e-05 4096 4.57888e-41 1472 383232 69.7054 1026.34 2093.59 3189.69 3189.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1790 6.4e-05 4096 4.59065e-41 1536 383648 69.7121 3866.92 2095.25 6031.94 6032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 6.4e-05 4096 4.55576e-41 1536 383616 69.7229 2270.53 2094.49 4434.8 4434.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 6.4e-05 4096 4.55758e-41 1536 383552 69.7264 1468.07 2096.59 3634.44 3634.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 6.4e-05 4096 4.5559e-41 1536 383520 69.7235 1201.17 2094.87 3365.82 3365.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 6.4e-05 4096 4.58701e-41 1536 383488 69.7184 1073.36 2094.85 3237.98 3238.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 6.4e-05 4096 4.58477e-41 1536 383360 69.722 984.044 2094.37 3148.18 3148.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 6.4e-05 4096 4.57258e-41 1536 383424 69.716 909.775 2097 3076.55 3076.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 6.4e-05 4096 4.58855e-41 1536 383264 69.7029 854.836 2114.83 3039.42 3039.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 6.4e-05 4096 4.55828e-41 1536 383232 69.722 813.037 2094.71 2977.52 2977.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1790 6.4e-05 4096 4.57608e-41 1500 383488 69.7431 3563.01 2096.71 5729.52 5729.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 6.4e-05 4096 4.58883e-41 1472 383712 69.6946 742.944 2095.29 2907.98 2908.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1790 6.4e-05 4096 4.58967e-41 1500 383320 69.7222 3635.11 2095.79 5800.68 5800.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1790 6.4e-05 4096 4.56151e-41 1488 383600 69.7247 3565.73 2095.11 5730.62 5730.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1790 6.4e-05 4096 4.57594e-41 1472 383744 69.6936 3484.27 2096.4 5650.42 5650.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 6.4e-05 4096 4.55604e-41 1472 383040 69.6527 1326.43 2093.11 3489.25 3489.31
