<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="group___r_c_c___a_h_b___clock___source" kind="group">
    <compoundname>RCC_AHB_Clock_Source</compoundname>
    <title>AHB Clock Source</title>
    <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494" prot="public" static="no">
        <name>RCC_SYSCLK_DIV1</name>
        <initializer>0x00000000U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK not divided </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="592" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="592" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3" prot="public" static="no">
        <name>RCC_SYSCLK_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 2 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="593" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="593" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f" prot="public" static="no">
        <name>RCC_SYSCLK_DIV4</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172" kindref="member">RCC_CFGR_HPRE_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="594" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad" prot="public" static="no">
        <name>RCC_SYSCLK_DIV8</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599" kindref="member">RCC_CFGR_HPRE_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 8 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="595" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51" prot="public" static="no">
        <name>RCC_SYSCLK_DIV16</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599" kindref="member">RCC_CFGR_HPRE_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172" kindref="member">RCC_CFGR_HPRE_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 16 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="596" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14" prot="public" static="no">
        <name>RCC_SYSCLK_DIV64</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3" kindref="member">RCC_CFGR_HPRE_2</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="597" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8" prot="public" static="no">
        <name>RCC_SYSCLK_DIV128</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3" kindref="member">RCC_CFGR_HPRE_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172" kindref="member">RCC_CFGR_HPRE_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 128 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="598" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2" prot="public" static="no">
        <name>RCC_SYSCLK_DIV256</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3" kindref="member">RCC_CFGR_HPRE_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599" kindref="member">RCC_CFGR_HPRE_1</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 256 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="599" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d" prot="public" static="no">
        <name>RCC_SYSCLK_DIV512</name>
        <initializer>(<ref refid="group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286" kindref="member">RCC_CFGR_HPRE_3</ref> | <ref refid="group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3" kindref="member">RCC_CFGR_HPRE_2</ref> | <ref refid="group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599" kindref="member">RCC_CFGR_HPRE_1</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172" kindref="member">RCC_CFGR_HPRE_0</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 512 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="600" column="9" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="600" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
