$date
	Sun Oct 23 04:33:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#526974
b111 &
b111 %
1$
b111 !
1"
#526975
0"
#526978
b10110 &
b10110 %
#526982
b1011 &
b1011 %
#526986
b100010 &
b100010 %
#526990
b10001 &
b10001 %
#526994
b110100 &
b110100 %
#526998
b11010 &
b11010 %
#527002
b1101 &
b1101 %
#527006
b101000 &
b101000 %
#527010
b10100 &
b10100 %
#527014
b1010 &
b1010 %
#527018
b101 &
b101 %
#527022
b10000 &
b10000 %
#527026
b1000 &
b1000 %
#527030
b100 &
b100 %
#527034
b10 &
b10 %
#527038
b1 &
1#
b1 %
#527042
b0 &
b0 %
0#
0$
#1566616
b1010 !
1"
#1566618
b1010 &
b1010 %
1$
#1566619
0"
#1566622
b101 &
b101 %
#1566626
b10000 &
b10000 %
#1566630
b1000 &
b1000 %
#1566634
b100 &
b100 %
#1566638
b10 &
b10 %
#1566642
b1 &
b1 %
1#
#1566646
b0 &
0#
b0 %
0$
#2579513
b10100 !
1"
#2579514
b10100 &
b10100 %
1$
#2579515
0"
#2579518
b1010 &
b1010 %
#2579522
b101 &
b101 %
#2579526
b10000 &
b10000 %
#2579530
b1000 &
b1000 %
#2579534
b100 &
b100 %
#2579538
b10 &
b10 %
#2579542
b1 &
1#
b1 %
#2579546
b0 &
b0 %
0#
0$
#4500012
