$date
	Sun Aug 31 21:14:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
#12
1%
#15
1#
#20
0#
#22
0%
1$
#25
0!
1"
1#
#30
0#
#32
1%
#35
1!
0"
1#
#40
0#
#45
0!
1"
1#
