Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 17:07:57 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div9_timing_summary_routed.rpt -pb operator_long_div9_timing_summary_routed.pb -rpx operator_long_div9_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.184       -0.704                      7                  356        0.144        0.000                      0                  356        0.850        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.184       -0.704                      7                  356        0.144        0.000                      0                  356        0.850        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            7  Failing Endpoints,  Worst Slack       -0.184ns,  Total Violation       -0.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/reg_181_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.467ns (19.698%)  route 1.904ns (80.302%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y43         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/Q
                         net (fo=9, routed)           0.596     1.576    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[63]_0[61]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     1.629 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9/O
                         net (fo=1, routed)           0.462     2.091    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4/O
                         net (fo=1, routed)           0.359     2.502    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I1_O)        0.053     2.555 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_1/O
                         net (fo=4, routed)           0.487     3.043    grp_int_64_div9_fu_32/reg_1810
    SLICE_X23Y41         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/ap_clk
    SLICE_X23Y41         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y41         FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_int_64_div9_fu_32/reg_181_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.481ns (18.461%)  route 2.124ns (81.539%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X19Y39         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/Q
                         net (fo=9, routed)           0.515     1.456    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[63][16]
    SLICE_X21Y41         LUT3 (Prop_lut3_I2_O)        0.053     1.509 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_24/O
                         net (fo=3, routed)           0.699     2.208    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_4
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.053     2.261 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.445     2.706    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.053     2.759 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.465     3.224    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/sel[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.053     3.277 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.277    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_0
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.520ns (20.164%)  route 2.059ns (79.836%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.644     1.624    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[63][15]
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.053     1.677 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38/O
                         net (fo=1, routed)           0.561     2.238    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13/O
                         net (fo=1, routed)           0.447     2.738    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I0_O)        0.053     2.791 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.407     3.198    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/sel[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I1_O)        0.053     3.251 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.251    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/p_0_out
    SLICE_X19Y42         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.481ns (18.722%)  route 2.088ns (81.278%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X19Y39         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/Q
                         net (fo=9, routed)           0.515     1.456    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[63][16]
    SLICE_X21Y41         LUT3 (Prop_lut3_I2_O)        0.053     1.509 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_24/O
                         net (fo=3, routed)           0.699     2.208    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_4
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.053     2.261 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.445     2.706    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.053     2.759 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.429     3.188    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/sel[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.053     3.241 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.241    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.481ns (18.737%)  route 2.086ns (81.263%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X19Y39         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]/Q
                         net (fo=9, routed)           0.515     1.456    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[63][16]
    SLICE_X21Y41         LUT3 (Prop_lut3_I2_O)        0.053     1.509 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_24/O
                         net (fo=3, routed)           0.699     2.208    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_4
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.053     2.261 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.445     2.706    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.053     2.759 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.427     3.186    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/sel[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.053     3.239 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.239    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/ap_clk
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.481ns (19.114%)  route 2.036ns (80.886%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X19Y43         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[41]/Q
                         net (fo=9, routed)           0.523     1.464    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[63][19]
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.053     1.517 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_48/O
                         net (fo=1, routed)           0.339     1.856    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_48_n_0
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.053     1.909 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=4, routed)           0.472     2.381    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17_n_0
    SLICE_X19Y42         LUT5 (Prop_lut5_I0_O)        0.053     2.434 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.702     3.136    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/r_in_V[1]
    SLICE_X19Y41         LUT6 (Prop_lut6_I3_O)        0.053     3.189 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.189    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/ap_clk
    SLICE_X19Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.529ns (21.108%)  route 1.977ns (78.892%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.644     1.624    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[63][15]
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.053     1.677 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38/O
                         net (fo=1, routed)           0.561     2.238    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13/O
                         net (fo=1, routed)           0.447     2.738    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I0_O)        0.053     2.791 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.325     3.116    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X19Y42         LUT5 (Prop_lut5_I0_O)        0.062     3.178 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.178    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X19Y42         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.063     3.166    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/reg_181_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.336ns (14.396%)  route 1.998ns (85.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_clk
    SLICE_X21Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/Q
                         net (fo=145, routed)         1.998     2.939    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/Q[0]
    SLICE_X23Y41         LUT3 (Prop_lut3_I1_O)        0.067     3.006 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/reg_181[0]_i_1/O
                         net (fo=1, routed)           0.000     3.006    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154_ap_return_1[0]
    SLICE_X23Y41         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/ap_clk
    SLICE_X23Y41         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.063     3.166    grp_int_64_div9_fu_32/reg_181_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/reg_181_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.467ns (22.924%)  route 1.570ns (77.076%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y43         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/Q
                         net (fo=9, routed)           0.596     1.576    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[63]_0[61]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     1.629 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9/O
                         net (fo=1, routed)           0.462     2.091    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4/O
                         net (fo=1, routed)           0.359     2.502    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I1_O)        0.053     2.555 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_1/O
                         net (fo=4, routed)           0.154     2.709    grp_int_64_div9_fu_32/reg_1810
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/ap_clk
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.219     2.884    grp_int_64_div9_fu_32/reg_181_reg[1]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/reg_181_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.467ns (22.924%)  route 1.570ns (77.076%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.672     0.672    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y43         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[61]/Q
                         net (fo=9, routed)           0.596     1.576    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[63]_0[61]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     1.629 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9/O
                         net (fo=1, routed)           0.462     2.091    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_9_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4/O
                         net (fo=1, routed)           0.359     2.502    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_4_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I1_O)        0.053     2.555 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/reg_181[3]_i_1/O
                         net (fo=4, routed)           0.154     2.709    grp_int_64_div9_fu_32/reg_1810
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=275, unset)          0.638     3.138    grp_int_64_div9_fu_32/ap_clk
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.219     2.884    grp_int_64_div9_fu_32/reg_181_reg[2]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_return_1_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/reg_181_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.389%)  route 0.100ns (40.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_clk
    SLICE_X22Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_return_1_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_return_1_preg_reg[3]/Q
                         net (fo=1, routed)           0.100     0.501    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/ap_return_1_preg[0]
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.028     0.529 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/reg_181[3]_i_2/O
                         net (fo=1, routed)           0.000     0.529    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154_ap_return_1[3]
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X22Y42         FDRE                                         r  grp_int_64_div9_fu_32/reg_181_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_64_div9_fu_32/reg_181_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_29_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.291%)  route 0.107ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X15Y42         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_29_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_29_reg_843_reg[1]/Q
                         net (fo=3, routed)           0.107     0.490    grp_int_64_div9_fu_32/q_chunk_V_29_reg_843[1]
    SLICE_X15Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X15Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.043     0.341    grp_int_64_div9_fu_32/ap_return_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_CS_fsm_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.952%)  route 0.123ns (49.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X19Y44         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[37]/Q
                         net (fo=9, routed)           0.123     0.506    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[63]_0[37]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.028     0.534 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm[38]_i_1/O
                         net (fo=1, routed)           0.000     0.534    grp_int_64_div9_fu_32/ap_NS_fsm[38]
    SLICE_X18Y44         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X18Y44         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[38]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_64_div9_fu_32/ap_CS_fsm_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_16_reg_778_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X23Y45         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_16_reg_778_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_16_reg_778_reg[0]/Q
                         net (fo=3, routed)           0.112     0.496    grp_int_64_div9_fu_32/q_chunk_V_16_reg_778[0]
    SLICE_X23Y46         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X23Y46         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[30]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.040     0.338    grp_int_64_div9_fu_32/ap_return_preg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_CS_fsm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.248%)  route 0.132ns (50.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_clk
    SLICE_X21Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.100     0.383 f  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/Q
                         net (fo=145, routed)         0.132     0.515    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/Q[1]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.028     0.543 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm[21]_i_1/O
                         net (fo=1, routed)           0.000     0.543    grp_int_64_div9_fu_32/ap_NS_fsm[21]
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_64_div9_fu_32/ap_CS_fsm_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.060%)  route 0.133ns (50.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_clk
    SLICE_X21Y41         FDRE                                         r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.100     0.383 f  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm_reg[1]/Q
                         net (fo=145, routed)         0.133     0.516    grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/Q[1]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.028     0.544 r  grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/ap_CS_fsm[33]_i_1/O
                         net (fo=1, routed)           0.000     0.544    grp_int_64_div9_fu_32/ap_NS_fsm[33]
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X20Y41         FDRE                                         r  grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_64_div9_fu_32/ap_CS_fsm_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_18_reg_788_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.686%)  route 0.114ns (53.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X17Y47         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_18_reg_788_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_18_reg_788_reg[1]/Q
                         net (fo=3, routed)           0.114     0.497    grp_int_64_div9_fu_32/q_chunk_V_18_reg_788[1]
    SLICE_X17Y48         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X17Y48         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[27]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.038     0.336    grp_int_64_div9_fu_32/ap_return_preg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_20_reg_798_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.208%)  route 0.116ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X15Y46         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_20_reg_798_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_20_reg_798_reg[0]/Q
                         net (fo=3, routed)           0.116     0.500    grp_int_64_div9_fu_32/q_chunk_V_20_reg_798[0]
    SLICE_X15Y47         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X15Y47         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.040     0.338    grp_int_64_div9_fu_32/ap_return_preg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_3_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.532%)  route 0.120ns (54.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X17Y47         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_3_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_3_reg_713_reg[1]/Q
                         net (fo=3, routed)           0.120     0.503    grp_int_64_div9_fu_32/q_chunk_V_3_reg_713[1]
    SLICE_X17Y48         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X17Y48         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[57]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.043     0.341    grp_int_64_div9_fu_32/ap_return_preg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_int_64_div9_fu_32/q_chunk_V_7_reg_733_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_64_div9_fu_32/ap_return_preg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.049%)  route 0.117ns (53.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.283     0.283    grp_int_64_div9_fu_32/ap_clk
    SLICE_X23Y40         FDRE                                         r  grp_int_64_div9_fu_32/q_chunk_V_7_reg_733_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_64_div9_fu_32/q_chunk_V_7_reg_733_reg[0]/Q
                         net (fo=3, routed)           0.117     0.500    grp_int_64_div9_fu_32/q_chunk_V_7_reg_733[0]
    SLICE_X22Y39         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=275, unset)          0.298     0.298    grp_int_64_div9_fu_32/ap_clk
    SLICE_X22Y39         FDRE                                         r  grp_int_64_div9_fu_32/ap_return_preg_reg[48]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.040     0.338    grp_int_64_div9_fu_32/ap_return_preg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y43  grp_int_64_div9_fu_32/ap_return_preg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y40  grp_int_64_div9_fu_32/d_chunk_V_10_reg_588_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_18_reg_628_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_19_reg_633_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_20_reg_638_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_24_reg_658_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y45  grp_int_64_div9_fu_32/d_chunk_V_31_reg_693_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y46  grp_int_64_div9_fu_32/d_chunk_V_31_reg_693_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y44  grp_int_64_div9_fu_32/d_chunk_V_5_reg_563_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y44  grp_int_64_div9_fu_32/d_chunk_V_reg_538_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y43  grp_int_64_div9_fu_32/ap_return_preg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y40  grp_int_64_div9_fu_32/d_chunk_V_10_reg_588_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_18_reg_628_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_19_reg_633_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_20_reg_638_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y39  grp_int_64_div9_fu_32/d_chunk_V_24_reg_658_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y45  grp_int_64_div9_fu_32/d_chunk_V_31_reg_693_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y46  grp_int_64_div9_fu_32/d_chunk_V_31_reg_693_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y44  grp_int_64_div9_fu_32/d_chunk_V_5_reg_563_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y44  grp_int_64_div9_fu_32/d_chunk_V_reg_538_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X19Y46  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y46  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X19Y45  grp_int_64_div9_fu_32/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y46  grp_int_64_div9_fu_32/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y45  grp_int_64_div9_fu_32/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y45  grp_int_64_div9_fu_32/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y45  grp_int_64_div9_fu_32/ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y43  grp_int_64_div9_fu_32/ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y43  grp_int_64_div9_fu_32/ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y43  grp_int_64_div9_fu_32/ap_CS_fsm_reg[16]/C



