Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 22 20:40:29 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.015    -1476.154                    517                67987        0.052        0.000                      0                67799        2.117        0.000                       0                 17093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -20.015    -1476.154                    517                57015        0.052        0.000                      0                57015        3.750        0.000                       0                 12811  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          0.651        0.000                      0                10784        0.052        0.000                      0                10784        2.117        0.000                       0                  4278  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         4.748        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.425        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          517  Failing Endpoints,  Worst Slack      -20.015ns,  Total Violation    -1476.154ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.015ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.876ns  (logic 18.154ns (60.764%)  route 11.722ns (39.236%))
  Logic Levels:           62  (CARRY4=45 LUT2=7 LUT3=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.771    24.280    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X60Y107        LUT2 (Prop_lut2_I1_O)        0.329    24.609 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.609    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.159 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.805    26.256    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y108        LUT2 (Prop_lut2_I1_O)        0.329    26.585 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.585    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.135 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.135    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.249 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.249    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.729    28.156    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X59Y108        LUT2 (Prop_lut2_I1_O)        0.329    28.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.485    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.035    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.667    29.994    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X59Y111        LUT2 (Prop_lut2_I1_O)        0.329    30.323 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.323    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.873 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.873    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.987    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.165 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.649    31.813    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X60Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.142 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12/O
                         net (fo=1, routed)           0.000    32.142    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.692 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.692    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.806    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.077 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    33.077    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X60Y113        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.709    12.888    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y113        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.282    13.170    
                         clock uncertainty           -0.154    13.016    
    SLICE_X60Y113        FDRE (Setup_fdre_C_D)        0.046    13.062    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.062    
                         arrival time                         -33.077    
  -------------------------------------------------------------------
                         slack                                -20.015    

Slack (VIOLATED) :        -18.170ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.964ns  (logic 16.890ns (60.400%)  route 11.074ns (39.600%))
  Logic Levels:           58  (CARRY4=42 LUT2=7 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.771    24.280    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X60Y107        LUT2 (Prop_lut2_I1_O)        0.329    24.609 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.609    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.159 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.805    26.256    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y108        LUT2 (Prop_lut2_I1_O)        0.329    26.585 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.585    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.135 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.135    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.249 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.249    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.729    28.156    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X59Y108        LUT2 (Prop_lut2_I1_O)        0.329    28.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.485    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.035    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.667    29.994    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X59Y111        LUT2 (Prop_lut2_I1_O)        0.329    30.323 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.323    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.873 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.873    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.987 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.987    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.165 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    31.165    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X59Y113        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.706    12.885    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X59Y113        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.247    13.132    
                         clock uncertainty           -0.154    12.978    
    SLICE_X59Y113        FDRE (Setup_fdre_C_D)        0.017    12.995    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                -18.170    

Slack (VIOLATED) :        -16.329ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.126ns  (logic 15.719ns (60.167%)  route 10.407ns (39.833%))
  Logic Levels:           54  (CARRY4=39 LUT2=6 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.771    24.280    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X60Y107        LUT2 (Prop_lut2_I1_O)        0.329    24.609 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.609    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.159 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.805    26.256    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y108        LUT2 (Prop_lut2_I1_O)        0.329    26.585 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.585    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.135 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.135    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.249 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.249    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.729    28.156    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X59Y108        LUT2 (Prop_lut2_I1_O)        0.329    28.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.485    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.035    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.327 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    29.327    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X59Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.709    12.888    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X59Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X59Y110        FDRE (Setup_fdre_C_D)        0.017    12.998    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -29.327    
  -------------------------------------------------------------------
                         slack                                -16.329    

Slack (VIOLATED) :        -14.429ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.226ns  (logic 14.548ns (60.051%)  route 9.678ns (39.949%))
  Logic Levels:           50  (CARRY4=36 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.771    24.280    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X60Y107        LUT2 (Prop_lut2_I1_O)        0.329    24.609 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.609    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.159 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.805    26.256    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y108        LUT2 (Prop_lut2_I1_O)        0.329    26.585 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.585    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.135 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.135    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.249 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.249    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    27.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X57Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.709    12.888    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X57Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X57Y110        FDRE (Setup_fdre_C_D)        0.017    12.998    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -27.427    
  -------------------------------------------------------------------
                         slack                                -14.429    

Slack (VIOLATED) :        -12.415ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.250ns  (logic 13.377ns (60.121%)  route 8.873ns (39.879%))
  Logic Levels:           46  (CARRY4=33 LUT2=4 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.771    24.280    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X60Y107        LUT2 (Prop_lut2_I1_O)        0.329    24.609 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.609    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.159 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.159    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.273    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.451 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    25.451    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X60Y109        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.712    12.891    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y109        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.282    13.173    
                         clock uncertainty           -0.154    13.019    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)        0.017    13.036    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -25.451    
  -------------------------------------------------------------------
                         slack                                -12.415    

Slack (VIOLATED) :        -10.473ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.308ns  (logic 12.206ns (60.105%)  route 8.102ns (39.895%))
  Logic Levels:           42  (CARRY4=30 LUT2=3 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.612    22.335    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X61Y108        LUT2 (Prop_lut2_I1_O)        0.332    22.667 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.667    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.217 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.217    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.331 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.331    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.509 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.509    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.712    12.891    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X61Y110        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.282    13.173    
                         clock uncertainty           -0.154    13.019    
    SLICE_X61Y110        FDRE (Setup_fdre_C_D)        0.017    13.036    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                -10.473    

Slack (VIOLATED) :        -8.637ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 11.032ns (59.561%)  route 7.490ns (40.439%))
  Logic Levels:           38  (CARRY4=27 LUT2=2 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.907     3.201    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X60Y100        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.852     4.509    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.176     4.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X63Y101        LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.877     5.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18/O
                         net (fo=1, routed)           0.000     5.934    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_18_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.332    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.446    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.739 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.781     7.519    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.373     7.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12/O
                         net (fo=1, routed)           0.000     7.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_12_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.621     9.355    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.329     9.684 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.684    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.526 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.729    11.255    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.329    11.584 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.584    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.426 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.667    13.093    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X67Y106        LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.422    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.972 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.972    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X67Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X67Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.264 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.657    14.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y106        LUT3 (Prop_lut3_I0_O)        0.329    15.250 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    15.250    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.800 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.800    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.092 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.644    16.735    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.329    17.064 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    17.064    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.614 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.614    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.728 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.728    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.906 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.850    18.756    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.329    19.085 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    19.085    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.635 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.749    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.927 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.638    20.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.329    20.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X62Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.723    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X62Y108        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.713    12.892    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X62Y108        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.282    13.174    
                         clock uncertainty           -0.154    13.020    
    SLICE_X62Y108        FDRE (Setup_fdre_C_D)        0.066    13.086    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -21.723    
  -------------------------------------------------------------------
                         slack                                 -8.637    

Slack (VIOLATED) :        -7.559ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 8.166ns (46.706%)  route 9.318ns (53.294%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 12.941 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.896     3.190    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X89Y126        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.456     3.646 f  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/Q
                         net (fo=9, routed)           0.546     4.192    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3]_7[1]
    SLICE_X89Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.316 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_114/O
                         net (fo=1, routed)           0.000     4.316    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_114_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.866    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_78_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.200 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_79/O[1]
                         net (fo=3, routed)           0.815     6.014    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_79_n_6
    SLICE_X91Y127        LUT3 (Prop_lut3_I0_O)        0.329     6.343 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_46/O
                         net (fo=2, routed)           0.870     7.213    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_46_n_0
    SLICE_X91Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.539 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_50/O
                         net (fo=1, routed)           0.000     7.539    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_50_n_0
    SLICE_X91Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.179 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_11/O[3]
                         net (fo=17, routed)          0.791     8.970    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][6]_0[3]
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.306     9.276 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_44/O
                         net (fo=1, routed)           0.521     9.797    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_44_n_0
    SLICE_X91Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.182 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.182    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_25_n_0
    SLICE_X91Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_23/O[1]
                         net (fo=2, routed)           0.661    11.177    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_23_n_6
    SLICE_X93Y121        LUT3 (Prop_lut3_I1_O)        0.328    11.505 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_8/O
                         net (fo=2, routed)           0.645    12.150    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_8_n_0
    SLICE_X93Y122        LUT4 (Prop_lut4_I3_O)        0.332    12.482 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_12/O
                         net (fo=1, routed)           0.000    12.482    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_12_n_0
    SLICE_X93Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.014 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.014    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_3_n_0
    SLICE_X93Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.348 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_6/O[1]
                         net (fo=18, routed)          0.858    14.206    system_i/SketchIP_1080p_0/inst_n_49
    SLICE_X90Y123        LUT3 (Prop_lut3_I0_O)        0.303    14.509 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_123/O
                         net (fo=3, routed)           0.713    15.222    system_i/SketchIP_1080p_0/curved_data[3][7]_i_123_n_0
    SLICE_X90Y123        LUT5 (Prop_lut5_I1_O)        0.124    15.346 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_83/O
                         net (fo=2, routed)           0.576    15.923    system_i/SketchIP_1080p_0/curved_data[3][7]_i_83_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I0_O)        0.124    16.047 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_87/O
                         net (fo=1, routed)           0.000    16.047    system_i/SketchIP_1080p_0/curved_data[3][7]_i_87_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.423 r  system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.423    system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_53_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.746 r  system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_19/O[1]
                         net (fo=3, routed)           0.871    17.616    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][2]_7[1]
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.306    17.922 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_42/O
                         net (fo=1, routed)           0.000    17.922    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_42_n_0
    SLICE_X93Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.454 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.454    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_8_n_0
    SLICE_X93Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.725 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_2/CO[0]
                         net (fo=7, routed)           0.907    19.632    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_2_n_3
    SLICE_X91Y125        LUT3 (Prop_lut3_I0_O)        0.373    20.005 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_2/O
                         net (fo=2, routed)           0.545    20.550    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_2_n_0
    SLICE_X90Y125        LUT5 (Prop_lut5_I0_O)        0.124    20.674 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][3]_i_1/O
                         net (fo=1, routed)           0.000    20.674    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][3]_i_1_n_0
    SLICE_X90Y125        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.762    12.941    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X90Y125        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]/C
                         clock pessimism              0.247    13.188    
                         clock uncertainty           -0.154    13.034    
    SLICE_X90Y125        FDRE (Setup_fdre_C_D)        0.081    13.115    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                 -7.559    

Slack (VIOLATED) :        -7.389ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.278ns  (logic 7.648ns (44.264%)  route 9.630ns (55.736%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.831     3.125    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X52Y104        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/Q
                         net (fo=9, routed)           0.721     4.302    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5]_1[1]
    SLICE_X52Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_112/O
                         net (fo=1, routed)           0.000     4.426    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_112_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.827    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_78_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.161 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_79/O[1]
                         net (fo=3, routed)           0.599     5.760    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_79_n_6
    SLICE_X53Y105        LUT3 (Prop_lut3_I0_O)        0.329     6.089 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_46/O
                         net (fo=2, routed)           1.017     7.106    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_46_n_0
    SLICE_X53Y105        LUT4 (Prop_lut4_I3_O)        0.326     7.432 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_50/O
                         net (fo=1, routed)           0.000     7.432    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_50_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.012 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_11/O[2]
                         net (fo=17, routed)          1.577     9.589    system_i/SketchIP_1080p_0/inst_n_184
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.302     9.891 r  system_i/SketchIP_1080p_0/curved_data[5][4]_i_42/O
                         net (fo=1, routed)           0.000     9.891    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[5][6]_1[1]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.441    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]_i_23_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.663 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_64/O[0]
                         net (fo=2, routed)           0.831    11.494    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_64_n_7
    SLICE_X56Y103        LUT3 (Prop_lut3_I1_O)        0.329    11.823 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_5/O
                         net (fo=2, routed)           0.690    12.513    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_5_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.327    12.840 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_9/O
                         net (fo=1, routed)           0.000    12.840    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_9_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.241 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.241    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]_i_3_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.575 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_6/O[1]
                         net (fo=18, routed)          0.796    14.371    system_i/SketchIP_1080p_0/inst_n_193
    SLICE_X63Y101        LUT3 (Prop_lut3_I0_O)        0.303    14.674 r  system_i/SketchIP_1080p_0/curved_data[5][7]_i_123/O
                         net (fo=3, routed)           0.706    15.380    system_i/SketchIP_1080p_0/curved_data[5][7]_i_123_n_0
    SLICE_X63Y100        LUT5 (Prop_lut5_I1_O)        0.124    15.504 r  system_i/SketchIP_1080p_0/curved_data[5][7]_i_83/O
                         net (fo=2, routed)           0.662    16.166    system_i/SketchIP_1080p_0/curved_data[5][7]_i_83_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.551 r  system_i/SketchIP_1080p_0/curved_data_reg[5][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.551    system_i/SketchIP_1080p_0/curved_data_reg[5][7]_i_53_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.773 r  system_i/SketchIP_1080p_0/curved_data_reg[5][7]_i_19/O[0]
                         net (fo=3, routed)           0.824    17.597    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][2]_7[0]
    SLICE_X59Y103        LUT4 (Prop_lut4_I1_O)        0.299    17.896 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_42/O
                         net (fo=1, routed)           0.000    17.896    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][7]_i_42_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.428 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.428    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_8_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_2/CO[0]
                         net (fo=7, routed)           0.634    19.333    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]_i_2_n_3
    SLICE_X63Y104        LUT3 (Prop_lut3_I0_O)        0.373    19.706 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_2/O
                         net (fo=2, routed)           0.573    20.279    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_2_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I0_O)        0.124    20.403 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_1/O
                         net (fo=1, routed)           0.000    20.403    system_i/SketchIP_1080p_0/inst/conv1/curved_data[5][4]_i_1_n_0
    SLICE_X59Y105        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.711    12.890    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X59Y105        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X59Y105        FDRE (Setup_fdre_C_D)        0.031    13.014    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -20.403    
  -------------------------------------------------------------------
                         slack                                 -7.389    

Slack (VIOLATED) :        -7.377ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.300ns  (logic 8.166ns (47.202%)  route 9.134ns (52.798%))
  Logic Levels:           23  (CARRY4=11 LUT1=1 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 12.941 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.896     3.190    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X89Y126        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.456     3.646 f  system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/Q
                         net (fo=9, routed)           0.546     4.192    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3]_7[1]
    SLICE_X89Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.316 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_114/O
                         net (fo=1, routed)           0.000     4.316    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_114_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.866    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_78_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.200 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_79/O[1]
                         net (fo=3, routed)           0.815     6.014    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_79_n_6
    SLICE_X91Y127        LUT3 (Prop_lut3_I0_O)        0.329     6.343 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_46/O
                         net (fo=2, routed)           0.870     7.213    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_46_n_0
    SLICE_X91Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.539 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_50/O
                         net (fo=1, routed)           0.000     7.539    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_50_n_0
    SLICE_X91Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.179 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_11/O[3]
                         net (fo=17, routed)          0.791     8.970    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][6]_0[3]
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.306     9.276 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_44/O
                         net (fo=1, routed)           0.521     9.797    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_44_n_0
    SLICE_X91Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.182 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.182    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_25_n_0
    SLICE_X91Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_23/O[1]
                         net (fo=2, routed)           0.661    11.177    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_23_n_6
    SLICE_X93Y121        LUT3 (Prop_lut3_I1_O)        0.328    11.505 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_8/O
                         net (fo=2, routed)           0.645    12.150    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_8_n_0
    SLICE_X93Y122        LUT4 (Prop_lut4_I3_O)        0.332    12.482 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_12/O
                         net (fo=1, routed)           0.000    12.482    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_12_n_0
    SLICE_X93Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.014 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.014    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]_i_3_n_0
    SLICE_X93Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.348 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_6/O[1]
                         net (fo=18, routed)          0.858    14.206    system_i/SketchIP_1080p_0/inst_n_49
    SLICE_X90Y123        LUT3 (Prop_lut3_I0_O)        0.303    14.509 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_123/O
                         net (fo=3, routed)           0.713    15.222    system_i/SketchIP_1080p_0/curved_data[3][7]_i_123_n_0
    SLICE_X90Y123        LUT5 (Prop_lut5_I1_O)        0.124    15.346 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_83/O
                         net (fo=2, routed)           0.576    15.923    system_i/SketchIP_1080p_0/curved_data[3][7]_i_83_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I0_O)        0.124    16.047 r  system_i/SketchIP_1080p_0/curved_data[3][7]_i_87/O
                         net (fo=1, routed)           0.000    16.047    system_i/SketchIP_1080p_0/curved_data[3][7]_i_87_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.423 r  system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.423    system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_53_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.746 r  system_i/SketchIP_1080p_0/curved_data_reg[3][7]_i_19/O[1]
                         net (fo=3, routed)           0.871    17.616    system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][2]_7[1]
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.306    17.922 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_42/O
                         net (fo=1, routed)           0.000    17.922    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][7]_i_42_n_0
    SLICE_X93Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.454 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.454    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_8_n_0
    SLICE_X93Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.725 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_2/CO[0]
                         net (fo=7, routed)           0.907    19.632    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]_i_2_n_3
    SLICE_X91Y125        LUT3 (Prop_lut3_I0_O)        0.373    20.005 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_2/O
                         net (fo=2, routed)           0.361    20.366    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_2_n_0
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.490 r  system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_1/O
                         net (fo=1, routed)           0.000    20.490    system_i/SketchIP_1080p_0/inst/conv1/curved_data[3][4]_i_1_n_0
    SLICE_X90Y125        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.762    12.941    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X90Y125        FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]/C
                         clock pessimism              0.247    13.188    
                         clock uncertainty           -0.154    13.034    
    SLICE_X90Y125        FDRE (Setup_fdre_C_D)        0.079    13.113    system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -20.490    
  -------------------------------------------------------------------
                         slack                                 -7.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.735%)  route 0.221ns (54.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.563     0.899    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X44Y49         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/Q
                         net (fo=4, routed)           0.221     1.260    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[10]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.305 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer[1071]_i_1__0/O
                         net (fo=1, routed)           0.000     1.305    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/exit_araddr[10]
    SLICE_X43Y51         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.825     1.191    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X43Y51         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092     1.253    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1036]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.462%)  route 0.235ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.584     0.920    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X87Y52         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=2, routed)           0.235     1.296    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/S01_AXI_wstrb[3][12]
    SLICE_X85Y49         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.859     1.225    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X85Y49         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1036]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.046     1.241    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1036]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1049]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.308%)  route 0.215ns (50.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.584     0.920    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X86Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/Q
                         net (fo=2, routed)           0.215     1.298    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/S01_AXI_wstrb[3][25]
    SLICE_X83Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.343 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1049]_i_1/O
                         net (fo=1, routed)           0.000     1.343    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1049]_i_1_n_0
    SLICE_X83Y48         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1049]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.859     1.225    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X83Y48         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1049]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X83Y48         FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1049]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.018%)  route 0.240ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.548     0.884    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X47Y69         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.240     1.264    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[4]
    SLICE_X51Y68         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.811     1.177    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X51Y68         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.066     1.208    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.633     0.969    system_i/SketchIP_1080p_0/inst/IC/lB3/axi_clk
    SLICE_X37Y116        FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/Q
                         net (fo=399, routed)         0.129     1.239    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/ADDRD4
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.903     1.269    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/WCLK
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.287     0.982    
    SLICE_X36Y116        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.182    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.633     0.969    system_i/SketchIP_1080p_0/inst/IC/lB3/axi_clk
    SLICE_X37Y116        FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/Q
                         net (fo=399, routed)         0.129     1.239    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/ADDRD4
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.903     1.269    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/WCLK
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMB/CLK
                         clock pessimism             -0.287     0.982    
    SLICE_X36Y116        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.182    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.633     0.969    system_i/SketchIP_1080p_0/inst/IC/lB3/axi_clk
    SLICE_X37Y116        FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/Q
                         net (fo=399, routed)         0.129     1.239    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/ADDRD4
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.903     1.269    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/WCLK
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMC/CLK
                         clock pessimism             -0.287     0.982    
    SLICE_X36Y116        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.182    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.267%)  route 0.129ns (47.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.633     0.969    system_i/SketchIP_1080p_0/inst/IC/lB3/axi_clk
    SLICE_X37Y116        FDRE                                         r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  system_i/SketchIP_1080p_0/inst/IC/lB3/wrPntr_reg[4]_rep/Q
                         net (fo=399, routed)         0.129     1.239    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/ADDRD4
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.903     1.269    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/WCLK
    SLICE_X36Y116        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMD/CLK
                         clock pessimism             -0.287     0.982    
    SLICE_X36Y116        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.182    system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.552     0.888    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y53         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=100, routed)         0.170     1.198    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X50Y53         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.820     1.186    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X50Y53         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.552     0.888    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y53         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=100, routed)         0.170     1.198    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X50Y53         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.820     1.186    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X50Y53         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y24   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y24   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y116  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1792_1855_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y116  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1792_1855_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y145  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_384_447_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y145  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y145  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y145  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_384_447_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y114  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1856_1919_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y114  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1856_1919_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y114  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1856_1919_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y114  system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1856_1919_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y142  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y142  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y143  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y143  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y143  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1792_1855_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1792_1855_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y143  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y127  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y127  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.396ns (24.007%)  route 4.419ns (75.993%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          1.722     3.893    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.017 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.557     4.575    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.699 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.769     5.468    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.116     5.584 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.375     5.959    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.328     6.287 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.548     6.835    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.959 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_i_2/O
                         net (fo=1, routed)           0.447     7.406    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg
    SLICE_X36Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.530 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     7.530    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_empty_i0
    SLICE_X36Y30         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X36Y30         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
                         clock pessimism              0.000     8.218    
                         clock uncertainty           -0.114     8.104    
    SLICE_X36Y30         FDSE (Setup_fdse_C_D)        0.077     8.181    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.148ns (21.536%)  route 4.183ns (78.464%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 8.264 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          1.722     3.893    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.017 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.557     4.575    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.699 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.769     5.468    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.116     5.584 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.375     5.959    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.328     6.287 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.759     7.046    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X2Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.527     8.264    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.264    
                         clock uncertainty           -0.114     8.149    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.706    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.148ns (21.776%)  route 4.124ns (78.224%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.260 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          1.722     3.893    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.017 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.557     4.575    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.699 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.769     5.468    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.116     5.584 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.375     5.959    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.328     6.287 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.700     6.987    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.523     8.260    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.260    
                         clock uncertainty           -0.114     8.145    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.702    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.148ns (21.696%)  route 4.143ns (78.304%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 8.264 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          1.722     3.893    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.017 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.557     4.575    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.699 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.769     5.468    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.116     5.584 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.385     5.969    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X36Y32         LUT3 (Prop_lut3_I2_O)        0.328     6.297 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.709     7.006    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X2Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.527     8.264    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y14         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.264    
                         clock uncertainty           -0.114     8.149    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.789    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.148ns (21.869%)  route 4.101ns (78.131%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.260 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          1.722     3.893    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.017 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.557     4.575    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.699 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.769     5.468    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.116     5.584 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.385     5.969    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X36Y32         LUT3 (Prop_lut3_I2_O)        0.328     6.297 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.667     6.964    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.523     8.260    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.260    
                         clock uncertainty           -0.114     8.145    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.785    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.029ns (19.765%)  route 4.177ns (80.235%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 8.287 - 6.734 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.713     1.716    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X56Y89         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           2.152     4.324    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.448 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          0.808     5.256    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X80Y37         LUT2 (Prop_lut2_I0_O)        0.117     5.373 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.523     5.897    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X79Y36         LUT4 (Prop_lut4_I0_O)        0.332     6.229 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.693     6.922    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.550     8.287    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.000     8.287    
                         clock uncertainty           -0.114     8.173    
    SLICE_X78Y32         FDRE (Setup_fdre_C_R)       -0.429     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.029ns (19.765%)  route 4.177ns (80.235%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 8.287 - 6.734 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.713     1.716    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X56Y89         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           2.152     4.324    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.448 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          0.808     5.256    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X80Y37         LUT2 (Prop_lut2_I0_O)        0.117     5.373 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.523     5.897    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X79Y36         LUT4 (Prop_lut4_I0_O)        0.332     6.229 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.693     6.922    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.550     8.287    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.000     8.287    
                         clock uncertainty           -0.114     8.173    
    SLICE_X78Y32         FDRE (Setup_fdre_C_R)       -0.429     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.029ns (19.765%)  route 4.177ns (80.235%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 8.287 - 6.734 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.713     1.716    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X56Y89         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           2.152     4.324    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.448 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          0.808     5.256    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X80Y37         LUT2 (Prop_lut2_I0_O)        0.117     5.373 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.523     5.897    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X79Y36         LUT4 (Prop_lut4_I0_O)        0.332     6.229 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.693     6.922    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.550     8.287    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.000     8.287    
                         clock uncertainty           -0.114     8.173    
    SLICE_X78Y32         FDRE (Setup_fdre_C_R)       -0.429     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.029ns (19.765%)  route 4.177ns (80.235%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 8.287 - 6.734 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.713     1.716    system_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X56Y89         FDRE                                         r  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.456     2.172 f  system_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           2.152     4.324    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.448 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=56, routed)          0.808     5.256    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X80Y37         LUT2 (Prop_lut2_I0_O)        0.117     5.373 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.523     5.897    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X79Y36         LUT4 (Prop_lut4_I0_O)        0.332     6.229 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.693     6.922    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.550     8.287    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X78Y32         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.000     8.287    
                         clock uncertainty           -0.114     8.173    
    SLICE_X78Y32         FDRE (Setup_fdre_C_R)       -0.429     7.744    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.091ns (22.678%)  route 3.720ns (77.322%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.219 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.712     1.715    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X55Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=29, routed)          0.689     2.860    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X55Y59         LUT2 (Prop_lut2_I0_O)        0.150     3.010 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.589     4.600    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.332     4.932 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.900     5.832    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.153     5.985 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.541     6.526    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X38Y31         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.482     8.219    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X38Y31         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/C
                         clock pessimism              0.000     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.727     7.378    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  0.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1098]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.555     0.557    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X42Y33         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1098]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1098]/Q
                         net (fo=1, routed)           0.257     0.978    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.861     0.863    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.233     0.630    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     0.926    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.586%)  route 0.244ns (63.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.558     0.560    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X45Y95         FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.244     0.945    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[18]
    SLICE_X53Y92         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.821     0.823    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X53Y92         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.070     0.888    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.332%)  route 0.247ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.558     0.560    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X45Y95         FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.247     0.948    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[16]
    SLICE_X52Y90         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.821     0.823    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y90         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.072     0.890    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.149%)  route 0.266ns (61.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.556     0.558    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X46Y34         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.266     0.987    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.861     0.863    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.233     0.630    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.296     0.926    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.131%)  route 0.235ns (55.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.553     0.555    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X53Y58         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/Q
                         net (fo=4, routed)           0.235     0.931    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[14]
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.045     0.976 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer[1075]_i_1__0/O
                         net (fo=1, routed)           0.000     0.976    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/exit_araddr[14]
    SLICE_X44Y59         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.825     0.827    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/aclk
    SLICE_X44Y59         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.092     0.914    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.860%)  route 0.316ns (69.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.559     0.561    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X35Y58         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1112]/Q
                         net (fo=1, routed)           0.316     1.018    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIB1
    SLICE_X34Y49         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.829     0.831    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X34Y49         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.955    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.700%)  route 0.221ns (63.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.555     0.557    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_clk
    SLICE_X49Y89         FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.221     0.905    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_awaddr[5]
    SLICE_X52Y88         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.820     0.822    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y88         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[7]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.023     0.840    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1118]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.666%)  route 0.319ns (69.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.557     0.559    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X37Y58         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1118]/Q
                         net (fo=1, routed)           0.319     1.018    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIB1
    SLICE_X36Y45         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.827     0.829    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X36Y45         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
                         clock pessimism              0.000     0.829    
    SLICE_X36Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.953    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.859%)  route 0.302ns (68.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.552     0.554    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X41Y30         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1071]/Q
                         net (fo=1, routed)           0.302     0.996    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.861     0.863    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.233     0.630    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.926    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.242%)  route 0.259ns (64.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.558     0.560    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X43Y94         FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.259     0.960    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[21]
    SLICE_X52Y90         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12813, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.821     0.823    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y90         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.071     0.889    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y6      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y6      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y6      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y14     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y14     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y6      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X58Y46     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X36Y46     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X36Y46     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y45     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.121%)  route 1.435ns (75.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.435     1.891    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X35Y97         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.312ns  (logic 0.478ns (36.444%)  route 0.834ns (63.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.834     1.312    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X50Y39         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.229     6.505    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.845     1.301    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X48Y38         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.845     1.301    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X48Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.965%)  route 0.811ns (61.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.811     1.329    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X62Y53         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)       -0.061     6.673    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.673    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.713%)  route 0.692ns (62.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.692     1.111    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X56Y35         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)       -0.268     6.466    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.388%)  route 0.797ns (63.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.797     1.253    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X31Y51         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.245ns  (logic 0.518ns (41.596%)  route 0.727ns (58.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.727     1.245    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X48Y38         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.056%)  route 0.627ns (59.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.627     1.046    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X35Y69         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X35Y69         FDRE (Setup_fdre_C_D)       -0.266     6.468    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.037%)  route 0.775ns (62.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.775     1.231    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X59Y37         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)       -0.071     6.663    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  5.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.425ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.470ns  (logic 0.518ns (35.243%)  route 0.952ns (64.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.952     1.470    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X64Y39         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.659%)  route 0.984ns (68.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.984     1.440    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X56Y43         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.845     1.301    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X56Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.535%)  route 0.827ns (64.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.827     1.283    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X56Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.246%)  route 0.802ns (63.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.802     1.258    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X29Y72         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.906%)  route 0.850ns (65.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.850     1.306    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X22Y34         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.592%)  route 0.790ns (63.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.790     1.246    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X57Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y46         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.904%)  route 0.586ns (55.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.586     1.064    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X31Y48         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.264     9.736    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.970%)  route 0.609ns (56.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.609     1.087    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X20Y34         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y34         FDRE (Setup_fdre_C_D)       -0.217     9.783    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.554%)  route 0.614ns (59.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.614     1.033    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X40Y63         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.702    





