# system info address_decode_master_0 on 2018.10.17.11:00:02
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for address_decode_master_0 on 2018.10.17.11:00:02
files:
filepath,kind,attributes,module,is_top
sim/address_decode_master_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decode_master_0,true
altera_jtag_avalon_master_181/sim/address_decode_master_0_altera_jtag_avalon_master_181_2tlssti.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decode_master_0_altera_jtag_avalon_master_181_2tlssti,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_avalon_st_jtag_interface,false
timing_adapter_181/sim/address_decode_master_0_timing_adapter_181_5bygnli.sv,SYSTEM_VERILOG,,address_decode_master_0_timing_adapter_181_5bygnli,false
altera_avalon_sc_fifo_181/sim/address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i.v,VERILOG,,address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i,false
altera_avalon_st_bytes_to_packets_181/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_181/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_181/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_181/sim/address_decode_master_0_channel_adapter_181_brosi3y.sv,SYSTEM_VERILOG,,address_decode_master_0_channel_adapter_181_brosi3y,false
channel_adapter_181/sim/address_decode_master_0_channel_adapter_181_imsynky.sv,SYSTEM_VERILOG,,address_decode_master_0_channel_adapter_181_imsynky,false
altera_reset_controller_181/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
address_decode_master_0.address_decode_master_0,address_decode_master_0_altera_jtag_avalon_master_181_2tlssti
address_decode_master_0.address_decode_master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
address_decode_master_0.address_decode_master_0.timing_adt,address_decode_master_0_timing_adapter_181_5bygnli
address_decode_master_0.address_decode_master_0.fifo,address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i
address_decode_master_0.address_decode_master_0.b2p,altera_avalon_st_bytes_to_packets
address_decode_master_0.address_decode_master_0.p2b,altera_avalon_st_packets_to_bytes
address_decode_master_0.address_decode_master_0.transacto,altera_avalon_packets_to_master
address_decode_master_0.address_decode_master_0.b2p_adapter,address_decode_master_0_channel_adapter_181_brosi3y
address_decode_master_0.address_decode_master_0.p2b_adapter,address_decode_master_0_channel_adapter_181_imsynky
address_decode_master_0.address_decode_master_0.rst_controller,altera_reset_controller
