// Seed: 2811610736
module module_0 (
    output logic id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3
);
  parameter id_5 = (-1 - id_2);
  assign id_0 = 1'b0;
  wire id_6;
  bit id_7, id_8;
  id_9(
      id_3, 1
  );
  final id_0 <= -1;
  assign id_6 = id_5;
  always id_7 <= id_7;
  tri  id_10;
  wire id_11;
  assign id_10 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wand  id_4
);
  always id_0 <= -1'd0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
