// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_mul_body (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [31:0] aux_q0;
reg   [31:0] aux_load_reg_340;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln75_fu_223_p2;
reg   [0:0] and_ln75_reg_363;
wire    ap_CS_fsm_state12;
wire   [1:0] empty_fu_232_p1;
reg   [1:0] empty_reg_367;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln90_fu_237_p2;
reg   [0:0] icmp_ln90_reg_373;
wire   [1:0] xor_ln90_fu_243_p2;
reg   [1:0] xor_ln90_reg_377;
wire   [0:0] icmp_ln102_fu_262_p2;
reg   [0:0] icmp_ln102_reg_382;
wire    ap_CS_fsm_state15;
wire   [2:0] select_ln102_fu_284_p3;
reg   [2:0] select_ln102_reg_386;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
reg   [31:0] aux_d0;
reg    aux_ce1;
wire   [31:0] aux_q1;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_ready;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_address0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_ce0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_we0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_d0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_ready;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_we0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_d0;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address1;
wire    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce1;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_ready;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_address0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_ce0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_2_03_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_2_03_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_1_02_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_1_02_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_0_01_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_0_01_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_ready;
wire    grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_ready;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2932_phi_fu_95_p4;
reg   [1:0] base_0_lcssa_i2932_reg_91;
wire   [1:0] base_fu_255_p2;
reg    ap_block_state15_on_subcall_done;
reg    grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg;
reg    grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state11;
wire   [31:0] bitcast_ln75_fu_188_p1;
wire   [7:0] tmp_3_fu_191_p4;
wire   [22:0] trunc_ln75_fu_201_p1;
wire   [0:0] icmp_ln75_1_fu_211_p2;
wire   [0:0] icmp_ln75_fu_205_p2;
wire   [0:0] or_ln75_fu_217_p2;
wire   [0:0] grp_fu_159_p2;
wire   [1:0] sub_ln90_fu_250_p2;
wire   [2:0] zext_ln102_fu_268_p1;
wire   [0:0] icmp_ln102_1_fu_272_p2;
wire   [2:0] add_ln102_fu_278_p2;
reg    ap_predicate_op71_call_state16;
reg    ap_block_state16_on_subcall_done;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg = 1'b0;
end

main_mul_body_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(aux_d0),
    .q0(aux_q0),
    .address1(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address1),
    .ce1(aux_ce1),
    .q1(aux_q1)
);

main_mul_body_Pipeline_VITIS_LOOP_165_1 grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_ready),
    .aux_address0(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_address0),
    .aux_ce0(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_ce0),
    .aux_we0(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_we0),
    .aux_d0(grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_d0)
);

main_mul_body_Pipeline_VITIS_LOOP_168_2 grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_ready),
    .aux_load(aux_load_reg_340),
    .aux_address0(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address0),
    .aux_ce0(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce0),
    .aux_we0(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_we0),
    .aux_d0(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_d0),
    .aux_address1(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address1),
    .aux_ce1(grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce1),
    .aux_q1(aux_q1)
);

main_mul_body_Pipeline_VITIS_LOOP_176_4 grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_ready),
    .aux_address0(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_address0),
    .aux_ce0(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_ce0),
    .aux_q0(aux_q0),
    .num_res_2_03_out(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_2_03_out),
    .num_res_2_03_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_2_03_out_ap_vld),
    .num_res_1_02_out(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_1_02_out_ap_vld),
    .num_res_0_01_out(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_0_01_out),
    .num_res_0_01_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_0_01_out_ap_vld)
);

main_mul_body_Pipeline_VITIS_LOOP_21_1 grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_ready),
    .num_res_0_01_reload(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_0_01_out),
    .num_res_1_02_reload(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_1_02_out),
    .num_res_2_03_reload(grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_num_res_2_03_out),
    .agg_result_num_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out),
    .agg_result_num_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out_ap_vld),
    .agg_result_num12_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out),
    .agg_result_num12_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out_ap_vld),
    .agg_result_num2_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out_ap_vld)
);

main_mul_body_Pipeline_VITIS_LOOP_82_1 grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_ready),
    .agg_result_num_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out),
    .agg_result_num12_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out),
    .idx_tmp_out(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out_ap_vld)
);

main_mul_body_Pipeline_VITIS_LOOP_90_2 grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_ready),
    .agg_result_num12_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num2_0_out),
    .agg_result_num_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out),
    .zext_ln90(empty_reg_367),
    .xor_ln90(xor_ln90_reg_377)
);

main_mul_body_Pipeline_VITIS_LOOP_102_3 grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_ready),
    .zext_ln102(base_0_lcssa_i2932_reg_91),
    .zext_ln102_2(select_ln102_reg_386)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_159_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done) & ((icmp_ln102_fu_262_p2 == 1'd0) | (icmp_ln90_reg_373 == 1'd0)))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_223_p2) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln90_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_262_p2 == 1'd0) & (icmp_ln90_reg_373 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done))) begin
        base_0_lcssa_i2932_reg_91 <= base_fu_255_p2;
    end else if (((icmp_ln90_fu_237_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        base_0_lcssa_i2932_reg_91 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln75_reg_363 <= and_ln75_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_load_reg_340 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_reg_367 <= empty_fu_232_p1;
        icmp_ln90_reg_373 <= icmp_ln90_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_373 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln102_reg_382 <= icmp_ln102_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln102_fu_262_p2 == 1'd0) | (icmp_ln90_reg_373 == 1'd0)))) begin
        select_ln102_reg_386 <= select_ln102_fu_284_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        xor_ln90_reg_377 <= xor_ln90_fu_243_p2;
    end
end

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_262_p2 == 1'd0) & (icmp_ln90_reg_373 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_base_0_lcssa_i2932_phi_fu_95_p4 = base_fu_255_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2932_phi_fu_95_p4 = base_0_lcssa_i2932_reg_91;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        aux_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_address0 = grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_address0 = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_address0 = grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        aux_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_ce0 = grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_ce0 = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_ce0 = grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_ce1 = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_ce1;
    end else begin
        aux_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_d0 = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_d0 = grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_d0;
    end else begin
        aux_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_we0 = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_aux_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_we0 = grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln75_fu_223_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_278_p2 = (zext_ln102_fu_268_p1 + 3'd1);

assign and_ln75_fu_223_p2 = (or_ln75_fu_217_p2 & grp_fu_159_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state15_on_subcall_done = ((icmp_ln90_reg_373 == 1'd1) & (grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((ap_predicate_op71_call_state16 == 1'b1) & (grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op71_call_state16 = (((icmp_ln102_reg_382 == 1'd0) & (1'd1 == and_ln75_reg_363)) | ((1'd1 == and_ln75_reg_363) & (icmp_ln90_reg_373 == 1'd0)));
end

assign base_fu_255_p2 = (sub_ln90_fu_250_p2 + 2'd1);

assign bitcast_ln75_fu_188_p1 = grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_agg_result_num_0_out;

assign empty_fu_232_p1 = grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out[1:0];

assign grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_102_3_fu_152_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_165_1_fu_103_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_168_2_fu_109_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_176_4_fu_117_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_125_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_90_2_fu_143_ap_start_reg;

assign icmp_ln102_1_fu_272_p2 = ((ap_phi_mux_base_0_lcssa_i2932_phi_fu_95_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_262_p2 = ((base_fu_255_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_211_p2 = ((trunc_ln75_fu_201_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_205_p2 = ((tmp_3_fu_191_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_237_p2 = ((grp_mul_body_Pipeline_VITIS_LOOP_82_1_fu_135_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln75_fu_217_p2 = (icmp_ln75_fu_205_p2 | icmp_ln75_1_fu_211_p2);

assign select_ln102_fu_284_p3 = ((icmp_ln102_1_fu_272_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_278_p2);

assign sub_ln90_fu_250_p2 = ($signed(2'd2) - $signed(empty_reg_367));

assign tmp_3_fu_191_p4 = {{bitcast_ln75_fu_188_p1[30:23]}};

assign trunc_ln75_fu_201_p1 = bitcast_ln75_fu_188_p1[22:0];

assign xor_ln90_fu_243_p2 = (empty_fu_232_p1 ^ 2'd3);

assign zext_ln102_fu_268_p1 = ap_phi_mux_base_0_lcssa_i2932_phi_fu_95_p4;

endmodule //main_mul_body
