+incdir+"../rtl/"+"../sim/"

../rtl/adder.sv
../rtl/divider.sv
../rtl/operation2.sv


../sim/testbench_operation2.sv

+access+rw