Here's a little Python script that grabs some info on what goes into a module and what it spits out, then cooks up the Verilog module body for you.
