[
 {
  "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
  "InstLine" : 1,
  "InstName" : "Top",
  "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
  "ModuleLine" : 1,
  "ModuleName" : "Top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
    "InstLine" : 28,
    "InstName" : "cpu_clk_gen",
    "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/cpu_rpll/cpu_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "cpu_rpll"
   },
   {
    "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
    "InstLine" : 32,
    "InstName" : "dvi_clk_gen",
    "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/dvi_clkdiv/dvi_clkdiv.v",
    "ModuleLine" : 10,
    "ModuleName" : "dvi_clkdiv"
   },
   {
    "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
    "InstLine" : 38,
    "InstName" : "core",
    "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Core.sv",
    "ModuleLine" : 3,
    "ModuleName" : "veryl_Core",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Core.sv",
      "InstLine" : 46,
      "InstName" : "io_bus",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
      "ModuleLine" : 1,
      "ModuleName" : "veryl_IOBus",
      "SubInsts" : [
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
        "InstLine" : 42,
        "InstName" : "uart_tx",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Uart.sv",
        "ModuleLine" : 1,
        "ModuleName" : "veryl_UartTx"
       },
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
        "InstLine" : 53,
        "InstName" : "uart_rx",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Uart.sv",
        "ModuleLine" : 45,
        "ModuleName" : "veryl_UartRx"
       },
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
        "InstLine" : 65,
        "InstName" : "gpout",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/GeneralPurposeOutput.sv",
        "ModuleLine" : 1,
        "ModuleName" : "veryl_GeneralPurposeOutput"
       },
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
        "InstLine" : 79,
        "InstName" : "counter",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/ClkCounter.sv",
        "ModuleLine" : 1,
        "ModuleName" : "veryl_ClkCounter"
       },
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/IOBus.sv",
        "InstLine" : 96,
        "InstName" : "vc",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/VideoController.sv",
        "ModuleLine" : 44,
        "ModuleName" : "veryl_VideoControllerColTable",
        "SubInsts" : [
         {
          "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/VideoController.sv",
          "InstLine" : 121,
          "InstName" : "vram_sync",
          "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Vram.sv",
          "ModuleLine" : 1,
          "ModuleName" : "veryl_VramSync"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Core.sv",
      "InstLine" : 77,
      "InstName" : "m_inst_mod",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
      "ModuleLine" : 41,
      "ModuleName" : "veryl_IMemSync",
      "SubInsts" : [
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
        "InstLine" : 68,
        "InstName" : "div6_a",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
        "ModuleLine" : 20,
        "ModuleName" : "veryl_Div6"
       },
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
        "InstLine" : 73,
        "InstName" : "div6_b",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
        "ModuleLine" : 20,
        "ModuleName" : "veryl_Div6"
       }
      ]
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Core.sv",
      "InstLine" : 92,
      "InstName" : "m_data_mod",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Mem.sv",
      "ModuleLine" : 211,
      "ModuleName" : "veryl_DMemSync"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Core.sv",
      "InstLine" : 345,
      "InstName" : "alu",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/target/Alu.sv",
      "ModuleLine" : 1,
      "ModuleName" : "veryl_Alu"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
    "InstLine" : 45,
    "InstName" : "dvi_x5_clk_gen",
    "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/dvi_x5_rpll/dvi_x5_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "dvi_x5_rpll"
   },
   {
    "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/Top.sv",
    "InstLine" : 59,
    "InstName" : "u_tx",
    "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
    "ModuleLine" : 1397,
    "ModuleName" : "hdmi_tx",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1544,
      "InstName" : "gen_intgen.u_delay",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 235,
      "ModuleName" : "hdmi_tx_delay"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1598,
      "InstName" : "gen_audio.u_audio",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 291,
      "ModuleName" : "hdmi_tx_audiopacket_submodule",
      "SubInsts" : [
       {
        "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
        "InstLine" : 473,
        "InstName" : "u_fifo",
        "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
        "ModuleLine" : 126,
        "ModuleName" : "hdmi_tx_scfifo"
       }
      ]
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1631,
      "InstName" : "gen_info.u_info",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 544,
      "ModuleName" : "hdmi_tx_infopacket_submodule"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1671,
      "InstName" : "gen_data.u_data",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 840,
      "ModuleName" : "hdmi_tx_dataisland_submodule"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1745,
      "InstName" : "gen_enc[0].u",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 1037,
      "ModuleName" : "hdmi_tx_tmds_encoder_submodule"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1745,
      "InstName" : "gen_enc[1].u",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 1037,
      "ModuleName" : "hdmi_tx_tmds_encoder_submodule"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1745,
      "InstName" : "gen_enc[2].u",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 1037,
      "ModuleName" : "hdmi_tx_tmds_encoder_submodule"
     },
     {
      "InstFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "InstLine" : 1766,
      "InstName" : "u_ser",
      "ModuleFile" : "C:/Users/wakuto/Documents/Gowin/shinrabansho_fpga/src/ip/hdmi_tx_gw.vhd",
      "ModuleLine" : 1249,
      "ModuleName" : "hdmi_tx_pdiff_submodule"
     }
    ]
   }
  ]
 }
]