/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2017-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#ifndef _AMDGPU_ASIC_H
#define _AMDGPU_ASIC_H

#define ATI_VENDOR_ID         0x1002
#define AMD_VENDOR_ID         0x1022

// AMDGPU_VENDOR_IS_AMD(vendorId)
#define AMDGPU_VENDOR_IS_AMD(v) ((v == ATI_VENDOR_ID) || (v == AMD_VENDOR_ID))

#define FAMILY_UNKNOWN 0x00
#define FAMILY_TN      0x69
#define FAMILY_SI      0x6E
#define FAMILY_CI      0x78
#define FAMILY_KV      0x7D
#define FAMILY_VI      0x82
#define FAMILY_POLARIS 0x82
#define FAMILY_CZ      0x87
#define FAMILY_AI      0x8D
#define FAMILY_RV      0x8E
#define FAMILY_NV      0x8F
#define FAMILY_NV3     0x91
#define FAMILY_RMB     0x92
#define FAMILY_PHX     0x94
#define FAMILY_RPL     0x95
#define FAMILY_MDN     0x97

// AMDGPU_FAMILY_IS(familyId, familyName)
#define FAMILY_IS(f, fn)     (f == FAMILY_##fn)
#define FAMILY_IS_TN(f)      FAMILY_IS(f, TN)
#define FAMILY_IS_SI(f)      FAMILY_IS(f, SI)
#define FAMILY_IS_CI(f)      FAMILY_IS(f, CI)
#define FAMILY_IS_KV(f)      FAMILY_IS(f, KV)
#define FAMILY_IS_VI(f)      FAMILY_IS(f, VI)
#define FAMILY_IS_POLARIS(f) FAMILY_IS(f, POLARIS)
#define FAMILY_IS_CZ(f)      FAMILY_IS(f, CZ)
#define FAMILY_IS_AI(f)      FAMILY_IS(f, AI)
#define FAMILY_IS_RV(f)      FAMILY_IS(f, RV)

// Gfx10.x
#define FAMILY_IS_NV(f)      FAMILY_IS(f, NV)
#define FAMILY_IS_RMB(f)     FAMILY_IS(f, RMB)
#define FAMILY_IS_RPL(f)     FAMILY_IS(f, RPL)
#define FAMILY_IS_MDN(f)     FAMILY_IS(f, MDN)

// Gfx11.0
#define FAMILY_IS_NV3(f)     FAMILY_IS(f, NV3)
#define FAMILY_IS_PHX(f)     FAMILY_IS(f, PHX)

#define AMDGPU_UNKNOWN          0xFF

#define AMDGPU_TAHITI_RANGE     0x05, 0x14
#define AMDGPU_PITCAIRN_RANGE   0x15, 0x28
#define AMDGPU_CAPEVERDE_RANGE  0x29, 0x3C
#define AMDGPU_OLAND_RANGE      0x3C, 0x46
#define AMDGPU_HAINAN_RANGE     0x46, 0xFF

#define AMDGPU_BONAIRE_RANGE    0x14, 0x28
#define AMDGPU_HAWAII_RANGE     0x28, 0x3C

#define AMDGPU_SPECTRE_RANGE    0x01, 0x41
#define AMDGPU_SPOOKY_RANGE     0x41, 0x81
#define AMDGPU_KALINDI_RANGE    0x81, 0xA1
#define AMDGPU_GODAVARI_RANGE   0xA1, 0xC0

#define AMDGPU_ICELAND_RANGE    0x01, 0x14
#define AMDGPU_TONGA_RANGE      0x14, 0x28
#define AMDGPU_FIJI_RANGE       0x3C, 0x50

#define AMDGPU_POLARIS10_RANGE  0x50, 0x5A
#define AMDGPU_POLARIS11_RANGE  0x5A, 0x64
#define AMDGPU_POLARIS12_RANGE  0x64, 0x6E

#define AMDGPU_CARRIZO_RANGE    0x01, 0x21
#define AMDGPU_BRISTOL_RANGE    0x10, 0x21
#define AMDGPU_STONEY_RANGE     0x61, 0xFF

#define AMDGPU_VEGA10_RANGE     0x01, 0x14
#define AMDGPU_VEGA12_RANGE     0x14, 0x28
#define AMDGPU_VEGA20_RANGE     0x28, 0xFF

#define AMDGPU_RAVEN_RANGE      0x01, 0x81
#define AMDGPU_RAVEN2_RANGE     0x81, 0x90
#define AMDGPU_RENOIR_RANGE     0x91, 0xFF

// Gfx10.1
#define AMDGPU_NAVI10_RANGE        0x01, 0x0A
#define AMDGPU_NAVI12_RANGE        0x0A, 0x14
#define AMDGPU_NAVI14_RANGE        0x14, 0x28

// Gfx10.3
#define AMDGPU_NAVI21_RANGE        0x28, 0x32
#define AMDGPU_NAVI22_RANGE        0x32, 0x3C
#define AMDGPU_NAVI23_RANGE        0x3C, 0x46
#define AMDGPU_NAVI24_RANGE        0x46, 0x50
#define AMDGPU_REMBRANDT_RANGE     0x01, 0xff
#define AMDGPU_RAPHAEL_RANGE       0x01, 0xff
#define AMDGPU_MENDOCINO_RANGE     0x01, 0xff

// Gfx11.0
#define AMDGPU_NAVI31_RANGE        0x01, 0x10
#define AMDGPU_NAVI33_RANGE        0x10, 0x20
#define AMDGPU_NAVI32_RANGE        0x20, 0xff
#define AMDGPU_PHOENIX1_RANGE      0x01, 0x80
#define AMDGPU_PHOENIX2_RANGE      0x80, 0xC0

#define AMDGPU_EXPAND_FIX(x) x
#define AMDGPU_RANGE_HELPER(val, min, max) ((val >= min) && (val < max))
#define AMDGPU_IN_RANGE(val, ...)   AMDGPU_EXPAND_FIX(AMDGPU_RANGE_HELPER(val, __VA_ARGS__))

// ASICREV_IS(eRevisionId, revisionName)
#define ASICREV_IS(r, rn)              AMDGPU_IN_RANGE(r, AMDGPU_##rn##_RANGE)
#define ASICREV_IS_TAHITI_P(r)         ASICREV_IS(r, TAHITI)
#define ASICREV_IS_PITCAIRN_PM(r)      ASICREV_IS(r, PITCAIRN)
#define ASICREV_IS_CAPEVERDE_M(r)      ASICREV_IS(r, CAPEVERDE)
#define ASICREV_IS_OLAND_M(r)          ASICREV_IS(r, OLAND)
#define ASICREV_IS_HAINAN_V(r)         ASICREV_IS(r, HAINAN)

#define ASICREV_IS_BONAIRE_M(r)        ASICREV_IS(r, BONAIRE)
#define ASICREV_IS_HAWAII_P(r)         ASICREV_IS(r, HAWAII)

#define ASICREV_IS_SPECTRE(r)          ASICREV_IS(r, SPECTRE)
#define ASICREV_IS_SPOOKY(r)           ASICREV_IS(r, SPOOKY)
#define ASICREV_IS_KALINDI(r)          ASICREV_IS(r, KALINDI)
#define ASICREV_IS_KALINDI_GODAVARI(r) ASICREV_IS(r, GODAVARI)

#define ASICREV_IS_ICELAND_M(r)        ASICREV_IS(r, ICELAND)
#define ASICREV_IS_TONGA_P(r)          ASICREV_IS(r, TONGA)
#define ASICREV_IS_FIJI_P(r)           ASICREV_IS(r, FIJI)

#define ASICREV_IS_POLARIS10_P(r)      ASICREV_IS(r, POLARIS10)
#define ASICREV_IS_POLARIS11_M(r)      ASICREV_IS(r, POLARIS11)
#define ASICREV_IS_POLARIS12_V(r)      ASICREV_IS(r, POLARIS12)

#define ASICREV_IS_CARRIZO(r)          ASICREV_IS(r, CARRIZO)
#define ASICREV_IS_CARRIZO_BRISTOL(r)  ASICREV_IS(r, BRISTOL)
#define ASICREV_IS_STONEY(r)           ASICREV_IS(r, STONEY)

#define ASICREV_IS_VEGA10_M(r)         ASICREV_IS(r, VEGA10)
#define ASICREV_IS_VEGA10_P(r)         ASICREV_IS(r, VEGA10)
#define ASICREV_IS_VEGA12_P(r)         ASICREV_IS(r, VEGA12)
#define ASICREV_IS_VEGA12_p(r)         ASICREV_IS(r, VEGA12)
#define ASICREV_IS_VEGA20_P(r)         ASICREV_IS(r, VEGA20)

#define ASICREV_IS_RAVEN(r)            ASICREV_IS(r, RAVEN)
#define ASICREV_IS_RAVEN2(r)           ASICREV_IS(r, RAVEN2)
#define ASICREV_IS_RENOIR(r)           ASICREV_IS(r, RENOIR)

// Gfx10.1
#define ASICREV_IS_NAVI10(r)           ASICREV_IS(r, NAVI10)
#define ASICREV_IS_NAVI12(r)           ASICREV_IS(r, NAVI12)
#define ASICREV_IS_NAVI14(r)           ASICREV_IS(r, NAVI14)

// Gfx10.3
#define ASICREV_IS_NAVI21(r)           ASICREV_IS(r, NAVI21)
#define ASICREV_IS_NAVI22(r)           ASICREV_IS(r, NAVI22)
#define ASICREV_IS_NAVI23(r)           ASICREV_IS(r, NAVI23)
#define ASICREV_IS_NAVI24(r)           ASICREV_IS(r, NAVI24)
#define ASICREV_IS_REMBRANDT(r)        ASICREV_IS(r, REMBRANDT)
#define ASICREV_IS_RAPHAEL(r)          ASICREV_IS(r, RAPHAEL)
#define ASICREV_IS_MENDOCINO(r)        ASICREV_IS(r, MENDOCINO)

// Gfx11.0
#define ASICREV_IS_NAVI31(r)           ASICREV_IS(r, NAVI31)
#define ASICREV_IS_NAVI32(r)           ASICREV_IS(r, NAVI32)
#define ASICREV_IS_NAVI33(r)           ASICREV_IS(r, NAVI33)
#define ASICREV_IS_PHOENIX1(r)         ASICREV_IS(r, PHOENIX1)
#define ASICREV_IS_PHOENIX2(r)         ASICREV_IS(r, PHOENIX2)

// AMDGPU_IS(familyId, eRevisionId, familyName, revisionName)
#define AMDGPU_IS(f, r, fn, rn)    (FAMILY_IS(f, fn) && ASICREV_IS(r, rn))
#define AMDGPU_IS_TAHITI(f, r)     AMDGPU_IS(f, r, SI, TAHITI)
#define AMDGPU_IS_PITCAIRN(f, r)   AMDGPU_IS(f, r, SI, PITCAIRN)
#define AMDGPU_IS_CAPEVERDE(f, r)  AMDGPU_IS(f, r, SI, CAPEVERDE)
#define AMDGPU_IS_OLAND(f, r)      AMDGPU_IS(f, r, SI, OLAND)
#define AMDGPU_IS_HAINAN(f, r)     AMDGPU_IS(f, r, SI, HAINAN)

#define AMDGPU_IS_BONAIRE(f, r)    AMDGPU_IS(f, r, CI, BONAIRE)
#define AMDGPU_IS_HAWAII(f, r)     AMDGPU_IS(f, r, CI, HAWAII)

#define AMDGPU_IS_SPECTRE(f, r)    AMDGPU_IS(f, r, KV, SPECTRE)
#define AMDGPU_IS_SPOOKY(f, r)     AMDGPU_IS(f, r, KV, SPOOKY)
#define AMDGPU_IS_KALINDI(f, r)    AMDGPU_IS(f, r, KV, KALINDI)
#define AMDGPU_IS_GODAVARI(f, r)   AMDGPU_IS(f, r, KV, GODAVARI)

#define AMDGPU_IS_ICELAND(f, r)    AMDGPU_IS(f, r, VI, ICELAND)
#define AMDGPU_IS_TONGA(f, r)      AMDGPU_IS(f, r, VI, TONGA)
#define AMDGPU_IS_FIJI(f, r)       AMDGPU_IS(f, r, VI, FIJI)

#define AMDGPU_IS_POLARIS10(f, r)  AMDGPU_IS(f, r, POLARIS, POLARIS10)
#define AMDGPU_IS_POLARIS11(f, r)  AMDGPU_IS(f, r, POLARIS, POLARIS11)
#define AMDGPU_IS_POLARIS12(f, r)  AMDGPU_IS(f, r, POLARIS, POLARIS12)

#define AMDGPU_IS_CARRIZO(f, r)    AMDGPU_IS(f, r, CZ, CARRIZO)
#define AMDGPU_IS_BRISTOL(f, r)    AMDGPU_IS(f, r, CZ, BRISTOL)
#define AMDGPU_IS_STONEY(f, r)     AMDGPU_IS(f, r, CZ, STONEY)

#define AMDGPU_IS_VEGA10(f, r)     AMDGPU_IS(f, r, AI, VEGA10)
#define AMDGPU_IS_VEGA12(f, r)     AMDGPU_IS(f, r, AI, VEGA12)
#define AMDGPU_IS_VEGA20(f, r)     AMDGPU_IS(f, r, AI, VEGA20)

#define AMDGPU_IS_RAVEN(f, r)      AMDGPU_IS(f, r, RV, RAVEN)
#define AMDGPU_IS_RAVEN2(f, r)     AMDGPU_IS(f, r, RV, RAVEN2)
#define AMDGPU_IS_RENOIR(f, r)     AMDGPU_IS(f, r, RV, RENOIR)

// Gfx10.1
#define AMDGPU_IS_NAVI10(f, r)        AMDGPU_IS(f, r, NV, NAVI10)
#define AMDGPU_IS_NAVI12(f, r)        AMDGPU_IS(f, r, NV, NAVI12)
#define AMDGPU_IS_NAVI14(f, r)        AMDGPU_IS(f, r, NV, NAVI14)

// Gfx10.3
#define AMDGPU_IS_NAVI21(f, r)        AMDGPU_IS(f, r, NV, NAVI21)
#define AMDGPU_IS_NAVI22(f, r)        AMDGPU_IS(f, r, NV, NAVI22)
#define AMDGPU_IS_NAVI23(f, r)        AMDGPU_IS(f, r, NV, NAVI23)
#define AMDGPU_IS_NAVI24(f, r)        AMDGPU_IS(f, r, NV, NAVI24)
#define AMDGPU_IS_REMBRANDT(f, r)     AMDGPU_IS(f, r, RMB, REMBRANDT)

// Gfx11.0
#define AMDGPU_IS_NAVI31(f, r)        AMDGPU_IS(f, r, NV3, NAVI31)
#define AMDGPU_IS_NAVI32(f, r)        AMDGPU_IS(f, r, NV3, NAVI32)
#define AMDGPU_IS_NAVI33(f, r)        AMDGPU_IS(f, r, NV3, NAVI33)
#define AMDGPU_IS_PHOENIX1(f, r)      AMDGPU_IS(f, r, PHX, PHOENIX1)
#define AMDGPU_IS_PHOENIX2(f, r)      AMDGPU_IS(f, r, PHX, PHOENIX2)

#define AMDGPU_IS_RAPHAEL(f, r)       AMDGPU_IS(f, r, RPL, RAPHAEL)
#define AMDGPU_IS_MENDOCINO(f, r)     AMDGPU_IS(f, r, MDN, MENDOCINO)

// Device IDs
#define DEVICE_ID_SI_TAHITI_P_6780      0x6780
#define DEVICE_ID_SI_PITCAIRN_PM_6818   0x6818
#define DEVICE_ID_SI_CAPEVERDE_M_683D   0x683D
#define DEVICE_ID_SI_OLAND_M_6611       0x6611
#define DEVICE_ID_SI_HAINAN_V_6660      0x6660

#define DEVICE_ID_CI_BONAIRE_M_6640     0x6640
#define DEVICE_ID_CI_HAWAII_P_67A0      0x67A0
#define DEVICE_ID_CI_HAWAII_P_67A1      0x67A1
#define DEVICE_ID_CI_HAWAII_P_67BE      0x67BE
#define DEVICE_ID_SPECTRE_DESKTOP_130F  0x130F
#define DEVICE_ID_SPOOKY_DESKTOP_1316   0x1316
#define DEVICE_ID_KALINDI__9830         0x9830
#define DEVICE_ID_KV_GODAVARI__9850     0x9850

#define DEVICE_ID_VI_ICELAND_M_6900     0x6900
#define DEVICE_ID_CZ_CARRIZO_9870       0x9870
#define DEVICE_ID_CZ_BRISTOL_9874       0x9874
#define DEVICE_ID_VI_TONGA_P_6920       0x6920
#define DEVICE_ID_VI_TONGA_P_6929       0x6929
#define DEVICE_ID_VI_TONGA_P_692B       0x692B
#define DEVICE_ID_VI_TONGA_P_692F       0x692F
#define DEVICE_ID_VI_FIJI_P_7300        0x7300
#define DEVICE_ID_VI_POLARIS10_P_67DF   0x67DF
#define DEVICE_ID_VI_POLARIS11_M_67EF   0x67EF
#define DEVICE_ID_VI_POLARIS12_V_699F   0x699F
#define DEVICE_ID_ST_98E4               0x98E4

#define DEVICE_ID_AI_VEGA10_P_6860      0x6860
#define DEVICE_ID_RV_15DD               0x15DD
#define DEVICE_ID_AI_VEGA12_P_69A0      0x69A0
#define DEVICE_ID_AI_VEGA20_P_66A0      0x66A0

#define DEVICE_ID_RV2_15D8              0x15D8
#define DEVICE_ID_RENOIR_1636           0x1636

// Gfx10.1
#define DEVICE_ID_NV_NAVI10_P_7310      0x7310
#define DEVICE_ID_NV_NAVI12_P_7360      0x7360
#define DEVICE_ID_NV_NAVI14_M_7340      0x7340

// Gfx10.3
#define DEVICE_ID_RMB_1681              0x1681
#define DEVICE_ID_RPL_164E              0x164E
#define DEVICE_ID_MDN_1506              0x1506

// Gfx11.0
#define DEVICE_ID_NV3_NAVI31_P_73BF     0x73BF
#define DEVICE_ID_NV3_NAVI31_P_744C     0x744C
#define DEVICE_ID_NV32_7C               0x7C
#define DEVICE_ID_NV3_NAVI32_P_73DF     0x73DF
#define DEVICE_ID_NV3_NAVI33_P_73F0     0x73F0
#define DEVICE_ID_PHX1_15BF             0x15BF
#define DEVICE_ID_PHX2_15C8             0x15C8

// DEVICE_IS(deviceId, deviceName)
#define DEVICE_IS(d, dn) (d == DEVICE_ID_##dn)

// Gfx11.0
#define DEVICE_IS_NAVI31(d) (DEVICE_IS(d, NV3_NAVI31_P_744C) | DEVICE_IS(d, NV3_NAVI31_P_73BF))
#define DEVICE_IS_NAVI32(d) DEVICE_IS(d, NV3_NAVI32_P_73DF)

// Revision IDs
#define SI_TAHITI_P_A21              5
#define SI_PITCAIRN_PM_A12          21
#define SI_CAPEVERDE_M_A12          41
#define SI_OLAND_M_A0               60
#define SI_HAINAN_V_A0              70

#define CI_BONAIRE_M_A0             20
#define CI_HAWAII_P_A0              40
#define KV_SPECTRE_A0             0x01
#define KV_SPOOKY_A0              0x41
#define KV_KALINDI_A0             0x81
#define KV_GODAVARI_A0            0xa1

#define VI_ICELAND_M_A0              1
#define CZ_CARRIZO_A0                1
#define CZ_BISTROL_A0             0x10
#define VI_TONGA_P_A1               21
#define VI_FIJI_P_A0                60
#define VI_POLARIS10_P_A0           80
#define VI_POLARIS11_M_A0           90
#define VI_POLARIS12_V_A0          100
#define CZ_STONEY_A0              0x61

#define AI_VEGA10_P_A0               1
#define RAVEN_A0                     1
#define AI_VEGA12_P_A0              20
#define AI_VEGA20_P_A0              40

#define RAVEN2_A0                  0x81
#define RENOIR_A0                  0x91

// Gfx10.1
#define NV_NAVI10_P_A2               3
#define NV_NAVI12_P_A0              10
#define NV_NAVI14_M_A0              20

// Gfx10.3
#define NV_NAVI21_P_A0              40
#define NV_NAVI22_P_A0              50
#define NV_NAVI23_P_A0              60
#define NV_NAVI24_P_A0              70
#define REMBRANDT_B0              0x20
#define RAPHAEL_A0                0x01
#define MENDOCINO_A0              0x01

// Gfx11.0
#define NAVI31_P_A0               0x01
#define NAVI33_P_A0               0x10
#define NAVI32_P_A0               0x20
#define PHOENIX1_A0               0x01
#define PHOENIX2_A0               0x80

// SPIN_IS(revisionId, revisionName)
#define SPIN_IS(r, rn) (r == rn)

// Gfx11.0
#define SPIN_IS_NAVI31_A0(r) SPIN_IS(r, NAVI31_P_A0)
#define SPIN_IS_NAVI32_A0(r) SPIN_IS(r, NAVI32_P_A0)

// PRIDs
#define PRID_SI_TAHITI              0x00
#define PRID_SI_PITCAIRN            0x00
#define PRID_SI_CAPEVERDE           0x00
#define PRID_SI_OLAND_87            0x87
#define PRID_SI_HAINAN_EXO_81       0x81

#define PRID_CI_BONAIRE_TOBAGO_81   0x81
#define PRID_CI_HAWAII_00           0x00
#define PRID_CI_HAWAII_80           0x80
#define PRID_KV_SPECTRE_GODAVARI_D4 0xD4
#define PRID_KV_SPOOKY              0x00
#define PRID_KV_KALINDI_00          0x00
#define PRID_GODAVARI_MULLINS_01    0x01

#define PRID_VI_ICELAND_MESO_81     0x81
#define PRID_CZ_CARRIZO_C4          0xC4
#define PRID_CZ_BRISTOL_E1          0xE1
#define PRID_VI_TONGA_00            0x00
#define PRID_VI_FIJI_CC             0xCC
#define PRID_VI_POLARIS10_C7        0xC7
#define PRID_VI_POLARIS11_CF        0xCF
#define PRID_VI_POLARIS12_C7        0xC7
#define PRID_ST_80                  0x80

#define PRID_AI_VEGA10_C3           0xC3
#define PRID_RV_81                  0x81
#define PRID_AI_VEGA12_00           0x00
#define PRID_AI_VEGA20_00           0x00

#define PRID_RV_E2                  0xE2
#define PRID_RENOIR_01              0x01

// Gfx10.1
#define PRID_NV_NAVI10_00           0x00
#define PRID_NV_NAVI12_00           0x00
#define PRID_NV_NAVI14_00           0x00

// Gfx10.3
#define PRID_RMB_00                 0x00
#define PRID_RPL_00                 0x00
#define PRID_MDN_00                 0x00

// Gfx11.0
#define PRID_NV3_NAVI31_00          0x00
#define PRID_NV3_NAVI31_18          0x18
#define PRID_NV3_NAVI31_19          0x19
#define PRID_NV3_NAVI31_C0          0xC0
#define PRID_NV3_NAVI31_C8          0xC8
#define PRID_NV3_NAVI31_CC          0xCC
#define PRID_NV3_NAVI31_CE          0xCE
#define PRID_NV3_NAVI31_CF          0xCF
#define PRID_NV3_NAVI31_D2          0xD2
#define PRID_NV3_NAVI31_D4          0xD4
#define PRID_NV3_NAVI31_D5          0xD5
#define PRID_NV3_NAVI31_D6          0xD6
#define PRID_NV3_NAVI31_D8          0xD8
#define PRID_NV3_NAVI31_D9          0xD9
#define PRID_NV3_NAVI31_DA          0xDA
#define PRID_NV3_NAVI31_DB          0xDB
#define PRID_NV3_NAVI31_E0          0xE0
#define PRID_NV3_NAVI31_EC          0xEC
#define PRID_NV3_NAVI31_EE          0xEE

#define PRID_NV3_NAVI32_00          0x00
#define PRID_NV3_NAVI32_80          0x80
#define PRID_NV3_NAVI32_88          0x88
#define PRID_NV3_NAVI32_89          0x89
#define PRID_NV3_NAVI32_98          0x98
#define PRID_NV3_NAVI32_99          0x99
#define PRID_NV3_NAVI32_9B          0x9B
#define PRID_NV3_NAVI32_BF          0xBF

#define PRID_NV3_NAVI33_00          0x00
#define PRID_NV3_NAVI33_3C          0x3C
#define PRID_NV3_NAVI33_3D          0x3D
#define PRID_NV3_NAVI33_3E          0x3E
#define PRID_NV3_NAVI33_3F          0x3F
#define PRID_NV3_NAVI33_C0          0xC0
#define PRID_NV3_NAVI33_C1          0xC1
#define PRID_NV3_NAVI33_C3          0xC3
#define PRID_NV3_NAVI33_C7          0xC7
#define PRID_NV3_NAVI33_CF          0xCF
#define PRID_NV3_NAVI33_F1          0xF1
#define PRID_NV3_NAVI33_F2          0xF2
#define PRID_NV3_NAVI33_F3          0xF3
#define PRID_NV3_NAVI33_F4          0xF4
#define PRID_NV3_NAVI33_F5          0xF5
#define PRID_NV3_NAVI33_F6          0xF6
#define PRID_NV3_NAVI33_F7          0xF7

#define PRID_PHX_00                 0x00

// VARIANT_IS(prid, variantName)
#define VARIANT_IS(v, vn) (v == PRID_##vn)

// Gfx11.0
#define VARIANT_IS_NAVI31_XTX(v) (VARIANT_IS(v, NV3_NAVI31_C8 ) | VARIANT_IS(v, NV3_NAVI31_D4))
#define VARIANT_IS_NAVI32_XL(v) VARIANT_IS(v, NV3_NAVI32_BF)

#define SKU_IS_NAVI31_XTX_A0(d, r, v) (DEVICE_IS_NAVI31(d) && SPIN_IS_NAVI31_A0(r) && VARIANT_IS_NAVI31_XTX(v))
#define SKU_IS_NAVI32_XL_A0(d, r, v)  (DEVICE_IS_NAVI32(d) && SPIN_IS_NAVI32_A0(r) && VARIANT_IS_NAVI32_XL(v))

#endif
