read_verilog ../top_async.v
proc
dff2dffe
#opt
opt_rmdff
synth -top top
proc
flatten
#opt
opt_rmdff
write_verilog synth.v
