It's an operational transconductance amplifier (OTA) topology 

Specs:

Technology --> 180-nm CMOS

Supply voltage --> 1.8 V

Static gain error --> <= 0.05 %

CMRR @ DC --> >= 74 dB

Phase margin --> >= 70Â°

OTA current consumption --> <= 60 uA

CMIR â€“ high --> >= 1 V

CMIR â€“ low --> <= 0.2 V

Output swing --> 0.2 â€“ 1.6 V

Load --> 5 pF

Buffer closed loop rise time (10 % to 90 %) --> <= 70 ns

Slew rate --> ğŸ“ ğ‘½/ğğ’”

Application:
Unity gain buffer.

The Design using Analog designers toolbox (ADT) and open & closed-loop simulations on Cadence virtuoso.
