Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0x410360a0

Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'TXD' to bel 'X0/Y27/io0'
Info: constrained 'RXD' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'PINOUT[0]' (on line 13)
Warning: unmatched constraint 'PINOUT[1]' (on line 14)
Warning: unmatched constraint 'PINOUT[2]' (on line 15)
Warning: unmatched constraint 'PINOUT[3]' (on line 16)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Info: constrained 'SCK' to bel 'X31/Y0/io0'
Info: constrained 'MOSI' to bel 'X30/Y0/io0'
Info: constrained 'MISO' to bel 'X30/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2116 LCs used as LUT4 only
Info:      159 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      694 LCs used as DFF only
Info: Packing carries..
Info:       21 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk (fanout 917)
Info: promoting reset [reset] (fanout 65)
Info: promoting sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 34)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[2]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x6a6ef260

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x0ead23fc

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3003/ 7680    39%
Info: 	        ICESTORM_RAM:    32/   32   100%
Info: 	               SB_IO:     7/  256     2%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 9 cells based on constraints.
Info: Creating initial analytic placement for 2830 cells, random placement wirelen = 86920.
Info:     at initial placer iter 0, wirelen = 660
Info:     at initial placer iter 1, wirelen = 652
Info:     at initial placer iter 2, wirelen = 664
Info:     at initial placer iter 3, wirelen = 652
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 663, spread = 22921, legal = 26702; time = 0.04s
Info:     at iteration #2, type ALL: wirelen solved = 863, spread = 16406, legal = 21114; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 1940, spread = 16066, legal = 20659; time = 0.05s
Info:     at iteration #4, type ALL: wirelen solved = 2750, spread = 15125, legal = 19190; time = 0.05s
Info:     at iteration #5, type ALL: wirelen solved = 4152, spread = 14841, legal = 19454; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 5113, spread = 14739, legal = 19697; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 5996, spread = 14003, legal = 19644; time = 0.05s
Info:     at iteration #8, type ALL: wirelen solved = 6439, spread = 13760, legal = 19987; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 7260, spread = 13606, legal = 19357; time = 0.05s
Info: HeAP Placer Time: 0.58s
Info:   of which solving equations: 0.31s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.18s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1244, wirelen = 19190
Info:   at iteration #5: temp = 0.000000, timing cost = 1177, wirelen = 14799
Info:   at iteration #10: temp = 0.000000, timing cost = 1032, wirelen = 13651
Info:   at iteration #15: temp = 0.000000, timing cost = 1142, wirelen = 13147
Info:   at iteration #20: temp = 0.000000, timing cost = 1160, wirelen = 12775
Info:   at iteration #25: temp = 0.000000, timing cost = 1158, wirelen = 12603
Info:   at iteration #30: temp = 0.000000, timing cost = 1141, wirelen = 12536
Info:   at iteration #35: temp = 0.000000, timing cost = 1126, wirelen = 12508
Info:   at iteration #38: temp = 0.000000, timing cost = 1125, wirelen = 12500 
Info: SA placement time 2.12s

Info: Max frequency for clock 'clk_$glb_clk': 20.58 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.06 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 2.72 ns

Info: Slack histogram:
Info:  legend: * represents 16 endpoint(s)
Info:          + represents [1,16) endpoint(s)
Info: [ 17369,  20615) |***+
Info: [ 20615,  23861) |**+
Info: [ 23861,  27107) |************************************************************ 
Info: [ 27107,  30353) |***************+
Info: [ 30353,  33599) |*+
Info: [ 33599,  36845) |*+
Info: [ 36845,  40091) | 
Info: [ 40091,  43337) | 
Info: [ 43337,  46583) | 
Info: [ 46583,  49829) |**+
Info: [ 49829,  53075) |*+
Info: [ 53075,  56321) |****************************+
Info: [ 56321,  59567) |******+
Info: [ 59567,  62813) |*****+
Info: [ 62813,  66059) |************+
Info: [ 66059,  69305) |******************** 
Info: [ 69305,  72551) |********+
Info: [ 72551,  75797) |*********+
Info: [ 75797,  79043) |********+
Info: [ 79043,  82289) |**************+
Info: Checksum: 0x01d93607

Info: Routing..
Info: Setting up routing queue.
Info: Routing 10489 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        5        994 |    5   994 |      9495
Info:       2000 |       36       1963 |   31   969 |      8546
Info:       3000 |       72       2927 |   36   964 |      7594
Info:       4000 |      134       3865 |   62   938 |      6700
Info:       5000 |      255       4744 |  121   879 |      5907
Info:       6000 |      401       5598 |  146   854 |      5141
Info:       7000 |      592       6407 |  191   809 |      4459
Info:       8000 |      780       7219 |  188   812 |      3838
Info:       9000 |     1034       7965 |  254   746 |      3295
Info:      10000 |     1278       8721 |  244   756 |      2753
Info:      11000 |     1655       9344 |  377   623 |      2453
Info:      12000 |     1987      10012 |  332   668 |      2052
Info:      13000 |     2345      10654 |  358   642 |      1766
Info:      14000 |     2787      11212 |  442   558 |      1553
Info:      15000 |     3186      11813 |  399   601 |      1305
Info:      16000 |     3606      12393 |  420   580 |      1167
Info:      17000 |     4030      12969 |  424   576 |      1131
Info:      18000 |     4366      13633 |  336   664 |       762
Info:      18988 |     4508      14480 |  142   847 |         0
Info: Routing complete.
Info: Route time 4.46s
Info: Checksum: 0xaa2d403c

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_15_DFFLC.O
Info:  1.3  1.9    Net sys1.cpu.IR[16] budget 1.427000 ns (11,14) -> (11,21)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I3
Info:  0.3  2.2  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  1.0  3.1    Net sys1.cpu.rs1[1] budget 1.426000 ns (11,21) -> (10,22)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.I1
Info:  0.3  3.4  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.7    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (10,22) -> (10,22)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  4.0  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  3.1  7.1    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.507000 ns (10,22) -> (5,5)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  0.4  7.5  Source sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9  8.4    Net sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 1.145000 ns (5,5) -> (4,5)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  8.9  Source sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  9.5    Net sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2 budget 1.144000 ns (4,5) -> (4,5)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_LC.I2
Info:  0.4  9.9  Source sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_LC.O
Info:  0.6 10.4    Net sys1.cpu.regsQ1_SB_LUT4_O_24_I3 budget 1.426000 ns (4,5) -> (4,6)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_24_LC.I3
Info:  0.3 10.8  Source sys1.cpu.regsQ1_SB_LUT4_O_24_LC.O
Info:  2.1 12.9    Net sys1.cpu.regsQ1[9] budget 1.768000 ns (4,6) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.I1
Info:  0.3 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.COUT
Info:  0.0 13.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (11,16) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 14.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (11,17) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 15.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 16.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (11,18) -> (11,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.1    Net sys1.cpu.ldstaddr[31] budget 2.174000 ns (11,18) -> (11,13)
Info:                Sink sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 18.4  Source sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 19.0    Net sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E_SB_LUT4_O_I1 budget 1.432000 ns (11,13) -> (11,12)
Info:                Sink sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E_SB_LUT4_O_LC.I1
Info:  0.4 19.4  Source sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:  0.6 20.0    Net sys1.ram0.ram_array.4.0.0_RDATA_SB_LUT4_I2_I1_SB_DFFNE_Q_E budget 1.492000 ns (11,12) -> (11,11)
Info:                Sink sys1.ram0.ram_array.8.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 20.3  Source sys1.ram0.ram_array.8.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6 20.9    Net sys1.ram0.ram_array.8.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 1.426000 ns (11,11) -> (11,11)
Info:                Sink sys1.ram0.ram_array.12.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4 21.3  Source sys1.ram0.ram_array.12.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6 21.9    Net sys1.ram0.ram_array.12.1.0_WCLKE_SB_LUT4_O_I2 budget 1.132000 ns (11,11) -> (12,12)
Info:                Sink sys1.ram0.ram_array.12.1.0_WCLKE_SB_LUT4_O_LC.I2
Info:  0.4 22.3  Source sys1.ram0.ram_array.12.1.0_WCLKE_SB_LUT4_O_LC.O
Info:  3.7 26.0    Net sys1.ram0.ram_array.12.1.0_WCLKE budget 2.245000 ns (12,12) -> (25,29)
Info:                Sink sys1.ram0.ram_array.15.1.0_RAM.WCLKE
Info:  0.1 26.1  Setup sys1.ram0.ram_array.15.1.0_RAM.WCLKE
Info: 8.2 ns logic, 17.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RXD$sb_io.D_IN_0
Info:  0.6  0.6    Net RXD$SB_IO_IN budget 82.864998 ns (0,25) -> (1,25)
Info:                Sink sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info:  0.5  1.1  Setup sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source TXD_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  0.6  1.1    Net TXD_SB_LUT4_O_I3 budget 40.860001 ns (3,29) -> (3,28)
Info:                Sink TXD_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source TXD_SB_LUT4_O_LC.O
Info:  1.3  2.7    Net TXD$SB_IO_OUT budget 40.426998 ns (3,28) -> (0,27)
Info:                Sink TXD$sb_io.D_OUT_0
Info: 0.9 ns logic, 1.9 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 19.18 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.06 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 2.72 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 15594,  18929) |*****+
Info: [ 18929,  22264) |****+
Info: [ 22264,  25599) |*********************************************************+
Info: [ 25599,  28934) |************************************************************ 
Info: [ 28934,  32269) |**+
Info: [ 32269,  35604) |**+
Info: [ 35604,  38939) |+
Info: [ 38939,  42274) | 
Info: [ 42274,  45609) | 
Info: [ 45609,  48944) |**+
Info: [ 48944,  52279) |******+
Info: [ 52279,  55614) |*****************************************+
Info: [ 55614,  58949) |************+
Info: [ 58949,  62284) |******+
Info: [ 62284,  65619) |*********+
Info: [ 65619,  68954) |**********************************************+
Info: [ 68954,  72289) |*******+
Info: [ 72289,  75624) |*********+
Info: [ 75624,  78959) |********************+
Info: [ 78959,  82294) |***********************+
4 warnings, 0 errors
