============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 09 2023  12:07:18 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
             Category              Number   %   Average Toggle Saving %   
--------------------------------------------------------------------------
 RC Clock Gating Instances             41  100            24.19           
 Non-RC Clock Gating Instances          0    0            0.00            
--------------------------------------------------------------------------
 RC Gated Flip-flops                 1613   96            28.39           
 Non-RC Gated Flip-flops                0    0            0.00            
--------------------------------------------------------------------------
 Total Ungated Flip-flops              69    4              -             
 Timing exception in enable logic      64   93              -             
 Register bank width too small          5    7              -             
--------------------------------------------------------------------------
 Total Flip-flops                    1682  100              -             
--------------------------------------------------------------------------

