INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:54:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 fork23/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer67/outs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.824ns (18.557%)  route 3.616ns (81.443%))
  Logic Levels:           12  (LUT4=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2705, unset)         0.508     0.508    fork23/control/generateBlocks[6].regblock/clk
    SLICE_X40Y152        FDSE                                         r  fork23/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDSE (Prop_fdse_C_Q)         0.232     0.740 r  fork23/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.527     1.267    buffer68/control/transmitValue_21
    SLICE_X41Y151        LUT6 (Prop_lut6_I1_O)        0.119     1.386 r  buffer68/control/transmitValue_i_6__8/O
                         net (fo=6, routed)           0.357     1.743    buffer70/control/cond_br12_falseOut_valid
    SLICE_X41Y150        LUT6 (Prop_lut6_I1_O)        0.043     1.786 r  buffer70/control/transmitValue_i_4__28/O
                         net (fo=1, routed)           0.359     2.145    control_merge5/tehb/control/branchInputs_valid
    SLICE_X44Y148        LUT6 (Prop_lut6_I3_O)        0.043     2.188 r  control_merge5/tehb/control/transmitValue_i_3__22/O
                         net (fo=2, routed)           0.283     2.471    fork28/control/generateBlocks[4].regblock/branch_ready__2
    SLICE_X41Y149        LUT4 (Prop_lut4_I1_O)        0.043     2.514 f  fork28/control/generateBlocks[4].regblock/transmitValue_i_2__5/O
                         net (fo=4, routed)           0.338     2.852    fork28/control/generateBlocks[2].regblock/transmitValue_i_5__24_0
    SLICE_X40Y152        LUT6 (Prop_lut6_I2_O)        0.043     2.895 f  fork28/control/generateBlocks[2].regblock/transmitValue_i_8/O
                         net (fo=1, routed)           0.164     3.059    buffer73/control/transmitValue_i_4__1
    SLICE_X41Y151        LUT6 (Prop_lut6_I1_O)        0.043     3.102 r  buffer73/control/transmitValue_i_5__24/O
                         net (fo=2, routed)           0.225     3.328    buffer73/control/outputValid_reg_4
    SLICE_X40Y151        LUT6 (Prop_lut6_I0_O)        0.043     3.371 r  buffer73/control/transmitValue_i_3__17/O
                         net (fo=2, routed)           0.234     3.605    buffer28/control/branch_ready__2_1
    SLICE_X42Y152        LUT6 (Prop_lut6_I1_O)        0.043     3.648 r  buffer28/control/transmitValue_i_3__16/O
                         net (fo=3, routed)           0.191     3.839    buffer28/control/branch_ready__2
    SLICE_X43Y152        LUT6 (Prop_lut6_I4_O)        0.043     3.882 f  buffer28/control/transmitValue_i_6__0/O
                         net (fo=1, routed)           0.259     4.142    buffer68/control/transmitValue_reg_4
    SLICE_X43Y153        LUT6 (Prop_lut6_I4_O)        0.043     4.185 r  buffer68/control/transmitValue_i_2__114/O
                         net (fo=12, routed)          0.185     4.370    buffer68/control/outputValid_reg_4
    SLICE_X43Y152        LUT4 (Prop_lut4_I2_O)        0.043     4.413 r  buffer68/control/fullReg_i_3__40/O
                         net (fo=9, routed)           0.230     4.643    buffer68/control/outputValid_reg_3
    SLICE_X43Y150        LUT6 (Prop_lut6_I0_O)        0.043     4.686 r  buffer68/control/outs[5]_i_1__12/O
                         net (fo=6, routed)           0.262     4.948    buffer67/E[0]
    SLICE_X44Y150        FDRE                                         r  buffer67/outs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2705, unset)         0.483     3.183    buffer67/clk
    SLICE_X44Y150        FDRE                                         r  buffer67/outs_reg[1]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X44Y150        FDRE (Setup_fdre_C_CE)      -0.169     2.978    buffer67/outs_reg[1]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                 -1.970    




