;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 60
	MOV -7, <-20
	MOV -7, <-20
	ADD #270, 1
	ADD #270, 1
	ADD 270, 60
	SUB #102, -100
	SUB #102, -100
	SLT #21, @80
	SLT #21, @80
	SLT #21, @80
	SLT #21, @80
	JMP -7, @-20
	SPL <0, @61
	SPL <0, @61
	SLT 230, @12
	SUB <127, 106
	SUB @127, 106
	ADD -27, @0
	ADD #270, 1
	SPL <0, 61
	ADD 270, 60
	SUB @121, 106
	SLT 230, @12
	SPL <0, @61
	MOV -7, <-20
	SLT 230, @12
	JMP 0, -290
	MOV -7, <-30
	MOV -7, <-30
	MOV -7, <-20
	JMN -7, @-20
	MOV -7, <-20
	ADD 270, 60
	MOV -91, <-25
	MOV -7, <-20
	SLT 230, @12
	MOV -91, <-25
	ADD 3, @11
	ADD 3, @11
	MOV -7, <-20
	SUB 9, 0
	SUB 9, 0
	CMP -207, <-120
	SUB @127, 106
