{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434158627774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434158627775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 09:23:47 2015 " "Processing started: Sat Jun 13 09:23:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434158627775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434158627775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQ_CNT -c FREQ_CNT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FREQ_CNT -c FREQ_CNT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434158627775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1434158628193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEL_SIGNAL-ART1 " "Found design unit 1: SEL_SIGNAL-ART1" {  } { { "SEL_SIGNAL.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/SEL_SIGNAL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628912 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEL_SIGNAL " "Found entity 1: SEL_SIGNAL" {  } { { "SEL_SIGNAL.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/SEL_SIGNAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_DISP-ART1 " "Found design unit 1: LED_DISP-ART1" {  } { { "LED_DISP.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/LED_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628915 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_DISP " "Found entity 1: LED_DISP" {  } { { "LED_DISP.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/LED_DISP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_CNT-ART " "Found design unit 1: FREQ_CNT-ART" {  } { { "FREQ_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628917 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_CNT " "Found entity 1: FREQ_CNT" {  } { { "FREQ_CNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ-ART1 " "Found design unit 1: DIV_FREQ-ART1" {  } { { "DIV_FREQ.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/DIV_FREQ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628920 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ " "Found entity 1: DIV_FREQ" {  } { { "DIV_FREQ.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/DIV_FREQ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_LATCH-ART1 " "Found design unit 1: D_LATCH-ART1" {  } { { "D_LATCH.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/D_LATCH.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628922 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_LATCH " "Found entity 1: D_LATCH" {  } { { "D_LATCH.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/D_LATCH.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT-ART1 " "Found design unit 1: COUNT-ART1" {  } { { "COUNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/COUNT.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628926 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT " "Found entity 1: COUNT" {  } { { "COUNT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/COUNT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALERT-ART1 " "Found design unit 1: ALERT-ART1" {  } { { "ALERT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/ALERT.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628928 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALERT " "Found entity 1: ALERT" {  } { { "ALERT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/ALERT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434158628928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434158628928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQ_CNT " "Elaborating entity \"FREQ_CNT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434158628976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ DIV_FREQ:INST_DIV_FREQ " "Elaborating entity \"DIV_FREQ\" for hierarchy \"DIV_FREQ:INST_DIV_FREQ\"" {  } { { "FREQ_CNT.vhd" "INST_DIV_FREQ" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158628993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_SIGNAL SEL_SIGNAL:INST_SEL_SIGNAL " "Elaborating entity \"SEL_SIGNAL\" for hierarchy \"SEL_SIGNAL:INST_SEL_SIGNAL\"" {  } { { "FREQ_CNT.vhd" "INST_SEL_SIGNAL" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158629005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:INST_COUNT " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:INST_COUNT\"" {  } { { "FREQ_CNT.vhd" "INST_COUNT" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158629015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALERT ALERT:INST_ALERT " "Elaborating entity \"ALERT\" for hierarchy \"ALERT:INST_ALERT\"" {  } { { "FREQ_CNT.vhd" "INST_ALERT" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158629038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4_IN ALERT.vhd(29) " "VHDL Process Statement warning at ALERT.vhd(29): signal \"D4_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALERT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/ALERT.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629039 "|FREQ_CNT|ALERT:INST_ALERT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CARRY_LABEL ALERT.vhd(44) " "VHDL Process Statement warning at ALERT.vhd(44): signal \"CARRY_LABEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALERT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/ALERT.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629039 "|FREQ_CNT|ALERT:INST_ALERT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4_IN ALERT.vhd(53) " "VHDL Process Statement warning at ALERT.vhd(53): signal \"D4_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALERT.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/ALERT.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629039 "|FREQ_CNT|ALERT:INST_ALERT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_LATCH D_LATCH:INST_D_LATCH " "Elaborating entity \"D_LATCH\" for hierarchy \"D_LATCH:INST_D_LATCH\"" {  } { { "FREQ_CNT.vhd" "INST_D_LATCH" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158629047 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_IN D_LATCH.vhd(24) " "VHDL Process Statement warning at D_LATCH.vhd(24): signal \"D1_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_LATCH.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/D_LATCH.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629048 "|FREQ_CNT|D_LATCH:INST_D_LATCH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_IN D_LATCH.vhd(25) " "VHDL Process Statement warning at D_LATCH.vhd(25): signal \"D2_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_LATCH.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/D_LATCH.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629048 "|FREQ_CNT|D_LATCH:INST_D_LATCH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3_IN D_LATCH.vhd(26) " "VHDL Process Statement warning at D_LATCH.vhd(26): signal \"D3_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_LATCH.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/D_LATCH.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434158629048 "|FREQ_CNT|D_LATCH:INST_D_LATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_DISP LED_DISP:INST_LED_DISP " "Elaborating entity \"LED_DISP\" for hierarchy \"LED_DISP:INST_LED_DISP\"" {  } { { "FREQ_CNT.vhd" "INST_LED_DISP" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/FREQ_CNT.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434158629057 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SEL_SIGNAL:INST_SEL_SIGNAL\|CLK " "Found clock multiplexer SEL_SIGNAL:INST_SEL_SIGNAL\|CLK" {  } { { "SEL_SIGNAL.vhd" "" { Text "E:/Project/VHDL/SequentialLogic/FREQ_CNT/SEL_SIGNAL.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1434158629395 "|FREQ_CNT|SEL_SIGNAL:INST_SEL_SIGNAL|CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1434158629395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1434158630027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1434158630510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1434158630664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434158630664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434158630711 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434158630711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434158630711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434158630711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434158630734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 09:23:50 2015 " "Processing ended: Sat Jun 13 09:23:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434158630734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434158630734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434158630734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434158630734 ""}
