============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sat Mar  4 19:12:09 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Core/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../Core/pll.v(84)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(76)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 33 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 0101111010100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=108) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=108) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=108)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=33,BUS_CTRL_NUM=86,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1925/25 useful/useless nets, 1039/2 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1646/2 useful/useless nets, 1433/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1630/16 useful/useless nets, 1421/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 383 better
SYN-1014 : Optimize round 2
SYN-1032 : 1328/60 useful/useless nets, 1119/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1364/227 useful/useless nets, 1184/38 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 298 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1787/22 useful/useless nets, 1607/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6935, tnet num: 1787, tinst num: 1606, tnode num: 8790, tedge num: 10527.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 210 (3.50), #lev = 6 (1.77)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 210 (3.50), #lev = 6 (1.77)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 486 instances into 210 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 346 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.429103s wall, 1.171875s user + 0.109375s system = 1.281250s CPU (89.7%)

RUN-1004 : used memory is 145 MB, reserved memory is 111 MB, peak memory is 159 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (236 clock/control pins, 0 other pins).
SYN-4019 : Net clk_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1081 instances
RUN-0007 : 386 luts, 498 seqs, 86 mslices, 55 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1280 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 704 nets have 2 pins
RUN-1001 : 458 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     218     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     272     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1079 instances, 386 luts, 498 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5796, tnet num: 1278, tinst num: 1079, tnode num: 7803, tedge num: 9725.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207539s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 314332
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1079.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 187820, overlap = 67.5
PHY-3002 : Step(2): len = 129112, overlap = 67.5
PHY-3002 : Step(3): len = 92699.8, overlap = 67.5
PHY-3002 : Step(4): len = 64172.1, overlap = 67.5
PHY-3002 : Step(5): len = 53166.3, overlap = 67.5
PHY-3002 : Step(6): len = 46580.1, overlap = 67.5
PHY-3002 : Step(7): len = 41994.9, overlap = 67.5
PHY-3002 : Step(8): len = 35722.4, overlap = 67.5
PHY-3002 : Step(9): len = 32538.3, overlap = 67.5
PHY-3002 : Step(10): len = 33957.5, overlap = 67.5
PHY-3002 : Step(11): len = 31034.4, overlap = 67.5
PHY-3002 : Step(12): len = 27611.3, overlap = 67.5
PHY-3002 : Step(13): len = 27025.4, overlap = 67.5
PHY-3002 : Step(14): len = 26924.5, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.6973e-07
PHY-3002 : Step(15): len = 26294.2, overlap = 60.75
PHY-3002 : Step(16): len = 26539.1, overlap = 58.5
PHY-3002 : Step(17): len = 24359.8, overlap = 63
PHY-3002 : Step(18): len = 24679.3, overlap = 67.5
PHY-3002 : Step(19): len = 25498.5, overlap = 67.5
PHY-3002 : Step(20): len = 25755.1, overlap = 63
PHY-3002 : Step(21): len = 23212.8, overlap = 60.75
PHY-3002 : Step(22): len = 23393.9, overlap = 58.5
PHY-3002 : Step(23): len = 23724.6, overlap = 58.5
PHY-3002 : Step(24): len = 22626.9, overlap = 60.75
PHY-3002 : Step(25): len = 22626.9, overlap = 60.75
PHY-3002 : Step(26): len = 22144.7, overlap = 63
PHY-3002 : Step(27): len = 22144.7, overlap = 63
PHY-3002 : Step(28): len = 22108.7, overlap = 63
PHY-3002 : Step(29): len = 22108.7, overlap = 63
PHY-3002 : Step(30): len = 21912.7, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93946e-06
PHY-3002 : Step(31): len = 22233.9, overlap = 67.5
PHY-3002 : Step(32): len = 22300.9, overlap = 67.5
PHY-3002 : Step(33): len = 22618.6, overlap = 67.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.87892e-06
PHY-3002 : Step(34): len = 22837.8, overlap = 67.5
PHY-3002 : Step(35): len = 22862.3, overlap = 67.5
PHY-3002 : Step(36): len = 23163, overlap = 67.5
PHY-3002 : Step(37): len = 23212.3, overlap = 65.25
PHY-3002 : Step(38): len = 23212.3, overlap = 65.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.75784e-06
PHY-3002 : Step(39): len = 23427, overlap = 63
PHY-3002 : Step(40): len = 23427, overlap = 63
PHY-3002 : Step(41): len = 23436.6, overlap = 63
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.55157e-05
PHY-3002 : Step(42): len = 23581.2, overlap = 58.5
PHY-3002 : Step(43): len = 23635.4, overlap = 58.5
PHY-3002 : Step(44): len = 23796.3, overlap = 54
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.10313e-05
PHY-3002 : Step(45): len = 23814.9, overlap = 54
PHY-3002 : Step(46): len = 23822, overlap = 54
PHY-3002 : Step(47): len = 23934.3, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030649s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(48): len = 30755.7, overlap = 8.34375
PHY-3002 : Step(49): len = 30755.7, overlap = 8.34375
PHY-3002 : Step(50): len = 30016.8, overlap = 8.625
PHY-3002 : Step(51): len = 30163.5, overlap = 8.625
PHY-3002 : Step(52): len = 30288.5, overlap = 8.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.02087e-05
PHY-3002 : Step(53): len = 31468.3, overlap = 26.625
PHY-3002 : Step(54): len = 31813.2, overlap = 26.75
PHY-3002 : Step(55): len = 32272.1, overlap = 22.5
PHY-3002 : Step(56): len = 32260.5, overlap = 24.9375
PHY-3002 : Step(57): len = 31754.2, overlap = 22.4688
PHY-3002 : Step(58): len = 31627.8, overlap = 22.4375
PHY-3002 : Step(59): len = 31142, overlap = 23.4375
PHY-3002 : Step(60): len = 31223.9, overlap = 23.5625
PHY-3002 : Step(61): len = 31019.1, overlap = 23.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120417
PHY-3002 : Step(62): len = 30932, overlap = 21.6875
PHY-3002 : Step(63): len = 31079, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000240835
PHY-3002 : Step(64): len = 30997.7, overlap = 20.3438
PHY-3002 : Step(65): len = 30997.7, overlap = 20.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5796, tnet num: 1278, tinst num: 1079, tnode num: 7803, tedge num: 9725.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 69.06 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1280.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43664, over cnt = 147(0%), over = 490, worst = 17
PHY-1001 : End global iterations;  0.114202s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.0%)

PHY-1001 : Congestion index: top1 = 28.17, top5 = 17.32, top10 = 11.41, top15 = 8.16.
PHY-1001 : End incremental global routing;  0.183504s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039081s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.247903s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (50.4%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 199.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 764/1280.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43664, over cnt = 147(0%), over = 490, worst = 17
PHY-1002 : len = 47016, over cnt = 116(0%), over = 222, worst = 11
PHY-1002 : len = 48912, over cnt = 35(0%), over = 62, worst = 6
PHY-1002 : len = 49424, over cnt = 17(0%), over = 32, worst = 3
PHY-1002 : len = 49232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157499s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (49.6%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 17.91, top10 = 12.43, top15 = 9.03.
OPT-1001 : End congestion update;  0.216980s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028784s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.245923s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 201, reserve = 167, peak = 201.
OPT-1001 : End physical optimization;  0.706002s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (57.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 386 LUT to BLE ...
SYN-4008 : Packed 386 LUT and 167 SEQ to BLE.
SYN-4003 : Packing 331 remaining SEQ's ...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 63 single LUT's are left
SYN-4006 : 146 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 532/829 primitive instances ...
PHY-3001 : End packing;  0.044791s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 489 instances
RUN-1001 : 217 mslices, 216 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1114 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 487 instances, 433 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 31729.4, Over = 32.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4951, tnet num: 1112, tinst num: 487, tnode num: 6418, tedge num: 8579.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228723s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5646e-05
PHY-3002 : Step(66): len = 31154.9, overlap = 31.75
PHY-3002 : Step(67): len = 31261.2, overlap = 32.25
PHY-3002 : Step(68): len = 31095.7, overlap = 32
PHY-3002 : Step(69): len = 30799.7, overlap = 32.5
PHY-3002 : Step(70): len = 30842.7, overlap = 34
PHY-3002 : Step(71): len = 30672.3, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.1292e-05
PHY-3002 : Step(72): len = 30203.7, overlap = 37.25
PHY-3002 : Step(73): len = 30318.8, overlap = 37.75
PHY-3002 : Step(74): len = 30602.4, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.25839e-05
PHY-3002 : Step(75): len = 30603.1, overlap = 35.5
PHY-3002 : Step(76): len = 30738.9, overlap = 35.25
PHY-3002 : Step(77): len = 31195.4, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.164704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 44694
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000768279
PHY-3002 : Step(78): len = 39857.4, overlap = 7.25
PHY-3002 : Step(79): len = 38380.9, overlap = 9
PHY-3002 : Step(80): len = 35895.2, overlap = 13.75
PHY-3002 : Step(81): len = 35272.9, overlap = 14.75
PHY-3002 : Step(82): len = 35048.8, overlap = 16
PHY-3002 : Step(83): len = 34847.8, overlap = 17.5
PHY-3002 : Step(84): len = 34678.7, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00153656
PHY-3002 : Step(85): len = 34749.2, overlap = 16.5
PHY-3002 : Step(86): len = 34742.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00307312
PHY-3002 : Step(87): len = 34743.9, overlap = 16
PHY-3002 : Step(88): len = 34733.7, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39646, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 39796, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4951, tnet num: 1112, tinst num: 487, tnode num: 6418, tedge num: 8579.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 31/1114.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54584, over cnt = 132(0%), over = 217, worst = 4
PHY-1002 : len = 55768, over cnt = 67(0%), over = 84, worst = 3
PHY-1002 : len = 56440, over cnt = 17(0%), over = 24, worst = 2
PHY-1002 : len = 56736, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 56824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.227302s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.04, top5 = 20.26, top10 = 14.78, top15 = 11.00.
PHY-1001 : End incremental global routing;  0.297604s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.357373s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.9%)

OPT-1001 : Current memory(MB): used = 203, reserve = 170, peak = 204.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 926/1114.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009369s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 28.04, top5 = 20.26, top10 = 14.78, top15 = 11.00.
OPT-1001 : End congestion update;  0.070861s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024777s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.095746s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (81.6%)

OPT-1001 : Current memory(MB): used = 204, reserve = 170, peak = 204.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024146s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 926/1114.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.04, top5 = 20.26, top10 = 14.78, top15 = 11.00.
PHY-1001 : End incremental global routing;  0.068951s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033376s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 926/1114.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 28.04, top5 = 20.26, top10 = 14.78, top15 = 11.00.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026171s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.895480s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (66.3%)

RUN-1003 : finish command "place" in  5.341463s wall, 1.859375s user + 0.390625s system = 2.250000s CPU (42.1%)

RUN-1004 : used memory is 190 MB, reserved memory is 155 MB, peak memory is 204 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 489 instances
RUN-1001 : 217 mslices, 216 lslices, 19 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1114 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4951, tnet num: 1112, tinst num: 487, tnode num: 6418, tedge num: 8579.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 217 mslices, 216 lslices, 19 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1112 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54024, over cnt = 134(0%), over = 218, worst = 4
PHY-1002 : len = 55360, over cnt = 61(0%), over = 77, worst = 3
PHY-1002 : len = 56096, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 56432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.219152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.11, top10 = 14.68, top15 = 10.93.
PHY-1001 : End global routing;  0.284923s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 225, reserve = 191, peak = 242.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 491, reserve = 462, peak = 491.
PHY-1001 : End build detailed router design. 4.151667s wall, 3.656250s user + 0.046875s system = 3.703125s CPU (89.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.558552s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 522, reserve = 494, peak = 522.
PHY-1001 : End phase 1; 1.570877s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (88.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 586 net; 2.663652s wall, 2.093750s user + 0.046875s system = 2.140625s CPU (80.4%)

PHY-1022 : len = 171256, over cnt = 102(0%), over = 102, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 524, reserve = 495, peak = 524.
PHY-1001 : End initial routed; 5.510708s wall, 4.640625s user + 0.093750s system = 4.734375s CPU (85.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/966(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.336813s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (64.9%)

PHY-1001 : Current memory(MB): used = 525, reserve = 497, peak = 525.
PHY-1001 : End phase 2; 5.847626s wall, 4.859375s user + 0.093750s system = 4.953125s CPU (84.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 171256, over cnt = 102(0%), over = 102, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.014174s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 170752, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.275312s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (79.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 170840, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.047074s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 170584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028503s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/966(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.322676s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (82.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.199113s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.6%)

PHY-1001 : Current memory(MB): used = 537, reserve = 509, peak = 537.
PHY-1001 : End phase 3; 1.042770s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (76.4%)

PHY-1003 : Routed, final wirelength = 170584
PHY-1001 : Current memory(MB): used = 538, reserve = 510, peak = 538.
PHY-1001 : End export database. 0.020875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.8%)

PHY-1001 : End detail routing;  12.966579s wall, 10.953125s user + 0.171875s system = 11.125000s CPU (85.8%)

RUN-1003 : finish command "route" in  13.567082s wall, 11.250000s user + 0.171875s system = 11.421875s CPU (84.2%)

RUN-1004 : used memory is 495 MB, reserved memory is 465 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      675   out of  19600    3.44%
#reg                      526   out of  19600    2.68%
#le                       821
  #lut only               295   out of    821   35.93%
  #reg only               146   out of    821   17.78%
  #lut&reg                380   out of    821   46.29%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 196
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             131
#3        adc_clk_dup_3        GCLK               mslice             type/adc_clk_reg_syn_8.q0    9
#4        pll_list/clk0_buf    GCLK               pll                pll_list/pll_inst.clkc0      0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |821    |534     |141     |526     |30      |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |15      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |26      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |52     |45      |6       |36      |0       |0       |
|  tx                                |uart_tx        |59     |38      |8       |37      |0       |0       |
|  type                              |type_choice    |103    |95      |8       |56      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |529    |308     |97      |346     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |529    |308     |97      |346     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |214    |111     |0       |213     |0       |0       |
|        reg_inst                    |register       |213    |110     |0       |212     |0       |0       |
|        tap_inst                    |tap            |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger        |315    |197     |97      |133     |0       |0       |
|        bus_inst                    |bus_top        |112    |61      |40      |40      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |28     |14      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |30     |19      |10      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |26     |12      |10      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |28     |16      |10      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       514   
    #2          2       277   
    #3          3       167   
    #4          4        12   
    #5        5-10       72   
    #6        11-50      31   
    #7       51-100      3    
    #8       101-500     3    
  Average     3.20            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 487
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1114, pip num: 12057
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1129 valid insts, and 32136 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010010000101111010100110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.708459s wall, 8.234375s user + 0.046875s system = 8.281250s CPU (305.8%)

RUN-1004 : used memory is 499 MB, reserved memory is 471 MB, peak memory is 680 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_191209.log"
