{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625793457852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625793457852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 09 09:17:37 2021 " "Processing started: Fri Jul 09 09:17:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625793457852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625793457852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHUDIAN_PLUS -c SHUDIAN_PLUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHUDIAN_PLUS -c SHUDIAN_PLUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625793457852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625793458131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/distinguish_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/distinguish_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Distinguish_counter " "Found entity 1: Distinguish_counter" {  } { { "rtl/Distinguish_counter.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/Distinguish_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/romtatal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/romtatal.v" { { "Info" "ISGN_ENTITY_NAME" "1 romtatal " "Found entity 1: romtatal" {  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/n_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/n_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_divider " "Found entity 1: n_divider" {  } { { "rtl/n_divider.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/n_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/counter_10.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/counter_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10 " "Found entity 1: counter_10" {  } { { "rtl/counter_10.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/counter_10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458178 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "counter_4 counter_4.v(5) " "Verilog Module Declaration warning at counter_4.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"counter_4\"" {  } { { "rtl/counter_4.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/counter_4.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793458182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/counter_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/counter_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4 " "Found entity 1: counter_4" {  } { { "rtl/counter_4.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/counter_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shudian_plus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shudian_plus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHUDIAN_PLUS " "Found entity 1: SHUDIAN_PLUS" {  } { { "rtl/SHUDIAN_PLUS.bdf" "" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHUDIAN_PLUS " "Elaborating entity \"SHUDIAN_PLUS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625793458232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romtatal romtatal:inst8 " "Elaborating entity \"romtatal\" for hierarchy \"romtatal:inst8\"" {  } { { "rtl/SHUDIAN_PLUS.bdf" "inst8" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { { 408 464 648 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458252 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.data_a 0 romtatal.v(11) " "Net \"data.data_a\" at romtatal.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625793458252 "|SHUDIAN_PLUS|romtatal:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.waddr_a 0 romtatal.v(11) " "Net \"data.waddr_a\" at romtatal.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625793458252 "|SHUDIAN_PLUS|romtatal:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.we_a 0 romtatal.v(11) " "Net \"data.we_a\" at romtatal.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625793458252 "|SHUDIAN_PLUS|romtatal:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_divider n_divider:inst7 " "Elaborating entity \"n_divider\" for hierarchy \"n_divider:inst7\"" {  } { { "rtl/SHUDIAN_PLUS.bdf" "inst7" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { { 312 392 528 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 n_divider.v(25) " "Verilog HDL assignment warning at n_divider.v(25): truncated value with size 10 to match size of target (9)" {  } { { "rtl/n_divider.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/n_divider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625793458257 "|SHUDIAN_PLUS|n_divider:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_10 counter_10:inst6 " "Elaborating entity \"counter_10\" for hierarchy \"counter_10:inst6\"" {  } { { "rtl/SHUDIAN_PLUS.bdf" "inst6" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { { 264 208 352 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4 counter_4:inst3 " "Elaborating entity \"counter_4\" for hierarchy \"counter_4:inst3\"" {  } { { "rtl/SHUDIAN_PLUS.bdf" "inst3" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { { 424 208 352 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter_4.v(12) " "Verilog HDL assignment warning at counter_4.v(12): truncated value with size 32 to match size of target (2)" {  } { { "rtl/counter_4.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/counter_4.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625793458257 "|SHUDIAN_PLUS|counter_4:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distinguish_counter Distinguish_counter:inst " "Elaborating entity \"Distinguish_counter\" for hierarchy \"Distinguish_counter:inst\"" {  } { { "rtl/SHUDIAN_PLUS.bdf" "inst" { Schematic "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/SHUDIAN_PLUS.bdf" { { 568 208 392 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458257 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "romtatal:inst8\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"romtatal:inst8\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SHUDIAN_PLUS.ram0_romtatal_8447d579.hdl.mif " "Parameter INIT_FILE set to db/SHUDIAN_PLUS.ram0_romtatal_8447d579.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1625793458474 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1625793458474 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1625793458474 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "romtatal:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"romtatal:inst8\|Mod0\"" {  } { { "rtl/romtatal.v" "Mod0" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 4121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793458474 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1625793458474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romtatal:inst8\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"romtatal:inst8\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romtatal:inst8\|altsyncram:data_rtl_0 " "Instantiated megafunction \"romtatal:inst8\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SHUDIAN_PLUS.ram0_romtatal_8447d579.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SHUDIAN_PLUS.ram0_romtatal_8447d579.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458517 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625793458517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj71 " "Found entity 1: altsyncram_qj71" {  } { { "db/altsyncram_qj71.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/altsyncram_qj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romtatal:inst8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"romtatal:inst8\|lpm_divide:Mod0\"" {  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 4121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793458593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romtatal:inst8\|lpm_divide:Mod0 " "Instantiated megafunction \"romtatal:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625793458593 ""}  } { { "rtl/romtatal.v" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/rtl/romtatal.v" 4121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625793458593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625793458767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625793458767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1625793459092 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "romtatal:inst8\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"romtatal:inst8\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/ProjectCode/FPGA/SHUDIAN_PLUS/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793459285 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1625793459285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625793459453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625793459453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625793459507 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625793459507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625793459507 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1625793459507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625793459507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625793459517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 09 09:17:39 2021 " "Processing ended: Fri Jul 09 09:17:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625793459517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625793459517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625793459517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625793459517 ""}
