Classic Timing Analyzer report for test0508
Sun May 08 10:53:57 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.893 ns                         ; set             ; inst~_emulated  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.197 ns                         ; inst~_emulated  ; Q3              ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.154 ns                        ; set             ; Q3              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.590 ns                        ; clr             ; inst3~_emulated ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 303.49 MHz ( period = 3.295 ns ) ; inst2~_emulated ; inst~_emulated  ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 303.49 MHz ( period = 3.295 ns )               ; inst2~_emulated ; inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1~_emulated ; inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3~_emulated ; inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 2.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst~_emulated  ; inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst2~_emulated ; inst2~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst2~_emulated ; inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3~_emulated ; inst2~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1~_emulated ; inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3~_emulated ; inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3~_emulated ; inst3~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.515 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 5.893 ns   ; set  ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 4.976 ns   ; set  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 4.926 ns   ; set  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 4.727 ns   ; set  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 2.187 ns   ; clr  ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 1.150 ns   ; clr  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 1.078 ns   ; clr  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 0.856 ns   ; clr  ; inst3~_emulated ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 9.197 ns   ; inst~_emulated  ; Q3 ; CLK        ;
; N/A   ; None         ; 8.496 ns   ; inst1~_emulated ; Q2 ; CLK        ;
; N/A   ; None         ; 8.243 ns   ; inst2~_emulated ; Q1 ; CLK        ;
; N/A   ; None         ; 8.226 ns   ; inst3~_emulated ; Q0 ; CLK        ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 12.154 ns       ; set  ; Q3 ;
; N/A   ; None              ; 11.457 ns       ; set  ; Q2 ;
; N/A   ; None              ; 11.174 ns       ; set  ; Q0 ;
; N/A   ; None              ; 10.841 ns       ; set  ; Q1 ;
; N/A   ; None              ; 8.279 ns        ; clr  ; Q3 ;
; N/A   ; None              ; 7.583 ns        ; clr  ; Q2 ;
; N/A   ; None              ; 7.303 ns        ; clr  ; Q0 ;
; N/A   ; None              ; 7.135 ns        ; clr  ; Q1 ;
+-------+-------------------+-----------------+------+----+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -0.590 ns ; clr  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -0.613 ns ; clr  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -0.839 ns ; clr  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -1.137 ns ; clr  ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -4.461 ns ; set  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.484 ns ; set  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -4.590 ns ; set  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -5.012 ns ; set  ; inst~_emulated  ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun May 08 10:53:57 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test0508 -c test0508 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 303.49 MHz between source register "inst2~_emulated" and destination register "inst~_emulated" (period= 3.295 ns)
    Info: + Longest register to register delay is 3.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: 2: + IC(0.452 ns) + CELL(0.370 ns) = 0.822 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 4; COMB Node = 'inst2~head_lut'
        Info: 3: + IC(0.713 ns) + CELL(0.650 ns) = 2.185 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst~1'
        Info: 4: + IC(0.368 ns) + CELL(0.370 ns) = 2.923 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.031 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.498 ns ( 49.42 % )
        Info: Total interconnect delay = 1.533 ns ( 50.58 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.733 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
            Info: Total cell delay = 1.766 ns ( 64.62 % )
            Info: Total interconnect delay = 0.967 ns ( 35.38 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.733 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: Total cell delay = 1.766 ns ( 64.62 % )
            Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "inst~_emulated" (data pin = "set", clock pin = "CLK") is 5.893 ns
    Info: + Longest pin to register delay is 8.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 6; PIN Node = 'set'
        Info: 2: + IC(5.306 ns) + CELL(0.206 ns) = 6.457 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 4; COMB Node = 'inst2~head_lut'
        Info: 3: + IC(0.713 ns) + CELL(0.650 ns) = 7.820 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst~1'
        Info: 4: + IC(0.368 ns) + CELL(0.370 ns) = 8.558 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.666 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 2.279 ns ( 26.30 % )
        Info: Total interconnect delay = 6.387 ns ( 73.70 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
Info: tco from clock "CLK" to destination pin "Q3" through register "inst~_emulated" is 9.197 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.160 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 2; COMB Node = 'inst~head_lut'
        Info: 3: + IC(2.291 ns) + CELL(3.236 ns) = 6.160 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 3.442 ns ( 55.88 % )
        Info: Total interconnect delay = 2.718 ns ( 44.12 % )
Info: Longest tpd from source pin "set" to destination pin "Q3" is 12.154 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 6; PIN Node = 'set'
    Info: 2: + IC(5.312 ns) + CELL(0.370 ns) = 6.627 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 2; COMB Node = 'inst~head_lut'
    Info: 3: + IC(2.291 ns) + CELL(3.236 ns) = 12.154 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'Q3'
    Info: Total cell delay = 4.551 ns ( 37.44 % )
    Info: Total interconnect delay = 7.603 ns ( 62.56 % )
Info: th for register "inst3~_emulated" (data pin = "clr", clock pin = "CLK") is -0.590 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.629 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; PIN Node = 'clr'
        Info: 2: + IC(1.041 ns) + CELL(0.624 ns) = 2.755 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 5; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 3.521 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.629 ns; Loc. = LCFF_X1_Y5_N29; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 2.192 ns ( 60.40 % )
        Info: Total interconnect delay = 1.437 ns ( 39.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun May 08 10:53:58 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


