{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673176873375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673176873376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:51:13 2023 " "Processing started: Sun Jan 08 14:51:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673176873376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673176873376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673176873376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1673176873822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873891 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sram_Controller.v(42) " "Verilog HDL information at Sram_Controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673176873895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sram_Controller.v(137) " "Verilog HDL warning at Sram_Controller.v(137): extended using \"x\" or \"z\"" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1673176873896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sram_Controller " "Found entity 1: Sram_Controller" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(11) " "Verilog HDL warning at SRAM.v(11): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/SRAM.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1673176873900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 5 5 " "Found 5 design units, including 5 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""} { "Info" "ISGN_ENTITY_NAME" "3 inst_mem " "Found entity 3: inst_mem" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_MUX " "Found entity 4: IF_MUX" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_reg " "Found entity 5: PC_reg" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ID.v(189) " "Verilog HDL Expression warning at ID.v(189): truncated literal to match 4 bits" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 189 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1673176873933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 8 8 " "Found 8 design units, including 8 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_controlUnit " "Found entity 3: ID_controlUnit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "5 Not_1_bit " "Found entity 5: Not_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "6 Or_1_bit " "Found entity 6: Or_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2_4_bit " "Found entity 7: Mux2_4_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux2_9_bit " "Found entity 8: Mux2_9_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 6 6 " "Found 6 design units, including 6 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""} { "Info" "ISGN_ENTITY_NAME" "3 Status_Register " "Found entity 3: Status_Register" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_32_EXE " "Found entity 4: Adder_32_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_1_bit_EXE " "Found entity 5: Or_1_bit_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""} { "Info" "ISGN_ENTITY_NAME" "6 Val_2Generate " "Found entity 6: Val_2Generate" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176873962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176873962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd ID.v(53) " "Verilog HDL Implicit Net warning at ID.v(53): created implicit net for \"Rd\"" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673176873963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_exe_in ARM.v(204) " "Verilog HDL Implicit Net warning at ARM.v(204): created implicit net for \"s_exe_in\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673176873963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673176874049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"IF:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder IF:if_stage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"IF:if_stage\|Adder:adder\"" {  } { { "IF.v" "adder" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem IF:if_stage\|inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"IF:if_stage\|inst_mem:mem\"" {  } { { "IF.v" "mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_MUX IF:if_stage\|IF_MUX:mux " "Elaborating entity \"IF_MUX\" for hierarchy \"IF:if_stage\|IF_MUX:mux\"" {  } { { "IF.v" "mux" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg IF:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"IF:if_stage\|PC_reg:pc_reg\"" {  } { { "IF.v" "pc_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:if_id\"" {  } { { "ARM.v" "if_id" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_Detection_Unit hazard_Detection_Unit:HazardDetectionUnit " "Elaborating entity \"hazard_Detection_Unit\" for hierarchy \"hazard_Detection_Unit:HazardDetectionUnit\"" {  } { { "ARM.v" "HazardDetectionUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"ID:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd ID.v(53) " "Verilog HDL or VHDL warning at ID.v(53): object \"Rd\" assigned a value but never read" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673176874119 "|ARM|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ID.v(53) " "Verilog HDL assignment warning at ID.v(53): truncated value with size 4 to match size of target (1)" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673176874119 "|ARM|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file ID:id_stage\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"ID:id_stage\|reg_file:RF\"" {  } { { "ID.v" "RF" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_controlUnit ID:id_stage\|ID_controlUnit:ID_CU " "Elaborating entity \"ID_controlUnit\" for hierarchy \"ID:id_stage\|ID_controlUnit:ID_CU\"" {  } { { "ID.v" "ID_CU" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874125 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ID.v(206) " "Verilog HDL Case Statement warning at ID.v(206): case item expression covers a value already covered by a previous case item" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 206 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1673176874126 "|ARM|ID:id_stage|ID_controlUnit:ID_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ID:id_stage\|Condition_Check:cond_check " "Elaborating entity \"Condition_Check\" for hierarchy \"ID:id_stage\|Condition_Check:cond_check\"" {  } { { "ID.v" "cond_check" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1_bit ID:id_stage\|Not_1_bit:not_1 " "Elaborating entity \"Not_1_bit\" for hierarchy \"ID:id_stage\|Not_1_bit:not_1\"" {  } { { "ID.v" "not_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit ID:id_stage\|Or_1_bit:or_1 " "Elaborating entity \"Or_1_bit\" for hierarchy \"ID:id_stage\|Or_1_bit:or_1\"" {  } { { "ID.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_9_bit ID:id_stage\|Mux2_9_bit:mux_1 " "Elaborating entity \"Mux2_9_bit\" for hierarchy \"ID:id_stage\|Mux2_9_bit:mux_1\"" {  } { { "ID.v" "mux_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4_bit ID:id_stage\|Mux2_4_bit:mux_2 " "Elaborating entity \"Mux2_4_bit\" for hierarchy \"ID:id_stage\|Mux2_4_bit:mux_2\"" {  } { { "ID.v" "mux_2" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:id_exe " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:id_exe\"" {  } { { "ARM.v" "id_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exec_stage " "Elaborating entity \"EXE\" for hierarchy \"EXE:exec_stage\"" {  } { { "ARM.v" "exec_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE:exec_stage\|ALU:alu_exe " "Elaborating entity \"ALU\" for hierarchy \"EXE:exec_stage\|ALU:alu_exe\"" {  } { { "EXE.v" "alu_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register EXE:exec_stage\|Status_Register:status_reg " "Elaborating entity \"Status_Register\" for hierarchy \"EXE:exec_stage\|Status_Register:status_reg\"" {  } { { "EXE.v" "status_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_EXE EXE:exec_stage\|Adder_32_EXE:adder_32 " "Elaborating entity \"Adder_32_EXE\" for hierarchy \"EXE:exec_stage\|Adder_32_EXE:adder_32\"" {  } { { "EXE.v" "adder_32" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit_EXE EXE:exec_stage\|Or_1_bit_EXE:or_1 " "Elaborating entity \"Or_1_bit_EXE\" for hierarchy \"EXE:exec_stage\|Or_1_bit_EXE:or_1\"" {  } { { "EXE.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val_2Generate EXE:exec_stage\|Val_2Generate:Val_2Gen " "Elaborating entity \"Val_2Generate\" for hierarchy \"EXE:exec_stage\|Val_2Generate:Val_2Gen\"" {  } { { "EXE.v" "Val_2Gen" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874224 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp EXE.v(139) " "Verilog HDL Always Construct warning at EXE.v(139): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673176874228 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val_2 EXE.v(139) " "Verilog HDL Always Construct warning at EXE.v(139): inferring latch(es) for variable \"Val_2\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673176874228 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[0\] EXE.v(157) " "Inferred latch for \"Val_2\[0\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[1\] EXE.v(157) " "Inferred latch for \"Val_2\[1\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[2\] EXE.v(157) " "Inferred latch for \"Val_2\[2\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[3\] EXE.v(157) " "Inferred latch for \"Val_2\[3\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[4\] EXE.v(157) " "Inferred latch for \"Val_2\[4\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[5\] EXE.v(157) " "Inferred latch for \"Val_2\[5\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[6\] EXE.v(157) " "Inferred latch for \"Val_2\[6\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874229 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[7\] EXE.v(157) " "Inferred latch for \"Val_2\[7\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[8\] EXE.v(157) " "Inferred latch for \"Val_2\[8\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[9\] EXE.v(157) " "Inferred latch for \"Val_2\[9\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[10\] EXE.v(157) " "Inferred latch for \"Val_2\[10\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[11\] EXE.v(157) " "Inferred latch for \"Val_2\[11\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[12\] EXE.v(157) " "Inferred latch for \"Val_2\[12\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[13\] EXE.v(157) " "Inferred latch for \"Val_2\[13\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[14\] EXE.v(157) " "Inferred latch for \"Val_2\[14\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874230 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[15\] EXE.v(157) " "Inferred latch for \"Val_2\[15\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[16\] EXE.v(157) " "Inferred latch for \"Val_2\[16\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[17\] EXE.v(157) " "Inferred latch for \"Val_2\[17\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[18\] EXE.v(157) " "Inferred latch for \"Val_2\[18\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[19\] EXE.v(157) " "Inferred latch for \"Val_2\[19\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[20\] EXE.v(157) " "Inferred latch for \"Val_2\[20\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874231 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[21\] EXE.v(157) " "Inferred latch for \"Val_2\[21\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[22\] EXE.v(157) " "Inferred latch for \"Val_2\[22\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[23\] EXE.v(157) " "Inferred latch for \"Val_2\[23\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[24\] EXE.v(157) " "Inferred latch for \"Val_2\[24\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[25\] EXE.v(157) " "Inferred latch for \"Val_2\[25\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[26\] EXE.v(157) " "Inferred latch for \"Val_2\[26\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[27\] EXE.v(157) " "Inferred latch for \"Val_2\[27\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[28\] EXE.v(157) " "Inferred latch for \"Val_2\[28\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[29\] EXE.v(157) " "Inferred latch for \"Val_2\[29\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[30\] EXE.v(157) " "Inferred latch for \"Val_2\[30\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874232 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[31\] EXE.v(157) " "Inferred latch for \"Val_2\[31\]\" at EXE.v(157)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176874233 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:exe_mem " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:exe_mem\"" {  } { { "ARM.v" "exe_mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller MEM:mem_stage\|cache_controller:CACHE_CONTROLLER " "Elaborating entity \"cache_controller\" for hierarchy \"MEM:mem_stage\|cache_controller:CACHE_CONTROLLER\"" {  } { { "MEM.v" "CACHE_CONTROLLER" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673176874251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cacheAddress cache_controller.v(22) " "Verilog HDL or VHDL warning at cache_controller.v(22): object \"cacheAddress\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673176874269 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 cache_controller.v(26) " "Verilog HDL assignment warning at cache_controller.v(26): truncated value with size 32 to match size of target (17)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673176874271 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache_controller.v(93) " "Verilog HDL Always Construct warning at cache_controller.v(93): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673176874526 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[63\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[63\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875464 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[62\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[62\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875464 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[61\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[61\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875465 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[60\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[60\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875465 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[59\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[59\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875465 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[58\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[58\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875465 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[57\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[57\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875465 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[56\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[56\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875466 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[55\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[55\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875466 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[54\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[54\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875466 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[53\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[53\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875466 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[52\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[52\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875466 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[51\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[51\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875467 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[50\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[50\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875467 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[49\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[49\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875467 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[48\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[48\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875467 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[47\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[47\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875467 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[46\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[46\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875468 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[45\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[45\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875468 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[44\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[44\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875468 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[43\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[43\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875468 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[42\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[42\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875468 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[41\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[41\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[40\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[40\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[39\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[39\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[38\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[38\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[37\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[37\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[36\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[36\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875469 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[35\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[35\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875470 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[34\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[34\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875470 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[33\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[33\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875470 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[32\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[32\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875470 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[31\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[31\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875470 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[30\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[30\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[29\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[29\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[28\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[28\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[27\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[27\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[26\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[26\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[25\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[25\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875471 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[24\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[24\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875472 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[23\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[23\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875472 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[22\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[22\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875472 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[21\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[21\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875472 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[20\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[20\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875472 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[19\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[19\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[18\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[18\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[17\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[17\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[16\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[16\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[15\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[15\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[14\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[14\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875473 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[13\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[13\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875474 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[12\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[12\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875474 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[11\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[11\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875474 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[10\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[10\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875474 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[9\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[9\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875474 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[8\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[8\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875475 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[7\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[7\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875475 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[6\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[6\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875475 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[5\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[5\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875475 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[4\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[4\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875475 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[3\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[3\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875476 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[2\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[2\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875476 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[1\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[1\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875476 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache\[0\]\[0\] cache_controller.v(50) " "Inferred latch for \"cache\[0\]\[0\]\" at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875476 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[0\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[0\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cache_controller.v(50) " "Constant driver at cache_controller.v(50)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 50 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[1\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[1\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[2\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[2\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[3\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[3\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[4\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[4\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[5\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[5\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[6\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[6\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[7\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[7\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[8\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[8\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[9\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[9\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[10\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[10\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[11\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[11\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[12\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[12\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[13\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[13\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[14\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[14\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[15\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[15\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[16\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[16\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875804 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cache\[17\]\[0\] cache_controller.v(107) " "Can't resolve multiple constant drivers for net \"cache\[17\]\[0\]\" at cache_controller.v(107)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673176875804 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MEM:mem_stage\|cache_controller:CACHE_CONTROLLER " "Can't elaborate user hierarchy \"MEM:mem_stage\|cache_controller:CACHE_CONTROLLER\"" {  } { { "MEM.v" "CACHE_CONTROLLER" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM.v" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673176875902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673176875991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673176876061 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 08 14:51:16 2023 " "Processing ended: Sun Jan 08 14:51:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673176876061 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673176876061 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673176876061 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673176876061 ""}
