Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/16-12_10-43/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/16-12_10-43/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/16-12_10-43/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0: 		Created 100000 Nets
Notice 0:     Created 604 pins.
Notice 0:     Created 187329 components and 1345428 component-terminals.
Notice 0:     Created 187696 nets and 596035 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/16-12_10-43/tmp/floorplan/verilog2def_openroad.def
Top-level design name: user_proj_example
Block boundaries: 0 0 2500000 3100000
Writing /project/openlane/user_proj_example/runs/16-12_10-43/tmp/floorplan/ioPlacer.def
