Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov 30 12:42:52 2018
| Host         : pc-klas1-8.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                49767        0.011        0.000                      0                49767        3.750        0.000                       0                 20098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.011        0.000                      0                49656        0.011        0.000                      0                49656        3.750        0.000                       0                 20098  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.044        0.000                      0                  111        0.348        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 6.410ns (66.190%)  route 3.274ns (33.810%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.800    11.008    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I2_O)        0.295    11.303 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.232    12.535    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.659 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[790]_i_1/O
                         net (fo=1, routed)           0.000    12.659    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[790]
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.486    12.678    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)        0.031    12.671    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[792]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 6.410ns (66.197%)  route 3.273ns (33.803%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.800    11.008    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I2_O)        0.295    11.303 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.231    12.534    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.658 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[792]_i_1/O
                         net (fo=1, routed)           0.000    12.658    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[792]
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[792]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.486    12.678    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[792]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)        0.032    12.672    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[792]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[774]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 6.410ns (66.325%)  route 3.255ns (33.676%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.175    12.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.640 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[774]_i_1/O
                         net (fo=1, routed)           0.000    12.640    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[774]
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[774]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.486    12.678    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[774]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)        0.029    12.669    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[774]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[820]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 6.410ns (66.466%)  route 3.234ns (33.534%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.155    12.495    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I3_O)        0.124    12.619 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[820]_i_1/O
                         net (fo=1, routed)           0.000    12.619    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[820]
    SLICE_X21Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[820]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.488    12.680    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[820]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X21Y57         FDRE (Setup_fdre_C_D)        0.029    12.671    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[820]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 6.410ns (66.487%)  route 3.231ns (33.513%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.152    12.492    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I4_O)        0.124    12.616 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[841]_i_1/O
                         net (fo=1, routed)           0.000    12.616    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[841]
    SLICE_X21Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.488    12.680    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X21Y57         FDRE (Setup_fdre_C_D)        0.031    12.673    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 6.410ns (66.675%)  route 3.204ns (33.325%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.800    11.008    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I2_O)        0.295    11.303 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.162    12.465    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X21Y55         LUT5 (Prop_lut5_I0_O)        0.124    12.589 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[890]_i_1/O
                         net (fo=1, routed)           0.000    12.589    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[890]
    SLICE_X21Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.489    12.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.029    12.672    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[835]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 6.410ns (66.696%)  route 3.201ns (33.304%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.800    11.008    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I2_O)        0.295    11.303 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.159    12.462    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X21Y55         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[835]_i_1/O
                         net (fo=1, routed)           0.000    12.586    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[835]
    SLICE_X21Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[835]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.489    12.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[835]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.031    12.674    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[835]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 6.410ns (66.402%)  route 3.243ns (33.598%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.164    12.504    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X20Y57         LUT5 (Prop_lut5_I4_O)        0.124    12.628 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[830]_i_1/O
                         net (fo=1, routed)           0.000    12.628    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[830]
    SLICE_X20Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.488    12.680    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X20Y57         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X20Y57         FDRE (Setup_fdre_C_D)        0.079    12.721    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 6.410ns (66.770%)  route 3.190ns (33.230%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.111    12.451    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.575 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[777]_i_1/O
                         net (fo=1, routed)           0.000    12.575    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[777]
    SLICE_X23Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.485    12.677    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)        0.031    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 6.410ns (66.797%)  route 3.186ns (33.203%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.667     2.975    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.613     4.044    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.700 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.700    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.034 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/O[1]
                         net (fo=2, routed)           0.628     5.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_6
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.478 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.478    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[649]_i_2_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.595 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[653]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.712 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.829 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.946    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.063    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.298    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.053    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.170    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.404 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.404    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.521 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.521    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.638 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.755 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.755    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.872    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.838    11.045    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y67         LUT4 (Prop_lut4_I3_O)        0.295    11.340 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2/O
                         net (fo=129, routed)         1.107    12.447    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_2_n_0
    SLICE_X23Y55         LUT5 (Prop_lut5_I3_O)        0.124    12.571 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[810]_i_1/O
                         net (fo=1, routed)           0.000    12.571    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[810]
    SLICE_X23Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.485    12.677    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y55         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)        0.029    12.668    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[355]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.402%)  route 0.200ns (58.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.554     0.895    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y86         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[355]/Q
                         net (fo=1, routed)           0.200     1.235    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[355]
    SLICE_X24Y88         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.825     1.195    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X24Y88         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[355]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.063     1.224    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[355]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/e_reg[931]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[931]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.482%)  route 0.161ns (43.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.555     0.896    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X20Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/e_reg[931]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  rsa_project_i/rsa_wrapper_0/inst/e_reg[931]/Q
                         net (fo=1, routed)           0.161     1.221    rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[1023]_0[931]
    SLICE_X22Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.266 r  rsa_project_i/rsa_wrapper_0/inst/exp/e[931]_i_1/O
                         net (fo=1, routed)           0.000     1.266    rsa_project_i/rsa_wrapper_0/inst/exp/e_input[931]
    SLICE_X22Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[931]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.821     1.191    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X22Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[931]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.092     1.249    rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[931]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[902]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[902]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.901%)  route 0.151ns (40.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.553     0.894    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[902]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[902]/Q
                         net (fo=1, routed)           0.151     1.173    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[902]
    SLICE_X23Y30         LUT5 (Prop_lut5_I0_O)        0.098     1.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[902]_i_1__1/O
                         net (fo=1, routed)           0.000     1.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[902]
    SLICE_X23Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[902]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.818     1.188    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X23Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[902]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.092     1.246    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[902]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[786]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/result_reg[786]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.371%)  route 0.208ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.556     0.897    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X21Y15         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[786]/Q
                         net (fo=3, routed)           0.208     1.246    rsa_project_i/rsa_wrapper_0/inst/exp_result[786]
    SLICE_X24Y16         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.821     1.191    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X24Y16         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[786]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.063     1.220    rsa_project_i/rsa_wrapper_0/inst/result_reg[786]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[767]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/result_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.548%)  route 0.225ns (61.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.556     0.897    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X23Y89         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[767]/Q
                         net (fo=3, routed)           0.225     1.262    rsa_project_i/rsa_wrapper_0/inst/exp_result[767]
    SLICE_X20Y87         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.825     1.195    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X20Y87         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[767]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y87         FDRE (Hold_fdre_C_D)         0.060     1.221    rsa_project_i/rsa_wrapper_0/inst/result_reg[767]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[754]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[754]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.007%)  route 0.167ns (52.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.559     0.900    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X24Y99         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[754]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y99         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[754]/Q
                         net (fo=1, routed)           0.167     1.214    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[754]
    SLICE_X20Y98         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[754]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.830     1.200    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X20Y98         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[754]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y98         FDRE (Hold_fdre_C_D)         0.007     1.173    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[754]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[946]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[946]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.372%)  route 0.236ns (62.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.563     0.904    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X18Y46         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[946]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[946]/Q
                         net (fo=1, routed)           0.236     1.281    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[946]
    SLICE_X23Y48         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[946]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.829     1.199    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X23Y48         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[946]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.072     1.237    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[946]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[435]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/x_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.058%)  route 0.239ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.559     0.900    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X25Y51         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[435]/Q
                         net (fo=5, routed)           0.239     1.280    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[435]
    SLICE_X17Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.831     1.201    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X17Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[435]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.066     1.233    rsa_project_i/rsa_wrapper_0/inst/x_reg[435]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[340]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.962%)  route 0.251ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.554     0.895    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X19Y68         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[340]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[340]/Q
                         net (fo=1, routed)           0.251     1.287    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[340]
    SLICE_X24Y68         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.818     1.188    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X24Y68         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[340]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.085     1.239    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[340]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/state_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.843%)  route 0.220ns (54.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.546     0.887    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y76         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/state_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/state_reg[0]_rep__13/Q
                         net (fo=119, routed)         0.220     1.247    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/state_reg[0]_rep__13_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.292 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[252]_i_1/O
                         net (fo=1, routed)           0.000     1.292    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[252]
    SLICE_X25Y80         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.817     1.187    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X25Y80         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[252]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.091     1.244    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y10   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y10   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y10   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[35]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X16Y10   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y4     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.642ns (14.618%)  route 3.750ns (85.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.320     7.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.507    12.699    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X7Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.417    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.642ns (14.618%)  route 3.750ns (85.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.320     7.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.507    12.699    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X7Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.417    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.642ns (15.339%)  route 3.544ns (84.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.114     7.167    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y0           FDPE (Recov_fdpe_C_PRE)     -0.361    12.456    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.642ns (15.339%)  route 3.544ns (84.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.114     7.167    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y0           FDPE (Recov_fdpe_C_PRE)     -0.319    12.498    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.954%)  route 3.382ns (84.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.673     2.981    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y33         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.429     5.928    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         0.953     7.005    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X1Y1           FDPE (Recov_fdpe_C_PRE)     -0.359    12.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.129%)  route 0.151ns (47.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.151     1.240    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y1           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y1           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y1           FDCE (Remov_fdce_C_CLR)     -0.067     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.129%)  route 0.151ns (47.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.151     1.240    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y1           FDPE (Remov_fdpe_C_PRE)     -0.071     0.889    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.903%)  route 0.165ns (50.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.165     1.254    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y5           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y5           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.959    
    SLICE_X1Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.867    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.903%)  route 0.165ns (50.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.090 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.165     1.254    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y5           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y5           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.959    
    SLICE_X1Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.867    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.583     0.924    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.087 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.272    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y3           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y3           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.869    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.583     0.924    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.087 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.272    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y3           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y3           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.869    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.583     0.924    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.087 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.272    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     0.866    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.583     0.924    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.087 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.272    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     0.866    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.042%)  route 0.185ns (52.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.583     0.924    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.087 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.272    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X2Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     0.866    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.566     0.907    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.245     1.292    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X5Y5           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20099, routed)       0.853     1.223    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y5           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X5Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.869    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.424    





