Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 11 07:18:08 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/rv32i_npp_ip_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 2.321ns (22.312%)  route 8.081ns (77.688%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          1.199     7.954    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X81Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21/O
                         net (fo=7, routed)           0.848     8.926    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/data_ram_we0[0]
    SLICE_X87Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18/O
                         net (fo=2, routed)           2.325    11.375    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/p_1_in_0[29]
    RAMB36_X5Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_5
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 2.321ns (22.474%)  route 8.007ns (77.526%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          1.199     7.954    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X81Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21/O
                         net (fo=7, routed)           0.848     8.926    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/data_ram_we0[0]
    SLICE_X87Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18/O
                         net (fo=2, routed)           2.250    11.301    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/p_1_in_0[29]
    RAMB36_X5Y22         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.985ns  (logic 2.197ns (22.004%)  route 7.788ns (77.996%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.505     5.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X73Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172/O
                         net (fo=1, routed)           0.465     6.220    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172_n_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149/O
                         net (fo=2, routed)           0.762     7.106    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149_n_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.230 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67/O
                         net (fo=3, routed)           1.005     8.235    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67_n_0
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp/O
                         net (fo=16, routed)          2.599    10.958    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_1[2]
    RAMB36_X4Y27         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y27         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 2.321ns (22.563%)  route 7.966ns (77.437%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          1.199     7.954    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X81Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_21/O
                         net (fo=7, routed)           0.466     8.545    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/data_ram_we0[0]
    SLICE_X81Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.669 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_i_18/O
                         net (fo=2, routed)           2.591    11.260    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/p_1_in_0[30]
    RAMB36_X4Y27         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y27         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_6
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 2.197ns (22.143%)  route 7.725ns (77.857%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.505     5.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X73Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172/O
                         net (fo=1, routed)           0.465     6.220    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172_n_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149/O
                         net (fo=2, routed)           0.762     7.106    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149_n_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.230 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67/O
                         net (fo=3, routed)           1.005     8.235    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67_n_0
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp/O
                         net (fo=16, routed)          2.536    10.895    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_1[2]
    RAMB36_X4Y26         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y26         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 2.197ns (22.346%)  route 7.635ns (77.654%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.505     5.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X73Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172/O
                         net (fo=1, routed)           0.465     6.220    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172_n_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149/O
                         net (fo=2, routed)           0.762     7.106    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149_n_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.230 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67/O
                         net (fo=3, routed)           1.005     8.235    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67_n_0
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp/O
                         net (fo=16, routed)          2.446    10.805    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_1[2]
    RAMB36_X4Y25         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y25         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 2.321ns (22.883%)  route 7.822ns (77.117%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          0.965     7.720    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X65Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.844 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20/O
                         net (fo=23, routed)          1.998     9.843    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20_n_0
    SLICE_X90Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_i_17__0/O
                         net (fo=2, routed)           1.149    11.116    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/p_1_in2_in[13]
    RAMB36_X4Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y23         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 2.197ns (22.380%)  route 7.620ns (77.620%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.505     5.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X73Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172/O
                         net (fo=1, routed)           0.465     6.220    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172_n_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149/O
                         net (fo=2, routed)           0.762     7.106    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149_n_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.230 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67/O
                         net (fo=3, routed)           1.005     8.235    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67_n_0
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp/O
                         net (fo=16, routed)          2.431    10.790    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_1[2]
    RAMB36_X5Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y21         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.321ns (23.569%)  route 7.527ns (76.431%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.685     5.811    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.935 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5/O
                         net (fo=1, routed)           0.154     6.089    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.213 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2/O
                         net (fo=2, routed)           0.418     6.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.755 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp/O
                         net (fo=23, routed)          0.799     7.554    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.678 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_74/O
                         net (fo=23, routed)          1.361     9.039    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_74_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.163 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_4_i_18__0/O
                         net (fo=1, routed)           1.658    10.821    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4_1[0]
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_4
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 2.197ns (22.434%)  route 7.596ns (77.566%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4/DOBDO[0]
                         net (fo=203, routed)         1.538     4.029    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/msize_fu_1710_p4[0]
    SLICE_X67Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.153 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14/O
                         net (fo=3, routed)           0.849     5.002    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10/O
                         net (fo=36, routed)          0.505     5.631    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0
    SLICE_X73Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.755 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172/O
                         net (fo=1, routed)           0.465     6.220    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_172_n_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149/O
                         net (fo=2, routed)           0.762     7.106    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_149_n_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.230 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67/O
                         net (fo=3, routed)           1.005     8.235    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_67_n_0
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp/O
                         net (fo=16, routed)          2.407    10.766    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_1[2]
    RAMB36_X4Y24         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5205, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y24         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 -0.443    




