# VLSI_Project
Repo for Fall 2022 VLSI project

Tyler Liddell (☞ ͡° ͜ʖ ͡°)☞
McKay Mower
Braxton Chappell 

# Instructions
Include the following files in a modelsim project:

<<<<<<< HEAD
-src/cache.v
-src/cache_coherenter.v
-src/input_collector.v
-src/output_emitter.v
-src/top_level.v
-src/macros.vh

-tb/cache_coherenter_tb.v
-tb/collector_emitter_tb.v
-tb/top_level_tb.v
-tb/cache_tb.v
=======
-cache.v
-cache_coherenter.v
-input_collector.v
-output_emitter.v
-top_level.v
-macros.vh
-cache_coherenter_tb.v
-collector_emitter_tb.v
-top_level_tb.v
-cache_tb.v
>>>>>>> fd00208ece6bff7df56696861607e549622b0439

Each of the testbenches may be run individually. The output will indicate if it completed with or without errors.
